Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 15 00:15:42 2023
| Host         : DESKTOP-BRI9QCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Exhaustive_Top_timing_summary_routed.rpt -pb Exhaustive_Top_timing_summary_routed.pb -rpx Exhaustive_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Exhaustive_Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: fsm/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.914        0.000                      0                   63        0.164        0.000                      0                   63        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.914        0.000                      0                   63        0.238        0.000                      0                   63        4.500        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.915        0.000                      0                   63        0.238        0.000                      0                   63        4.500        0.000                       0                    37  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.914        0.000                      0                   63        0.164        0.000                      0                   63  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.914        0.000                      0                   63        0.164        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fsm/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.305    fsm/slow_clk_reg[1]
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  fsm/sclk_i_1/O
                         net (fo=1, routed)           0.000    -0.260    fsm/sclk_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.091    -0.498    fsm/sclk_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.104    -0.221 r  fsm/slow_clk[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    fsm/p_0_in[4]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.482    fsm/slow_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.714    -0.585    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  btnC_debounce/count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.296    btnC_debounce/count_reg[14]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[12]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.989    -0.825    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134    -0.451    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.711    -0.588    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  btnC_debounce/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.299    btnC_debounce/count_reg[26]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  btnC_debounce/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    btnC_debounce/count_reg[24]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.241    -0.588    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134    -0.454    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.717    -0.582    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  btnC_debounce/count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.293    btnC_debounce/count_reg[2]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  btnC_debounce/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    btnC_debounce/count_reg[0]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.992    -0.822    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.448    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.716    -0.583    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  btnC_debounce/count_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.294    btnC_debounce/count_reg[6]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[4]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.991    -0.823    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.449    btnC_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.715    -0.584    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  btnC_debounce/count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.294    btnC_debounce/count_reg[10]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[8]_i_1_n_5
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.990    -0.824    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
                         clock pessimism              0.240    -0.584    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.450    btnC_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.713    -0.586    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  btnC_debounce/count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.296    btnC_debounce/count_reg[22]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[20]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.987    -0.827    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
                         clock pessimism              0.241    -0.586    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134    -0.452    btnC_debounce/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.098    -0.227 r  fsm/slow_clk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    fsm/p_0_in[3]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.497    fsm/slow_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  fsm/slow_clk_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.264    fsm/slow_clk_reg[0]
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  fsm/slow_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    fsm/slow_clk[0]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.497    fsm/slow_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y71      btnC_debounce/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.569    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.569    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.569    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.093    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.569    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.573    btnC_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.573    btnC_debounce/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.573    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.573    btnC_debounce/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.576    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.576    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fsm/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.305    fsm/slow_clk_reg[1]
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  fsm/sclk_i_1/O
                         net (fo=1, routed)           0.000    -0.260    fsm/sclk_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.091    -0.498    fsm/sclk_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.104    -0.221 r  fsm/slow_clk[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    fsm/p_0_in[4]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.482    fsm/slow_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.714    -0.585    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  btnC_debounce/count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.296    btnC_debounce/count_reg[14]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[12]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.989    -0.825    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134    -0.451    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.711    -0.588    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  btnC_debounce/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.299    btnC_debounce/count_reg[26]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  btnC_debounce/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    btnC_debounce/count_reg[24]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.241    -0.588    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134    -0.454    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.717    -0.582    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  btnC_debounce/count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.293    btnC_debounce/count_reg[2]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  btnC_debounce/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    btnC_debounce/count_reg[0]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.992    -0.822    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.448    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.716    -0.583    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  btnC_debounce/count_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.294    btnC_debounce/count_reg[6]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[4]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.991    -0.823    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.449    btnC_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.715    -0.584    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  btnC_debounce/count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.294    btnC_debounce/count_reg[10]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[8]_i_1_n_5
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.990    -0.824    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
                         clock pessimism              0.240    -0.584    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.450    btnC_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.713    -0.586    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  btnC_debounce/count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.296    btnC_debounce/count_reg[22]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[20]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.987    -0.827    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
                         clock pessimism              0.241    -0.586    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134    -0.452    btnC_debounce/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.098    -0.227 r  fsm/slow_clk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    fsm/p_0_in[3]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.497    fsm/slow_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  fsm/slow_clk_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.264    fsm/slow_clk_reg[0]
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  fsm/slow_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    fsm/slow_clk[0]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.497    fsm/slow_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      btnC_debounce/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y71      btnC_debounce/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y67      btnC_debounce/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y69      btnC_debounce/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y70      btnC_debounce/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fsm/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.305    fsm/slow_clk_reg[1]
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  fsm/sclk_i_1/O
                         net (fo=1, routed)           0.000    -0.260    fsm/sclk_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.091    -0.424    fsm/sclk_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.104    -0.221 r  fsm/slow_clk[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    fsm/p_0_in[4]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.408    fsm/slow_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.714    -0.585    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  btnC_debounce/count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.296    btnC_debounce/count_reg[14]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[12]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.989    -0.825    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134    -0.377    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.711    -0.588    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  btnC_debounce/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.299    btnC_debounce/count_reg[26]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  btnC_debounce/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    btnC_debounce/count_reg[24]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.241    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134    -0.380    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.717    -0.582    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  btnC_debounce/count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.293    btnC_debounce/count_reg[2]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  btnC_debounce/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    btnC_debounce/count_reg[0]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.992    -0.822    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.374    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.716    -0.583    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  btnC_debounce/count_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.294    btnC_debounce/count_reg[6]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[4]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.991    -0.823    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.375    btnC_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.715    -0.584    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  btnC_debounce/count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.294    btnC_debounce/count_reg[10]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[8]_i_1_n_5
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.990    -0.824    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.376    btnC_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.713    -0.586    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  btnC_debounce/count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.296    btnC_debounce/count_reg[22]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[20]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.987    -0.827    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
                         clock pessimism              0.241    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134    -0.378    btnC_debounce/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.098    -0.227 r  fsm/slow_clk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    fsm/p_0_in[3]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.423    fsm/slow_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  fsm/slow_clk_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.264    fsm/slow_clk_reg[0]
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  fsm/slow_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    fsm/slow_clk[0]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.423    fsm/slow_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     2.654    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883     8.590    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.166    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.524     8.568    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.766ns (22.096%)  route 2.701ns (77.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     2.656    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887     8.594    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524     8.572    btnC_debounce/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.766ns (22.142%)  route 2.694ns (77.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 8.597 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.008    -0.811    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518    -0.293 r  btnC_debounce/count_reg[23]/Q
                         net (fo=2, routed)           1.099     0.806    btnC_debounce/count_reg[23]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     0.930 r  btnC_debounce/out_i_5/O
                         net (fo=1, routed)           0.941     1.871    btnC_debounce/out_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.124     1.995 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     2.649    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890     8.597    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.576     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.524     8.575    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fsm/slow_clk_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.305    fsm/slow_clk_reg[1]
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  fsm/sclk_i_1/O
                         net (fo=1, routed)           0.000    -0.260    fsm/sclk_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.091    -0.424    fsm/sclk_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.104    -0.221 r  fsm/slow_clk[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    fsm/p_0_in[4]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.408    fsm/slow_clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.714    -0.585    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  btnC_debounce/count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.296    btnC_debounce/count_reg[14]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[12]_i_1_n_5
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.989    -0.825    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134    -0.377    btnC_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.711    -0.588    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  btnC_debounce/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.299    btnC_debounce/count_reg[26]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  btnC_debounce/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    btnC_debounce/count_reg[24]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.241    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134    -0.380    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.717    -0.582    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  btnC_debounce/count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.293    btnC_debounce/count_reg[2]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  btnC_debounce/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    btnC_debounce/count_reg[0]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.992    -0.822    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134    -0.374    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.716    -0.583    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  btnC_debounce/count_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.294    btnC_debounce/count_reg[6]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[4]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.991    -0.823    btnC_debounce/CLK
    SLICE_X2Y68          FDRE                                         r  btnC_debounce/count_reg[6]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134    -0.375    btnC_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.715    -0.584    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  btnC_debounce/count_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.294    btnC_debounce/count_reg[10]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  btnC_debounce/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    btnC_debounce/count_reg[8]_i_1_n_5
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.990    -0.824    btnC_debounce/CLK
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/count_reg[10]/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134    -0.376    btnC_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.713    -0.586    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  btnC_debounce/count_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.296    btnC_debounce/count_reg[22]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.186 r  btnC_debounce/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    btnC_debounce/count_reg[20]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.987    -0.827    btnC_debounce/CLK
    SLICE_X2Y72          FDRE                                         r  btnC_debounce/count_reg[22]/C
                         clock pessimism              0.241    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134    -0.378    btnC_debounce/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  fsm/slow_clk_reg[2]/Q
                         net (fo=4, routed)           0.136    -0.325    fsm/slow_clk_reg[2]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.098    -0.227 r  fsm/slow_clk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    fsm/p_0_in[3]
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.423    fsm/slow_clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fsm/slow_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/slow_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710    -0.589    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  fsm/slow_clk_reg[0]/Q
                         net (fo=6, routed)           0.184    -0.264    fsm/slow_clk_reg[0]
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  fsm/slow_clk[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    fsm/slow_clk[0]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C
                         clock pessimism              0.239    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.423    fsm/slow_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.204    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/Terms_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 3.869ns (56.661%)  route 2.960ns (43.339%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  fsm/Terms_reg[3]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm/Terms_reg[3]/Q
                         net (fo=4, routed)           1.075     1.494    fsm/Terms_reg_n_0_[3]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.325     1.819 r  fsm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.884     3.704    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.125     6.829 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.829    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.902ns (60.556%)  route 2.541ns (39.444%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  fsm/STATE_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.869     1.288    fsm/STATE_reg_n_0_[0]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.327     1.615 r  fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.287    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.156     6.443 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.443    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 3.667ns (59.063%)  route 2.542ns (40.937%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  fsm/STATE_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.869     1.288    fsm/STATE_reg_n_0_[0]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.299     1.587 r  fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.260    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949     6.209 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.209    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 3.633ns (58.522%)  route 2.575ns (41.478%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  fsm/STATE_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.862     1.281    fsm/STATE_reg_n_0_[0]
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.299     1.580 r  fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     3.293    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915     6.208 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.208    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 3.511ns (56.782%)  route 2.672ns (43.218%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  fsm/STATE_reg[2]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          1.005     1.461    fsm/STATE_reg_n_0_[2]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.124     1.585 r  fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.252    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931     6.184 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.184    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 0.124ns (2.128%)  route 5.704ns (97.872%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.704     5.704    fsm/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.124     5.828 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000     5.828    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 0.124ns (2.128%)  route 5.702ns (97.872%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.702     5.702    fsm/locked
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124     5.826 r  fsm/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     5.826    fsm/STATE[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 0.152ns (2.630%)  route 5.627ns (97.370%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.627     5.627    fsm/locked
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.152     5.779 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.779    fsm/STATE[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_N_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.751ns  (logic 0.124ns (2.156%)  route 5.627ns (97.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.627     5.627    fsm/locked
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.124     5.751 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000     5.751    fsm/STATE_N[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.689ns  (logic 0.124ns (2.180%)  route 5.565ns (97.820%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.233     5.233    fsm/locked
    SLICE_X3Y72          LUT5 (Prop_lut5_I3_O)        0.124     5.357 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.332     5.689    fsm/Terms
    SLICE_X1Y72          FDRE                                         r  fsm/Terms_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/Terms_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/Terms_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  fsm/Terms_reg[1]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/Terms_reg[1]/Q
                         net (fo=6, routed)           0.093     0.234    fsm/Terms_reg_n_0_[1]
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.045     0.279 r  fsm/Terms[4]_i_1/O
                         net (fo=1, routed)           0.000     0.279    fsm/Terms[4]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  fsm/Terms_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/Terms_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  fsm/Terms_reg[0]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/Terms_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    fsm/Terms_reg_n_0_[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.045     0.317 r  fsm/Terms[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    fsm/Terms[2]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  fsm/Terms_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/Terms_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  fsm/Terms_reg[0]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/Terms_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    fsm/Terms_reg_n_0_[0]
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.048     0.320 r  fsm/Terms[3]_i_1/O
                         net (fo=1, routed)           0.000     0.320    fsm/Terms[3]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  fsm/Terms_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_N_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  fsm/STATE_N_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/STATE_N_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    fsm/STATE_N_reg_n_0_[0]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.042     0.339 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    fsm/STATE[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_N_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_N_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  fsm/STATE_N_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/STATE_N_reg[0]/Q
                         net (fo=2, routed)           0.156     0.297    fsm/STATE_N_reg_n_0_[0]
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.342 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    fsm/STATE_N[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  fsm/STATE_N_reg[1]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    fsm/STATE_N_reg_n_0_[1]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  fsm/STATE_N_reg[1]/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.169     0.310    fsm/STATE_N_reg_n_0_[1]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  fsm/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    fsm/STATE[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  fsm/STATE_reg[2]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          0.180     0.321    fsm/STATE_reg_n_0_[2]
    SLICE_X3Y72          LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  fsm/STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    fsm/STATE[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/Terms_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.808%)  route 0.187ns (50.192%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  fsm/Terms_reg[5]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/Terms_reg[5]/Q
                         net (fo=3, routed)           0.187     0.328    fsm/led_OBUF[5]
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.045     0.373 r  fsm/Terms[5]_i_2/O
                         net (fo=1, routed)           0.000     0.373    fsm/Terms[5]_i_2_n_0
    SLICE_X0Y72          FDRE                                         r  fsm/Terms_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_N_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm/STATE_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  fsm/STATE_N_reg[2]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm/STATE_N_reg[2]/Q
                         net (fo=2, routed)           0.230     0.371    fsm/STATE_N_reg_n_0_[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.045     0.416 r  fsm/STATE_N[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    fsm/STATE_N[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_N_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.135ns  (logic 0.580ns (51.087%)  route 0.555ns (48.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.007    -0.812    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.356 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.555     0.200    fsm/btnc_debounce
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124     0.324 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.580ns (58.227%)  route 0.416ns (41.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.007    -0.812    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.356 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.416     0.060    fsm/btnc_debounce
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.124     0.184 r  fsm/STATE_N[2]_i_1/O
                         net (fo=1, routed)           0.000     0.184    fsm/STATE_N[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_N_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.813ns  (logic 0.467ns (57.434%)  route 0.346ns (42.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.367    -1.043 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.346    -0.697    fsm/btnc_debounce
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.100    -0.597 r  fsm/STATE_N[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.597    fsm/STATE_N[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.931ns  (logic 0.467ns (50.144%)  route 0.464ns (49.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.367    -1.043 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.464    -0.579    fsm/btnc_debounce
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.100    -0.479 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.135ns  (logic 0.580ns (51.087%)  route 0.555ns (48.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.007    -0.812    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.356 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.555     0.200    fsm/btnc_debounce
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124     0.324 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.996ns  (logic 0.580ns (58.227%)  route 0.416ns (41.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          2.007    -0.812    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.356 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.416     0.060    fsm/btnc_debounce
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.124     0.184 r  fsm/STATE_N[2]_i_1/O
                         net (fo=1, routed)           0.000     0.184    fsm/STATE_N[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_N_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.813ns  (logic 0.467ns (57.434%)  route 0.346ns (42.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.367    -1.043 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.346    -0.697    fsm/btnc_debounce
    SLICE_X3Y72          LUT6 (Prop_lut6_I0_O)        0.100    -0.597 r  fsm/STATE_N[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.597    fsm/STATE_N[2]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  fsm/STATE_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC_debounce/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.931ns  (logic 0.467ns (50.144%)  route 0.464ns (49.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.367    -1.043 f  btnC_debounce/out_reg/Q
                         net (fo=2, routed)           0.464    -0.579    fsm/btnc_debounce
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.100    -0.479 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    fsm/STATE_N[1]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.186 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.186 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 0.124ns (1.938%)  route 6.274ns (98.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     6.398    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890    -1.403    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 0.124ns (1.938%)  route 6.274ns (98.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     6.398    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890    -1.403    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            btnC_debounce/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.215ns (12.934%)  route 1.449ns (87.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           1.449     1.664    btnC_debounce/btnc_IBUF
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/sclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[16]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[17]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[12]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[13]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[14]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 0.124ns (1.936%)  route 6.282ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.661     6.406    btnC_debounce/out_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.887    -1.406    btnC_debounce/CLK
    SLICE_X2Y70          FDRE                                         r  btnC_debounce/count_reg[15]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[24]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[25]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[26]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 0.124ns (1.936%)  route 6.279ns (98.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.659     6.403    btnC_debounce/out_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.883    -1.410    btnC_debounce/CLK
    SLICE_X2Y73          FDRE                                         r  btnC_debounce/count_reg[27]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 0.124ns (1.938%)  route 6.274ns (98.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     6.398    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890    -1.403    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 0.124ns (1.938%)  route 6.274ns (98.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           5.621     5.621    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.653     6.398    btnC_debounce/out_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          1.890    -1.403    btnC_debounce/CLK
    SLICE_X2Y67          FDRE                                         r  btnC_debounce/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            btnC_debounce/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.215ns (12.934%)  route 1.449ns (87.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           1.449     1.664    btnC_debounce/btnc_IBUF
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.985    -0.829    btnC_debounce/CLK
    SLICE_X3Y73          FDRE                                         r  btnC_debounce/out_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/sclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/sclk_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/slow_clk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.045ns (1.726%)  route 2.562ns (98.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.378     2.378    fsm/locked
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.423 r  fsm/slow_clk[4]_i_1/O
                         net (fo=6, routed)           0.184     2.607    fsm/clear
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.986    -0.828    fsm/CLK
    SLICE_X4Y71          FDRE                                         r  fsm/slow_clk_reg[4]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[16]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[17]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.045ns (1.651%)  route 2.681ns (98.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           2.533     2.533    btnC_debounce/locked
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.148     2.726    btnC_debounce/out_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=35, routed)          0.988    -0.826    btnC_debounce/CLK
    SLICE_X2Y71          FDRE                                         r  btnC_debounce/count_reg[18]/C





