static inline int F_1 ( void )\r\n{\r\nif ( ! F_2 ( V_1 , 2 , V_2 ) )\r\nreturn - V_3 ;\r\nF_3 ( 0x87 , V_1 ) ;\r\nF_3 ( 0x01 , V_1 ) ;\r\nF_3 ( 0x55 , V_1 ) ;\r\nF_3 ( 0x55 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nF_3 ( 0x02 , V_1 ) ;\r\nF_3 ( 0x02 , V_4 ) ;\r\nF_5 ( V_1 , 2 ) ;\r\n}\r\nstatic inline void F_6 ( int V_5 )\r\n{\r\nF_3 ( V_6 , V_1 ) ;\r\nF_3 ( V_5 , V_4 ) ;\r\n}\r\nstatic inline int F_7 ( int V_7 )\r\n{\r\nF_3 ( V_7 , V_1 ) ;\r\nreturn F_8 ( V_4 ) ;\r\n}\r\nstatic inline void F_9 ( int V_8 , int V_7 )\r\n{\r\nF_3 ( V_7 , V_1 ) ;\r\nF_3 ( V_8 , V_4 ) ;\r\n}\r\nstatic inline int F_10 ( int V_7 )\r\n{\r\nint V_8 ;\r\nF_3 ( V_7 ++ , V_1 ) ;\r\nV_8 = F_8 ( V_4 ) << 8 ;\r\nF_3 ( V_7 , V_1 ) ;\r\nV_8 |= F_8 ( V_4 ) ;\r\nreturn V_8 ;\r\n}\r\nstatic inline void F_11 ( int V_8 , int V_7 )\r\n{\r\nF_3 ( V_7 ++ , V_1 ) ;\r\nF_3 ( V_8 >> 8 , V_4 ) ;\r\nF_3 ( V_7 , V_1 ) ;\r\nF_3 ( V_8 , V_4 ) ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nunsigned char V_9 = V_10 ;\r\nint V_11 = V_12 ;\r\nif ( V_13 )\r\nV_9 = 0 ;\r\nif ( V_11 <= V_14 )\r\nV_9 |= V_15 ;\r\nelse\r\nV_11 /= 60 ;\r\nif ( V_16 != V_17 )\r\nV_9 |= V_18 ;\r\nF_9 ( V_9 , V_19 ) ;\r\nF_9 ( V_11 , V_20 ) ;\r\nif ( V_14 > 255 )\r\nF_9 ( V_11 >> 8 , V_21 ) ;\r\n}\r\nstatic int F_13 ( int V_22 )\r\n{\r\nV_22 += 59 ;\r\nV_22 -= V_22 % 60 ;\r\nreturn V_22 ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nif ( F_15 ( V_23 , & V_24 ) )\r\nF_8 ( V_25 ) ;\r\nelse\r\nF_3 ( 0x55 , F_16 ( V_25 ) ) ;\r\nF_17 ( V_26 , & V_24 ) ;\r\n}\r\nstatic int F_18 ( void )\r\n{\r\nint V_27 = F_1 () ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nF_6 ( V_28 ) ;\r\nif ( F_15 ( V_23 , & V_24 ) )\r\nF_9 ( V_29 , V_30 ) ;\r\nelse\r\nF_9 ( V_31 , V_30 ) ;\r\nF_12 () ;\r\nF_4 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( void )\r\n{\r\nint V_27 = F_1 () ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nF_6 ( V_28 ) ;\r\nF_9 ( 0x00 , V_30 ) ;\r\nF_9 ( V_15 , V_19 ) ;\r\nF_9 ( 0x00 , V_20 ) ;\r\nif ( V_14 > 255 )\r\nF_9 ( 0x00 , V_21 ) ;\r\nF_4 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( int V_22 )\r\n{\r\nif ( V_22 < 1 || V_22 > V_14 * 60 )\r\nreturn - V_32 ;\r\nif ( V_22 > V_14 )\r\nV_12 = F_13 ( V_22 ) ;\r\nelse\r\nV_12 = V_22 ;\r\nif ( F_15 ( V_33 , & V_24 ) ) {\r\nint V_27 = F_1 () ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nF_6 ( V_28 ) ;\r\nF_12 () ;\r\nF_4 () ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( int * V_34 )\r\n{\r\n* V_34 = 0 ;\r\nif ( V_13 ) {\r\nint V_27 = F_1 () ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nF_6 ( V_28 ) ;\r\nif ( F_7 ( V_30 ) & V_35 ) {\r\nF_9 ( 0x00 , V_30 ) ;\r\nF_22 ( V_33 , & V_24 ) ;\r\n* V_34 |= V_36 ;\r\n}\r\nF_4 () ;\r\n}\r\nif ( F_23 ( V_26 , & V_24 ) )\r\n* V_34 |= V_37 ;\r\nif ( F_15 ( V_38 , & V_24 ) )\r\n* V_34 |= V_39 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_40 * V_40 , struct V_41 * V_41 )\r\n{\r\nif ( V_42 && F_25 ( V_43 , & V_24 ) )\r\nreturn - V_3 ;\r\nif ( ! F_25 ( V_33 , & V_24 ) ) {\r\nint V_27 ;\r\nif ( V_44 && ! F_25 ( V_45 , & V_24 ) )\r\nF_26 ( V_46 ) ;\r\nV_27 = F_18 () ;\r\nif ( V_27 ) {\r\nF_22 ( V_45 , & V_24 ) ;\r\nF_22 ( V_33 , & V_24 ) ;\r\nF_22 ( V_43 , & V_24 ) ;\r\nreturn V_27 ;\r\n}\r\n}\r\nreturn F_27 ( V_40 , V_41 ) ;\r\n}\r\nstatic int F_28 ( struct V_40 * V_40 , struct V_41 * V_41 )\r\n{\r\nif ( F_15 ( V_33 , & V_24 ) ) {\r\nif ( F_23 ( V_38 , & V_24 ) ) {\r\nint V_27 = F_19 () ;\r\nif ( V_27 ) {\r\nF_17 ( V_38 , & V_24 ) ;\r\nF_14 () ;\r\nreturn V_27 ;\r\n}\r\nF_22 ( V_33 , & V_24 ) ;\r\n} else {\r\nF_14 () ;\r\nF_29 (KERN_CRIT PFX\r\nL_1 ) ;\r\n}\r\n}\r\nF_22 ( V_43 , & V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_30 ( struct V_41 * V_41 , const char T_2 * V_47 ,\r\nT_3 V_48 , T_4 * V_49 )\r\n{\r\nif ( V_48 ) {\r\nF_22 ( V_38 , & V_24 ) ;\r\nF_14 () ;\r\n}\r\nif ( ! V_44 ) {\r\nT_3 V_50 ;\r\nfor ( V_50 = 0 ; V_50 != V_48 ; V_50 ++ ) {\r\nchar V_51 ;\r\nif ( F_31 ( V_51 , V_47 + V_50 ) )\r\nreturn - V_52 ;\r\nif ( V_51 == V_53 )\r\nF_17 ( V_38 , & V_24 ) ;\r\n}\r\n}\r\nreturn V_48 ;\r\n}\r\nstatic long F_32 ( struct V_41 * V_41 , unsigned int V_54 , unsigned long V_55 )\r\n{\r\nint V_56 = 0 , V_34 , V_57 , V_58 ;\r\nunion {\r\nstruct V_59 T_2 * V_60 ;\r\nint T_2 * V_61 ;\r\n} V_62 ;\r\nV_62 . V_61 = ( int T_2 * ) V_55 ;\r\nswitch ( V_54 ) {\r\ncase V_63 :\r\nreturn F_33 ( V_62 . V_60 ,\r\n& V_60 , sizeof( V_60 ) ) ? - V_52 : 0 ;\r\ncase V_64 :\r\nV_56 = F_21 ( & V_34 ) ;\r\nif ( V_56 )\r\nreturn V_56 ;\r\nreturn F_34 ( V_34 , V_62 . V_61 ) ;\r\ncase V_65 :\r\nreturn F_34 ( 0 , V_62 . V_61 ) ;\r\ncase V_66 :\r\nF_14 () ;\r\nreturn 0 ;\r\ncase V_67 :\r\nif ( F_31 ( V_57 , V_62 . V_61 ) )\r\nreturn - V_52 ;\r\nswitch ( V_57 ) {\r\ncase V_68 :\r\nif ( F_15 ( V_33 , & V_24 ) ) {\r\nV_56 = F_19 () ;\r\nif ( V_56 )\r\nreturn V_56 ;\r\n}\r\nF_22 ( V_33 , & V_24 ) ;\r\nreturn 0 ;\r\ncase V_69 :\r\nif ( ! F_25 ( V_33 , & V_24 ) ) {\r\nV_56 = F_18 () ;\r\nif ( V_56 ) {\r\nF_22 ( V_33 , & V_24 ) ;\r\nreturn V_56 ;\r\n}\r\n}\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_52 ;\r\n}\r\ncase V_70 :\r\nif ( F_31 ( V_58 , V_62 . V_61 ) )\r\nreturn - V_52 ;\r\nV_56 = F_20 ( V_58 ) ;\r\ncase V_71 :\r\nif ( F_34 ( V_12 , V_62 . V_61 ) )\r\nreturn - V_52 ;\r\nreturn V_56 ;\r\ndefault:\r\nreturn - V_72 ;\r\n}\r\n}\r\nstatic int F_35 ( struct V_73 * V_74 , unsigned long V_75 ,\r\nvoid * V_76 )\r\n{\r\nif ( V_75 == V_77 || V_75 == V_78 )\r\nF_19 () ;\r\nreturn V_79 ;\r\n}\r\nstatic int T_5 F_36 ( void )\r\n{\r\nint V_56 = 0 ;\r\nint V_80 = ! V_81 ;\r\nT_6 V_82 ;\r\nint V_83 = 0 ;\r\nV_24 = 0 ;\r\nV_56 = F_1 () ;\r\nif ( V_56 )\r\nreturn V_56 ;\r\nV_16 = F_10 ( V_84 ) ;\r\nV_82 = F_7 ( V_85 ) & 0x0f ;\r\nF_4 () ;\r\nswitch ( V_16 ) {\r\ncase V_86 :\r\nV_14 = 255 ;\r\nbreak;\r\ncase V_87 :\r\nV_14 = ( V_82 < 8 ) ? 255 : 65535 ;\r\nbreak;\r\ncase V_88 :\r\ncase V_89 :\r\nV_14 = 65535 ;\r\nbreak;\r\ncase V_90 :\r\ncase V_91 :\r\ncase V_17 :\r\nV_14 = 65535 ;\r\nV_80 = 0 ;\r\nbreak;\r\ncase V_92 :\r\nF_29 (KERN_ERR PFX\r\nL_2 ,\r\nchip_type, chip_rev) ;\r\nreturn - V_93 ;\r\ncase V_94 :\r\nF_29 (KERN_ERR PFX L_3 ) ;\r\nreturn - V_93 ;\r\ndefault:\r\nF_29 (KERN_ERR PFX\r\nL_4 ,\r\nchip_type, chip_rev) ;\r\nreturn - V_93 ;\r\n}\r\nV_56 = F_1 () ;\r\nif ( V_56 )\r\nreturn V_56 ;\r\nF_6 ( V_28 ) ;\r\nF_9 ( V_15 , V_19 ) ;\r\nF_9 ( 0x00 , V_30 ) ;\r\nif ( V_80 ) {\r\nF_6 ( V_95 ) ;\r\nV_25 = F_10 ( V_96 ) ;\r\nif ( ! V_25 ) {\r\nV_25 = V_97 ;\r\nF_11 ( V_25 , V_96 ) ;\r\n}\r\nV_98 = F_7 ( V_99 ) ;\r\nF_9 ( 0x01 , V_99 ) ;\r\nif ( F_37 ( V_25 , 1 , V_2 ) )\r\nF_17 ( V_23 , & V_24 ) ;\r\nelse\r\nV_83 = 1 ;\r\n}\r\nif ( ! F_15 ( V_23 , & V_24 ) ) {\r\nif ( ! F_37 ( V_100 , 8 , V_2 ) ) {\r\nif ( V_83 )\r\nF_29 (KERN_ERR PFX\r\nL_5\r\nL_6 , base, CIR_BASE) ;\r\nelse\r\nF_29 (KERN_ERR PFX\r\nL_7 ,\r\nCIR_BASE) ;\r\nV_56 = - V_101 ;\r\ngoto V_102;\r\n}\r\nV_25 = V_100 ;\r\nF_6 ( V_103 ) ;\r\nF_11 ( V_25 , V_96 ) ;\r\nF_9 ( 0x00 , V_104 ) ;\r\nV_105 = F_7 ( V_99 ) ;\r\nF_9 ( 0x01 , V_99 ) ;\r\nif ( V_83 ) {\r\nF_6 ( V_95 ) ;\r\nF_9 ( V_98 , V_99 ) ;\r\n}\r\n}\r\nif ( V_12 < 1 || V_12 > V_14 * 60 ) {\r\nV_12 = V_106 ;\r\nF_29 (KERN_WARNING PFX\r\nL_8 ,\r\nDEFAULT_TIMEOUT) ;\r\n}\r\nif ( V_12 > V_14 )\r\nV_12 = F_13 ( V_12 ) ;\r\nV_56 = F_38 ( & V_107 ) ;\r\nif ( V_56 ) {\r\nF_29 (KERN_ERR PFX\r\nL_9 , rc) ;\r\ngoto V_108;\r\n}\r\nV_56 = F_39 ( & V_109 ) ;\r\nif ( V_56 ) {\r\nF_29 (KERN_ERR PFX\r\nL_10 ,\r\nwdt_miscdev.minor, rc) ;\r\ngoto V_110;\r\n}\r\nif ( ! F_15 ( V_23 , & V_24 ) ) {\r\nF_3 ( 0x00 , F_40 ( V_25 ) ) ;\r\nF_3 ( 0xc0 , F_41 ( V_25 ) ) ;\r\nF_3 ( 0x5c , F_42 ( V_25 ) ) ;\r\nF_3 ( 0x10 , F_43 ( V_25 ) ) ;\r\nF_3 ( 0x00 , F_44 ( V_25 ) ) ;\r\nF_3 ( 0x01 , F_45 ( V_25 ) ) ;\r\nF_3 ( 0x09 , F_43 ( V_25 ) ) ;\r\n}\r\nF_29 (KERN_INFO PFX L_11\r\nL_12\r\nL_13 , chip_type, chip_rev, timeout,\r\nnowayout, testmode, exclusive, nogameport) ;\r\nF_4 () ;\r\nreturn 0 ;\r\nV_110:\r\nF_46 ( & V_107 ) ;\r\nV_108:\r\nF_5 ( V_25 , F_15 ( V_23 , & V_24 ) ? 1 : 8 ) ;\r\nif ( ! F_15 ( V_23 , & V_24 ) ) {\r\nF_6 ( V_103 ) ;\r\nF_9 ( V_105 , V_99 ) ;\r\n}\r\nV_102:\r\nif ( V_80 ) {\r\nF_6 ( V_95 ) ;\r\nF_9 ( V_98 , V_99 ) ;\r\n}\r\nF_4 () ;\r\nreturn V_56 ;\r\n}\r\nstatic void T_7 F_47 ( void )\r\n{\r\nif ( F_1 () == 0 ) {\r\nF_6 ( V_28 ) ;\r\nF_9 ( 0x00 , V_30 ) ;\r\nF_9 ( 0x00 , V_19 ) ;\r\nF_9 ( 0x00 , V_20 ) ;\r\nif ( V_14 > 255 )\r\nF_9 ( 0x00 , V_21 ) ;\r\nif ( F_15 ( V_23 , & V_24 ) ) {\r\nF_6 ( V_95 ) ;\r\nF_9 ( V_98 , V_99 ) ;\r\n} else {\r\nF_6 ( V_103 ) ;\r\nF_9 ( V_105 , V_99 ) ;\r\n}\r\nF_4 () ;\r\n}\r\nF_48 ( & V_109 ) ;\r\nF_46 ( & V_107 ) ;\r\nF_5 ( V_25 , F_15 ( V_23 , & V_24 ) ? 1 : 8 ) ;\r\n}
