{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480601555459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480601555463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 12:12:35 2016 " "Processing started: Thu Dec 01 12:12:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480601555463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601555463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601555463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480601556013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480601556013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MICROPROCESSOR-BEHAVIOR " "Found design unit 1: MICROPROCESSOR-BEHAVIOR" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585044 ""} { "Info" "ISGN_ENTITY_NAME" "1 MICROPROCESSOR " "Found entity 1: MICROPROCESSOR" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV-BEHAVIOR " "Found design unit 1: CLOCK_DIV-BEHAVIOR" {  } { { "clock_div.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585046 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV " "Found entity 1: CLOCK_DIV" {  } { { "clock_div.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/clock_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controlador_micro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/controlador_micro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_MICRO-BEHAVIOR " "Found design unit 1: CONTROLADOR_MICRO-BEHAVIOR" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585048 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_MICRO " "Found entity 1: CONTROLADOR_MICRO" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/micro_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file output_files/micro_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MICRO_PACK " "Found design unit 1: MICRO_PACK" {  } { { "output_files/MICRO_PACK.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/MICRO_PACK.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_prin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_prin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_PRIN-BEHAVIOR " "Found design unit 1: CONTROLADOR_PRIN-BEHAVIOR" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585052 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_PRIN " "Found entity 1: CONTROLADOR_PRIN" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_segs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_segs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY_SEGS-BEHAVIOR " "Found design unit 1: DISPLAY_SEGS-BEHAVIOR" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585054 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEGS " "Found entity 1: DISPLAY_SEGS" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480601585054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480601585100 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK_LED microprocessor.vhd(10) " "VHDL Signal Declaration warning at microprocessor.vhd(10): used implicit default value for signal \"CLK_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480601585102 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(106) " "VHDL Process Statement warning at microprocessor.vhd(106): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480601585103 "|microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV CLOCK_DIV:CLK_1 " "Elaborating entity \"CLOCK_DIV\" for hierarchy \"CLOCK_DIV:CLK_1\"" {  } { { "microprocessor.vhd" "CLK_1" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480601585104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_MICRO CONTROLADOR_MICRO:CONTROLADOR_MICRO_1 " "Elaborating entity \"CONTROLADOR_MICRO\" for hierarchy \"CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\"" {  } { { "microprocessor.vhd" "CONTROLADOR_MICRO_1" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480601585106 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIC_MEM controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"MIC_MEM\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585119 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"SC\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585119 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"MPC\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585119 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT1 controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"BUS_INT1\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585119 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT2 controlador_micro.vhd(21) " "VHDL Process Statement warning at controlador_micro.vhd(21): inferring latch(es) for signal or variable \"BUS_INT2\", which holds its previous value in one or more paths through the process" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MIC_MEM\[17\] controlador_micro.vhd(31) " "Using initial value X (don't care) for net \"MIC_MEM\[17\]\" at controlador_micro.vhd(31)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[0\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[0\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[1\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[2\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[3\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[4\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585120 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[5\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[6\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[7\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[8\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[9\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT2\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[0\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[0\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[1\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[2\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585121 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[3\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[4\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[5\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[6\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[7\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[8\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[9\] controlador_micro.vhd(21) " "Inferred latch for \"BUS_INT1\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585122 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585123 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585124 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585125 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585125 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585125 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585125 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585125 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[16\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585126 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585127 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585128 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[15\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585129 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585130 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585131 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[14\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585132 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585133 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585134 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[13\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585135 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585136 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585137 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585138 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[12\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585139 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585140 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585141 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[11\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585142 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585143 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585144 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[10\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[10\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585145 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585146 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585147 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[9\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[9\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585148 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585149 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585150 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[8\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[8\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585151 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585152 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585153 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[7\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[7\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585154 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585155 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585156 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[6\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[6\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585157 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585158 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585159 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[5\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[5\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585160 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585161 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585162 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[4\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585163 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585164 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585165 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[3\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585166 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585167 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585168 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[2\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585169 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585170 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[1\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585171 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[1\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[1\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[2\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[2\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[3\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[3\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[4\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[4\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[5\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[5\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[6\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[6\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[7\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[7\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[8\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[8\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[9\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[9\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585172 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[10\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[10\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[11\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[11\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[12\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[12\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[13\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[13\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[14\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[14\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[15\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[15\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[16\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[16\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[17\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[17\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[18\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[18\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585173 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[19\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[19\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[20\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[20\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[21\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[21\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[22\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[22\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[23\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[23\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[24\] controlador_micro.vhd(21) " "Inferred latch for \"MIC_MEM\[0\]\[24\]\" at controlador_micro.vhd(21)" {  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585174 "|microprocessor|CONTROLADOR_MICRO:CONTROLADOR_MICRO_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR_PRIN CONTROLADOR_PRIN:CONTROLADOR_PRIN_1 " "Elaborating entity \"CONTROLADOR_PRIN\" for hierarchy \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\"" {  } { { "microprocessor.vhd" "CONTROLADOR_PRIN_1" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480601585176 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ACC controlador_prin.vhd(12) " "VHDL Signal Declaration warning at controlador_prin.vhd(12): used implicit default value for signal \"ACC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480601585180 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PRIN_MEM controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"PRIN_MEM\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585204 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585210 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585210 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDM controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"RDM\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585210 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REM1 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"REM1\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585211 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ACC controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"ACC\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585211 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585211 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585212 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA1 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_ULA1\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585212 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA2 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_ULA2\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585212 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3 controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_EXT3\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585213 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA1_OUT controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_ULA1_OUT\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585213 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA2_OUT controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_ULA2_OUT\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585213 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3_OUT controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"BUS_EXT3_OUT\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585214 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_OUT controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"PC_OUT\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585214 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_OUT controlador_prin.vhd(21) " "VHDL Process Statement warning at controlador_prin.vhd(21): inferring latch(es) for signal or variable \"IR_OUT\", which holds its previous value in one or more paths through the process" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480601585214 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[0\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585250 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[1\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585251 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[2\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585251 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[3\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585251 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[4\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585251 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[5\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585252 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[6\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585252 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[7\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585252 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[8\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585252 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[9\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585253 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[10\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585253 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[11\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585253 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[12\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585253 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[13\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585254 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[14\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585254 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[15\] controlador_prin.vhd(21) " "Inferred latch for \"IR_OUT\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585254 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585254 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585254 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585255 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585255 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585255 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585255 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585255 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585256 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585256 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585256 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585256 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585256 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585257 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585257 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585257 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_OUT\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PC_OUT\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585257 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585257 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585258 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585258 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585258 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585258 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585258 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585259 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585259 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585259 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585259 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585259 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585260 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585260 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585260 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585260 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3_OUT\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3_OUT\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585260 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585261 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585261 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585261 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585261 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585261 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585262 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585262 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585262 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585263 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585263 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585263 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585263 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585263 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585264 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585264 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2_OUT\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2_OUT\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585264 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585264 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585264 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585265 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585265 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585265 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585265 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585265 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585266 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585266 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585266 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585266 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585266 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585267 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585267 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585267 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1_OUT\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1_OUT\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585267 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585268 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585268 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585268 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585268 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585268 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585269 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585269 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585269 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585269 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585270 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585270 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585270 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585270 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585271 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585271 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_EXT3\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585271 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585271 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585272 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585272 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585272 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585272 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585273 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585273 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585273 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585273 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585274 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585274 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585274 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585274 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585275 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585275 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA2\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585275 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[0\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585275 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[1\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585276 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[2\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585276 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[3\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585276 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[4\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585276 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[5\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585277 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[6\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585277 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[7\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585277 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[8\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585277 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[9\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585278 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[10\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585278 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[11\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585278 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[12\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585278 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[13\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585279 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[14\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585279 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[15\] controlador_prin.vhd(21) " "Inferred latch for \"BUS_ULA1\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585279 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585279 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585280 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585280 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585280 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585280 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585281 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585281 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585281 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585281 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585282 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585282 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585282 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585282 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585283 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585283 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] controlador_prin.vhd(21) " "Inferred latch for \"R2\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585283 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585283 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585284 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585284 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585284 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585284 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585285 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585285 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585285 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585285 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585286 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585286 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585286 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585286 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585287 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585287 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] controlador_prin.vhd(21) " "Inferred latch for \"R1\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585287 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[0\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585287 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[1\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585288 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[2\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585288 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[3\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585288 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[4\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585288 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[5\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585289 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[6\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585289 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[7\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585289 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[8\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585289 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[9\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585290 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[10\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585290 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[11\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585290 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[12\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585290 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[13\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585291 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[14\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585291 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_0:ACC\[15\] controlador_prin.vhd(21) " "Inferred latch for \"process_0:ACC\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585291 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[0\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585292 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[1\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585292 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[2\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585292 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[3\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585292 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[4\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585293 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[5\] controlador_prin.vhd(21) " "Inferred latch for \"REM1\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585293 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[0\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585293 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[1\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585293 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[2\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585294 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[3\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585294 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[4\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585294 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[5\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585295 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[6\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585295 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[7\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585295 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[8\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585296 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[9\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585296 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[10\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585297 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[11\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585297 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[12\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585297 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[13\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585297 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[14\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585298 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[15\] controlador_prin.vhd(21) " "Inferred latch for \"RDM\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585298 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585298 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585299 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585299 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585299 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585300 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585300 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585300 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585301 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585301 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585301 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585301 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] controlador_prin.vhd(21) " "Inferred latch for \"IR\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585302 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585302 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585302 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585303 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585303 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585303 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585303 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585304 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585304 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585304 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585304 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585305 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585305 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585305 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585305 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585306 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PC\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585306 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585306 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585306 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585307 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585307 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585307 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585307 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585308 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585308 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585308 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585309 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585309 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585309 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585309 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585310 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585310 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[49\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585310 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585311 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585311 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585311 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585311 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585312 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585312 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585312 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585312 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585313 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585313 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585313 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585314 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585314 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585314 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585314 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[48\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585315 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585315 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585315 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585316 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585316 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585316 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585316 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585317 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585317 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585317 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585317 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585318 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585318 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585319 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585319 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585320 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[47\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585320 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585320 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585321 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585321 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585321 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585321 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585322 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585322 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585322 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585322 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585323 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585323 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585323 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585324 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585324 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585324 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[46\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585324 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585325 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585325 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585325 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585326 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585326 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585326 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585326 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585327 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585327 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585327 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585327 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585328 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585328 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585328 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585329 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[45\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585329 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585329 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585329 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585330 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585330 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585330 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585331 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585331 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585331 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585331 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585332 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585332 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585332 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585333 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585333 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585333 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[44\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585333 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585334 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585334 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585334 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585335 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585335 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585335 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585335 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585336 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585336 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585336 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585336 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585337 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585337 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585337 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585338 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[43\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585338 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585338 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585338 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585339 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585339 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585339 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585340 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585340 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585340 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585341 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585341 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585341 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585342 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585342 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585342 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585342 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[42\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585343 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585343 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585343 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585344 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585344 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585344 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585344 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585345 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585345 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585345 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585346 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585346 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585346 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585346 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585347 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585347 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[41\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585347 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585348 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585348 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585348 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585348 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585349 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585350 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585350 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585351 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585351 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585352 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585352 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585352 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585353 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585353 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585353 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[40\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585354 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585354 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585354 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585355 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585355 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585355 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585356 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585356 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585356 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585357 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585357 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585357 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585358 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585358 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585358 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585359 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[39\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585359 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585359 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585360 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585360 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585360 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585361 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585362 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585362 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585362 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585363 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585363 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585363 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585364 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585364 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585364 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585365 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[38\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585365 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585365 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585365 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585366 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585366 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585366 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585367 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585367 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585367 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585368 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585368 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585368 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585369 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585369 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585369 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585370 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[37\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585370 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585371 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585371 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585372 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585372 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585373 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585373 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585374 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585374 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585375 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585375 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585376 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585376 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585376 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585376 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585377 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[36\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585378 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585378 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585379 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585379 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585380 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585380 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585381 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585381 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585382 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585382 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585383 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585383 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585384 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585384 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585384 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585385 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[35\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585385 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585385 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585386 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585386 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585386 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585387 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585387 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585387 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585387 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585388 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585388 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585389 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585389 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585389 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585389 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585390 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[34\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585390 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585390 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585391 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585391 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585391 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585392 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585392 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585392 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585393 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585393 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585393 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585394 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585394 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585395 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585395 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585395 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[33\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585396 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585396 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585396 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585397 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585397 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585397 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585398 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585398 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585398 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585398 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585399 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585399 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585400 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585400 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585400 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585401 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[32\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585401 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585401 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585402 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585402 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585402 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585403 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585403 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585403 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585404 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585404 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585404 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585405 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585405 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585405 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585406 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585406 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[31\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585406 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585407 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585407 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585407 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585408 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585408 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585408 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585409 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585409 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585409 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585410 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585410 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585410 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585411 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585411 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585411 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[30\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585412 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585412 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585412 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585413 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585413 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585413 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585414 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585414 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585414 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585415 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585415 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585415 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585416 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585416 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585417 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585417 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[29\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585417 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585418 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585418 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585418 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585419 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585419 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585419 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585420 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585420 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585420 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585421 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585421 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585421 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585422 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585422 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585422 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[28\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585423 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585423 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585423 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585424 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585424 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585425 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585425 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585425 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585426 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585426 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585426 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585427 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585427 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585427 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585428 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585428 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[27\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585429 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585429 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585430 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585430 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585431 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585431 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585431 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585432 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585432 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585432 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585433 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585433 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585434 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585434 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585434 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585435 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[26\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585435 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585436 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585436 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585436 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585437 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585437 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585437 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585438 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585438 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585438 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585439 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585439 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585439 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585440 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585440 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585441 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[25\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585441 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585442 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585442 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585442 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585443 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585443 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585444 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585444 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585445 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585446 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585446 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585447 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585447 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585448 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585448 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585449 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[24\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585449 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585450 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585451 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585451 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585452 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585452 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585453 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585453 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585454 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585454 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585455 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585455 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585456 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585456 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585457 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585457 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[23\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585458 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585458 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585459 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585459 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585460 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585460 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585461 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585461 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585462 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585462 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585462 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585463 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585463 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585464 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585464 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585465 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[22\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585465 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585466 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585466 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585467 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585467 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585468 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585468 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585469 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585469 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585470 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585470 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585470 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585471 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585471 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585471 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585472 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[21\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585472 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585472 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585472 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585473 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585473 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585473 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585474 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585474 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585474 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585475 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585475 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585475 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585475 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585476 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585476 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585476 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[20\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585477 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585477 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585477 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585478 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585478 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585478 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585479 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585479 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585479 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585479 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585480 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585480 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585480 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585481 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585481 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585481 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[19\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585482 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585482 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585482 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585482 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585483 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585483 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585484 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585484 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585485 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585485 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585486 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585486 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585487 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585487 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585488 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585488 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[18\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585489 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585489 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585490 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585490 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585491 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585491 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585492 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585492 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585493 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585493 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585494 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585495 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585495 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585496 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585496 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585496 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[17\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585497 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585497 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585497 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585498 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585498 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585499 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585499 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585499 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585500 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585500 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585500 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585501 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585501 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585502 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585502 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585502 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[16\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585503 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585503 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585504 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585504 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585505 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585505 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585505 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585506 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585506 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585506 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585507 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585507 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585507 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585508 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585508 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585508 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[15\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585509 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585509 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585510 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585510 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585511 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585512 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585512 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585513 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585513 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585514 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585514 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585515 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585515 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585516 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585516 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585517 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[14\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585518 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585518 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585519 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585519 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585520 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585520 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585521 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585521 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585522 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585523 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585523 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585523 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585524 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585524 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585524 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585525 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[13\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585525 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585525 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585526 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585526 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585527 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585527 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585528 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585528 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585528 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585529 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585529 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585529 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585530 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585530 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585530 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585531 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[12\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585531 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585531 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585532 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585532 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585533 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585533 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585533 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585534 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585534 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585534 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585535 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585535 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585535 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585536 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585536 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585536 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[11\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585537 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585537 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585538 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585538 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585538 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585539 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585539 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585539 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585540 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585540 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585540 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585541 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585541 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585542 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585542 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585542 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[10\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585543 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585544 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585544 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585544 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585545 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585545 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585545 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585546 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585546 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585546 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585547 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585547 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585548 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585548 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585548 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585549 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[9\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585549 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585549 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585550 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585550 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585550 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585551 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585551 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585551 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585552 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585552 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585552 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585553 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585553 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585553 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585554 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585554 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[8\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585554 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585555 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585555 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585555 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585556 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585556 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585556 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585557 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585557 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585557 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585558 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585558 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585558 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585559 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585559 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585560 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[7\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585560 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585561 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585561 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585562 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585563 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585563 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585564 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585565 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585565 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585565 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585566 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585566 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585567 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585567 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585568 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585568 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[6\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585568 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585569 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585569 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585569 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585570 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585570 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585571 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585571 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585571 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585572 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585573 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585573 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585573 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585574 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585574 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585574 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[5\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585575 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585575 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585576 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585576 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585576 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585577 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585577 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585578 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585578 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585578 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585579 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585579 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585580 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585580 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585581 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585582 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[4\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585582 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585583 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585583 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585584 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585584 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585584 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585585 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585585 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585585 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585586 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585586 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585587 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585587 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585587 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585588 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585588 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[3\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585589 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585589 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585589 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585590 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585590 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585590 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585591 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585591 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585592 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585592 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585592 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585593 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585593 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585594 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585594 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585594 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[2\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585595 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585595 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585595 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585596 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585596 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585597 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585597 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585597 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585598 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585598 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585598 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585599 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585599 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585600 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585600 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585600 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[1\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585601 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[0\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[0\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585601 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[1\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[1\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585602 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[2\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[2\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585602 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[3\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[3\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585602 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[4\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[4\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585603 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[5\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[5\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585604 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[6\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[6\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585604 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[7\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[7\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585605 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[8\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[8\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585605 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[9\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[9\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585606 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[10\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[10\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585607 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[11\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[11\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585607 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[12\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[12\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585608 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[13\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[13\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585609 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[14\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[14\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585609 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[15\] controlador_prin.vhd(21) " "Inferred latch for \"PRIN_MEM\[0\]\[15\]\" at controlador_prin.vhd(21)" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601585610 "|microprocessor|CONTROLADOR_PRIN:CONTROLADOR_PRIN_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_SEGS DISPLAY_SEGS:DISPLAY_SEGS_1 " "Elaborating entity \"DISPLAY_SEGS\" for hierarchy \"DISPLAY_SEGS:DISPLAY_SEGS_1\"" {  } { { "microprocessor.vhd" "DISPLAY_SEGS_1" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480601585819 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg_nums display_segs.vhd(19) " "VHDL Signal Declaration warning at display_segs.vhd(19): used explicit default value for signal \"seg_nums\" because signal was never assigned a value" {  } { { "display_segs.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/display_segs.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480601585824 "|microprocessor|DISPLAY_SEGS:DISPLAY_SEGS_1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[15\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[15\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[15\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[15\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[14\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[14\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[14\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[14\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[13\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[13\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[13\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[13\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[12\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[12\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[12\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[12\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[11\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[11\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[11\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[11\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[10\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[10\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[10\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[10\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[9\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[9\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[9\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[9\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[8\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[8\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[8\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[8\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[7\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[7\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[7\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[7\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[6\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[6\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[6\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[6\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[5\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[5\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[5\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[5\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[4\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[4\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[4\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[4\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[3\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[3\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[3\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[3\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[2\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[2\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[2\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[2\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[1\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[1\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[1\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[1\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[0\] CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[0\] " "Duplicate LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R2\[0\]\" merged with LATCH primitive \"CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|R1\[0\]\"" {  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480601588931 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480601588931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588936 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588936 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588936 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588937 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588937 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588937 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588937 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588938 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588938 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588938 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588938 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588938 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588939 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588939 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588939 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588939 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588940 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588940 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588940 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588940 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588940 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588941 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588941 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588941 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588942 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588942 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588942 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588942 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588943 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588943 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588943 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588943 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588944 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588944 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588944 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588945 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588945 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588945 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588945 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588946 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588946 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588946 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588946 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588947 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588947 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588947 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588947 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588948 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588948 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588948 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588949 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588949 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588949 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588949 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588950 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588950 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588950 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588951 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588951 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588951 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588952 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588952 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588952 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588952 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588953 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588953 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588953 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588954 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588954 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588955 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588955 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588955 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588956 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588956 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588957 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588957 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588958 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588958 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588958 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588959 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588959 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588960 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588960 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588960 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|\\process_0:ACC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588961 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588961 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588962 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|IR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588962 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|RDM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588962 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_ULA2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588963 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[0\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588963 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[0\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588963 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[1\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588964 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[1\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588964 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[2\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588964 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[2\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588965 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[3\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588965 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[3\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588966 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[4\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588966 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[5\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588966 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[6\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588967 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[7\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588967 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[8\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588967 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[9\] " "Latch CONTROLADOR_MICRO:CONTROLADOR_MICRO_1\|BUS_INT2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_4 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588968 ""}  } { { "output_files/controlador_micro.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/output_files/controlador_micro.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588968 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588969 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588970 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588971 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588971 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588971 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588972 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588972 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588972 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588973 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|BUS_EXT3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_1 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588973 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588973 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588974 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588974 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588975 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588975 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|REM1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_2 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_2" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588976 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588976 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588976 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588977 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588977 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588977 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588978 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588978 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588978 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588979 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588979 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588980 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588980 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588980 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588981 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588981 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588981 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588982 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588982 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588982 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588983 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[15\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588983 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588984 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588984 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588985 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588985 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588985 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588986 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588986 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588986 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588987 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588987 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588987 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588988 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588988 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588988 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588989 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588989 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588989 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588990 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588990 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588990 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[14\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588991 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588992 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588992 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588992 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588993 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588993 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588993 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588994 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588994 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588994 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588995 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588995 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588995 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588996 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588996 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588997 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588997 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588997 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588998 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588998 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588998 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[13\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601588999 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601588999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589000 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589000 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589000 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589001 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589001 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589001 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589002 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589002 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589002 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589003 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589003 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589003 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589004 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589004 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589004 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589004 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589005 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589005 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589005 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589006 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[12\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589006 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589007 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589007 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589007 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589008 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589008 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589008 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589009 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589009 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589009 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589009 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589010 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589010 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589010 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589011 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589011 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589011 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589012 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589012 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589012 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589013 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[11\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589013 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589014 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589014 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589014 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589015 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589015 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589015 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589016 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589016 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589016 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589017 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589017 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589018 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589018 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589019 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589019 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589019 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589020 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589020 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589021 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589021 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[10\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589022 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589022 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589023 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589023 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589024 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589024 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589025 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589025 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589026 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589026 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589027 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589027 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589027 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589028 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589028 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589028 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589029 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589029 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589029 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589030 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589030 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[9\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589030 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589031 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589032 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589032 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589033 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589033 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589034 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589034 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589034 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589034 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589035 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589035 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589035 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589035 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589036 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589036 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589036 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589037 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589037 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589037 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589037 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[8\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589038 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589038 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589039 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589039 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589040 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589040 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589040 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589041 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589041 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589042 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589042 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589043 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589043 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589044 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589044 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589045 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589045 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589045 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589046 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589046 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589047 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[7\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589047 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589048 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589048 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589048 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589048 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589049 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589049 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589049 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589050 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589050 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589050 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589050 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589051 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589051 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589051 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589052 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589052 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589052 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589052 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589053 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589053 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[6\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589053 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589054 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589054 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589055 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589055 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589055 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589055 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589056 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589056 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589056 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589056 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589057 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589057 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589057 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589057 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589058 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589058 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589058 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589059 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589059 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589059 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[5\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589059 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589060 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589060 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589061 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589062 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589062 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589062 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589062 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589063 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589063 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589064 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589064 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589065 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589065 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589065 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589066 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589066 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589067 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589067 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589068 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589068 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[4\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589069 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589070 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589070 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589071 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589071 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589072 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589072 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589072 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589072 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589073 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589073 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589073 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589074 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589074 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589075 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589075 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589075 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589075 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589076 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589076 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589077 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[3\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589077 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589078 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589078 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589078 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589079 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589079 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589079 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589080 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589080 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589080 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589080 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589081 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589081 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589082 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589082 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589082 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589082 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589083 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589083 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589084 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589084 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[2\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589084 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589085 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589085 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589086 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589086 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589086 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589087 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589087 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589087 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589087 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589088 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589088 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589089 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589089 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589089 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589090 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589090 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589091 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589091 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589091 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589092 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[1\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589092 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589093 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589093 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589093 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589094 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589094 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589094 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589095 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589095 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589096 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589096 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589096 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589097 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589098 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589098 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589099 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589099 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589099 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589100 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589100 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589100 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[0\] " "Latch CONTROLADOR_PRIN:CONTROLADOR_PRIN_1\|PRIN_MEM\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CURRENT_FASE.f_3 " "Ports D and ENA on the latch are fed by the same signal CURRENT_FASE.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480601589101 ""}  } { { "controlador_prin.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/controlador_prin.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480601589101 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_LED GND " "Pin \"CLK_LED\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/16.0/Projetos/fpga-16bit-microprogramavel-polifasico-master/microprocessor.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480601590103 "|MICROPROCESSOR|CLK_LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480601590103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480601590552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480601597260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480601597897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480601597897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2268 " "Implemented 2268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480601598148 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480601598148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2223 " "Implemented 2223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480601598148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480601598148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 957 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 957 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480601598438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 12:13:18 2016 " "Processing ended: Thu Dec 01 12:13:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480601598438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480601598438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480601598438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480601598438 ""}
