=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : corefft.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 31627
#      GND                         : 83
#      INV                         : 42
#      LUT2                        : 5455
#      LUT3                        : 1628
#      LUT4                        : 3412
#      LUT5                        : 55
#      LUT6                        : 124
#      MULT_AND                    : 3456
#      MUXCY                       : 8589
#      VCC                         : 67
#      XORCY                       : 8716
# FlipFlops/Latches                : 1329
#      FD                          : 64
#      FDC                         : 583
#      FDCE                        : 538
#      FDP                         : 128
#      FDPE                        : 16
# RAMS                             : 34
#      RAMB8BWER                   : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 34
#      OBUF                        : 42

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1329  out of  11440    11%  
 Number of Slice LUTs:                10716  out of   5720   187% (*) 
    Number used as Logic:             10716  out of   5720   187% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11247
   Number with an unused Flip Flop:    9918  out of  11247    88%  
   Number with an unused LUT:           531  out of  11247     4%  
   Number of fully used LUT-FF pairs:   798  out of  11247     7%  
   Number of unique control sets:       139

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    186    41%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of     32    53%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                       | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                       | 1363  |
mod7/WNGEN/wnrerom/N1              | NONE(mod7/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod6/WNGEN/wnrerom/N1              | NONE(mod6/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod5/WNGEN/wnrerom/N1              | NONE(mod5/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod4/WNGEN/wnrerom/N1              | NONE(mod4/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod3/WNGEN/wnrerom/N1              | NONE(mod3/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod2/WNGEN/wnrerom/N1              | NONE(mod2/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod1/WNGEN/wnrerom/N1              | NONE(mod1/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod0/WNGEN/wnrerom/N1              | NONE(mod0/WNGEN/wnrerom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod7/WNGEN/wnimrom/N1              | NONE(mod7/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod6/WNGEN/wnimrom/N1              | NONE(mod6/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod5/WNGEN/wnimrom/N1              | NONE(mod5/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod4/WNGEN/wnimrom/N1              | NONE(mod4/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod3/WNGEN/wnimrom/N1              | NONE(mod3/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod2/WNGEN/wnimrom/N1              | NONE(mod2/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod1/WNGEN/wnimrom/N1              | NONE(mod1/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
mod0/WNGEN/wnimrom/N1              | NONE(mod0/WNGEN/wnimrom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram) | 1     |
out_reager/ram_im/N1               | NONE(out_reager/ram_im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram)| 1     |
out_reager/ram_re/N1               | NONE(out_reager/ram_re/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram)| 1     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.356ns (Maximum Frequency: 65.122MHz)
   Minimum input arrival time before clock: 6.050ns
   Maximum output required time after clock: 6.941ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.356ns (frequency: 65.122MHz)
  Total number of paths / destination ports: 44623117486 / 3208
-------------------------------------------------------------------------
Delay:               15.356ns (Levels of Logic = 47)
  Source:            mod0/FFU/FRE/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:       mod0/yout_im_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mod0/FFU/FRE/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to mod0/yout_im_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0    4   2.100   0.804  ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (DOUTB<0>)
     end scope: 'mod0/FFU/FRE/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<0>'
     end scope: 'mod0/FFU/FRE:dout<0>'
     LUT2:I1->O           20   0.254   1.394  mod0/Mmux_cmp_in_re17 (mod0/cmp_in_re<0>)
     begin scope: 'mod0/CMP/CM0:s_axis_a_tdata<0>'
     begin scope: 'mod0/CMP/CM0/blk00000001:s_axis_a_tdata<0>'
     SEC:in->out           1   0.250   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.023   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.206   1.608  sec_inst (sec_net)
     SEC:in->out           1   0.235   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           3   0.206   0.874  sec_inst (sec_net)
     SEC:in->out           1   0.250   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           6   0.206   0.984  sec_inst (sec_net)
     SEC:in->out           1   0.250   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           8   0.206   1.052  sec_inst (sec_net)
     SEC:in->out           1   0.250   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.206   0.726  sec_inst (sec_net)
     SEC:in->out           1   0.254   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.215   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.206   0.682  sec_inst (sec_net)
     end scope: 'mod0/CMP/CM0/blk00000001:m_axis_dout_tdata<70>'
     end scope: 'mod0/CMP/CM0:m_axis_dout_tdata<70>'
     LUT3:I2->O            1   0.254   0.000  mod0/Mmux_bf_y0_im[15]_cmp_out_im[15]_mux_17_OUT71 (mod0/bf_y0_im[15]_cmp_out_im[15]_mux_17_OUT<15>)
     FDC:D                     0.074          mod0/yout_im_15
    ----------------------------------------
    Total                     15.356ns (7.232ns logic, 8.124ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 626 / 626
-------------------------------------------------------------------------
Offset:              6.050ns (Levels of Logic = 2)
  Source:            areset (PAD)
  Destination:       mod0_in_re_0 (FF)
  Destination Clock: clk rising

  Data Path: areset to mod0_in_re_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.328   1.536  areset_IBUF (areset_IBUF)
     INV:I->O            561   0.255   2.472  areset_inv1_INV_0 (areset_inv)
     FDC:CLR                   0.459          mod0_in_re_0
    ----------------------------------------
    Total                      6.050ns (2.042ns logic, 4.008ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 78 / 42
-------------------------------------------------------------------------
Offset:              6.941ns (Levels of Logic = 3)
  Source:            out_reager/reage_cnt_2 (FF)
  Destination:       dout_cnt<8> (PAD)
  Source Clock:      clk rising

  Data Path: out_reager/reage_cnt_2 to dout_cnt<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.340  out_reager/reage_cnt_2 (out_reager/reage_cnt_2)
     LUT6:I1->O            3   0.254   0.994  out_reager/Msub_cnt_ram_out_xor<6>111 (out_reager/Msub_cnt_ram_out_xor<6>11)
     LUT4:I1->O            1   0.235   0.681  out_reager/Msub_cnt_ram_out_xor<8>11 (dout_cnt_8_OBUF)
     OBUF:I->O                 2.912          dout_cnt_8_OBUF (dout_cnt<8>)
    ----------------------------------------
    Total                      6.941ns (3.926ns logic, 3.015ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.356|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.15 secs
 
--> 

Total memory usage is 280516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :  162 (   0 filtered)

