FSM:

![Alt text](https://github.com/Gianeh/Verilog_Simple_Components/blob/main/Parziale_12_11_2021/LedCycle.jpg "FSM")

Diagramma:

![Alt text](https://github.com/Gianeh/Verilog_Simple_Components/blob/main/Parziale_12_11_2021/LedCycle_Diagram.jpg "FSM")
