#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60b7e8552d00 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_0x60b7e85d1ad0 .functor BUFZ 8, v0x60b7e85bc800_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60b7e85d1b70 .functor BUFZ 8, v0x60b7e85bcdd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60b7e85bf580_0 .var "add_a_dir_test_failed", 0 0;
v0x60b7e85bf640_0 .var "and_a_b_ind_test_failed", 0 0;
v0x60b7e85bf700_0 .var "clk", 0 0;
v0x60b7e85bf7a0_0 .var "for_loop_test_failed", 0 0;
v0x60b7e85bf840_0 .var "inc_dir_test_failed", 0 0;
v0x60b7e85bf950_0 .var "jle_equal_test_failed", 0 0;
v0x60b7e85bfa10_0 .var "mem_sequence_test_failed", 0 0;
v0x60b7e85bfad0_0 .var "not_b_ind_test_failed", 0 0;
v0x60b7e85bfb90_0 .var "or_b_dir_test_failed", 0 0;
v0x60b7e85bfc50_0 .net "regA_out", 7 0, L_0x60b7e85d1ad0;  1 drivers
v0x60b7e85bfd30_0 .net "regB_out", 7 0, L_0x60b7e85d1b70;  1 drivers
v0x60b7e85bfe10_0 .var "rst_b_ind_test_failed", 0 0;
v0x60b7e85bfed0_0 .var "shl_dir_b_test_failed", 0 0;
v0x60b7e85bff90_0 .var "shr_b_ind_test_failed", 0 0;
v0x60b7e85c0050_0 .var "sub_dir_test_failed", 0 0;
v0x60b7e85c0110_0 .var "xor_a_dir_test_failed", 0 0;
S_0x60b7e85235d0 .scope module, "Comp" "computer" 2 25, 3 1 0, S_0x60b7e8552d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x60b7e85bdb30_0 .net "C", 0 0, L_0x60b7e85d1950;  1 drivers
v0x60b7e85bdbf0_0 .net "K", 7 0, L_0x60b7e85c02e0;  1 drivers
v0x60b7e85bdcb0_0 .net "LA", 0 0, v0x60b7e85b7510_0;  1 drivers
v0x60b7e85bdd50_0 .net "LB", 0 0, v0x60b7e85b75d0_0;  1 drivers
v0x60b7e85bde40_0 .net "LP", 0 0, v0x60b7e85b7670_0;  1 drivers
v0x60b7e85bdf30_0 .net "N", 0 0, L_0x60b7e85d18b0;  1 drivers
v0x60b7e85be020_0 .net "V", 0 0, L_0x60b7e85d19c0;  1 drivers
v0x60b7e85be110_0 .net "Z", 0 0, L_0x60b7e85d1770;  1 drivers
v0x60b7e85be200_0 .net "alu_a_bus", 7 0, v0x60b7e85bb1d0_0;  1 drivers
v0x60b7e85be330_0 .net "alu_b_bus", 7 0, v0x60b7e85bbad0_0;  1 drivers
v0x60b7e85be420_0 .net "alu_op", 3 0, v0x60b7e85b79c0_0;  1 drivers
v0x60b7e85be530_0 .net "alu_out_bus", 7 0, L_0x60b7e85c1440;  1 drivers
v0x60b7e85be5f0_0 .net "clk", 0 0, v0x60b7e85bf700_0;  1 drivers
v0x60b7e85be690_0 .net "dmem_addr", 7 0, v0x60b7e85b9b40_0;  1 drivers
v0x60b7e85be7a0_0 .net "dmem_data_in", 7 0, v0x60b7e85ba420_0;  1 drivers
v0x60b7e85be8b0_0 .net "dmem_out", 7 0, L_0x60b7e85c0b30;  1 drivers
v0x60b7e85bea00_0 .net "im_out_bus", 14 0, L_0x60b7e84943d0;  1 drivers
v0x60b7e85beac0_0 .net "mem_we", 0 0, v0x60b7e85b7a80_0;  1 drivers
v0x60b7e85beb60_0 .net "opcode", 6 0, L_0x60b7e85c01d0;  1 drivers
v0x60b7e85bec00_0 .net "pc_out_bus", 7 0, v0x60b7e85ba990_0;  1 drivers
v0x60b7e85beca0_0 .net "regA_out_bus", 7 0, v0x60b7e85bc800_0;  1 drivers
v0x60b7e85bed60_0 .net "regB_out_bus", 7 0, v0x60b7e85bcdd0_0;  1 drivers
v0x60b7e85bee20_0 .net "selA", 1 0, v0x60b7e85b7c00_0;  1 drivers
v0x60b7e85bef30_0 .net "selB", 1 0, v0x60b7e85b7ce0_0;  1 drivers
v0x60b7e85bf040_0 .net "selData", 1 0, v0x60b7e85b7dc0_0;  1 drivers
v0x60b7e85bf150_0 .net "selMemData", 1 0, v0x60b7e85b7ea0_0;  1 drivers
v0x60b7e85bf260_0 .net "status_bus", 3 0, L_0x60b7e85d1a30;  1 drivers
v0x60b7e85bf370_0 .net "wbSel", 0 0, v0x60b7e85b8060_0;  1 drivers
v0x60b7e85bf460_0 .net "wb_data", 7 0, L_0x60b7e85c0bf0;  1 drivers
L_0x60b7e85c01d0 .part L_0x60b7e84943d0, 8, 7;
L_0x60b7e85c02e0 .part L_0x60b7e84943d0, 0, 8;
S_0x60b7e85446a0 .scope module, "ALU" "alu" 3 138, 4 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
    .port_info 6 /OUTPUT 1 "C";
    .port_info 7 /OUTPUT 1 "V";
L_0x60b7e85c0fe0 .functor NOT 8, v0x60b7e85bbad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60b7e85c1440 .functor BUFZ 8, v0x60b7e85b66f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60b7e85d1950 .functor BUFZ 1, v0x60b7e85464c0_0, C4<0>, C4<0>, C4<0>;
L_0x60b7e85d19c0 .functor BUFZ 1, v0x60b7e859c950_0, C4<0>, C4<0>, C4<0>;
v0x60b7e8551850_0 .net "C", 0 0, L_0x60b7e85d1950;  alias, 1 drivers
v0x60b7e85464c0_0 .var "C_r", 0 0;
v0x60b7e8545db0_0 .net "N", 0 0, L_0x60b7e85d18b0;  alias, 1 drivers
v0x60b7e8522990_0 .net "V", 0 0, L_0x60b7e85d19c0;  alias, 1 drivers
v0x60b7e859c950_0 .var "V_r", 0 0;
v0x60b7e85b5830_0 .net "Z", 0 0, L_0x60b7e85d1770;  alias, 1 drivers
L_0x708feae8d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b58f0_0 .net/2u *"_ivl_0", 0 0, L_0x708feae8d0f0;  1 drivers
L_0x708feae8d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b59d0_0 .net/2u *"_ivl_10", 0 0, L_0x708feae8d180;  1 drivers
v0x60b7e85b5ab0_0 .net *"_ivl_12", 8 0, L_0x60b7e85c10f0;  1 drivers
L_0x708feae8d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b5b90_0 .net/2u *"_ivl_14", 0 0, L_0x708feae8d1c8;  1 drivers
v0x60b7e85b5c70_0 .net *"_ivl_16", 7 0, L_0x60b7e85c0fe0;  1 drivers
v0x60b7e85b5d50_0 .net *"_ivl_18", 8 0, L_0x60b7e85c12b0;  1 drivers
v0x60b7e85b5e30_0 .net *"_ivl_2", 8 0, L_0x60b7e85c0db0;  1 drivers
v0x60b7e85b5f10_0 .net *"_ivl_20", 8 0, L_0x60b7e85c13a0;  1 drivers
L_0x708feae8d210 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b5ff0_0 .net/2u *"_ivl_22", 8 0, L_0x708feae8d210;  1 drivers
L_0x708feae8d258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b60d0_0 .net/2u *"_ivl_28", 7 0, L_0x708feae8d258;  1 drivers
L_0x708feae8d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b61b0_0 .net/2u *"_ivl_4", 0 0, L_0x708feae8d138;  1 drivers
v0x60b7e85b6290_0 .net *"_ivl_6", 8 0, L_0x60b7e85c0e50;  1 drivers
v0x60b7e85b6370_0 .net "a", 7 0, v0x60b7e85bb1d0_0;  alias, 1 drivers
v0x60b7e85b6450_0 .net "b", 7 0, v0x60b7e85bbad0_0;  alias, 1 drivers
v0x60b7e85b6530_0 .net "diff", 8 0, L_0x60b7e85d15a0;  1 drivers
v0x60b7e85b6610_0 .net "out", 7 0, L_0x60b7e85c1440;  alias, 1 drivers
v0x60b7e85b66f0_0 .var "out_r", 7 0;
v0x60b7e85b67d0_0 .net "s", 3 0, v0x60b7e85b79c0_0;  alias, 1 drivers
v0x60b7e85b68b0_0 .net "sum", 8 0, L_0x60b7e85c0f40;  1 drivers
E_0x60b7e848f860/0 .event anyedge, v0x60b7e85b67d0_0, v0x60b7e85b68b0_0, v0x60b7e85b6370_0, v0x60b7e85b6450_0;
E_0x60b7e848f860/1 .event anyedge, v0x60b7e85b66f0_0, v0x60b7e85b6530_0;
E_0x60b7e848f860 .event/or E_0x60b7e848f860/0, E_0x60b7e848f860/1;
L_0x60b7e85c0db0 .concat [ 8 1 0 0], v0x60b7e85bb1d0_0, L_0x708feae8d0f0;
L_0x60b7e85c0e50 .concat [ 8 1 0 0], v0x60b7e85bbad0_0, L_0x708feae8d138;
L_0x60b7e85c0f40 .arith/sum 9, L_0x60b7e85c0db0, L_0x60b7e85c0e50;
L_0x60b7e85c10f0 .concat [ 8 1 0 0], v0x60b7e85bb1d0_0, L_0x708feae8d180;
L_0x60b7e85c12b0 .concat [ 8 1 0 0], L_0x60b7e85c0fe0, L_0x708feae8d1c8;
L_0x60b7e85c13a0 .arith/sum 9, L_0x60b7e85c10f0, L_0x60b7e85c12b0;
L_0x60b7e85d15a0 .arith/sum 9, L_0x60b7e85c13a0, L_0x708feae8d210;
L_0x60b7e85d1770 .cmp/eq 8, v0x60b7e85b66f0_0, L_0x708feae8d258;
L_0x60b7e85d18b0 .part v0x60b7e85b66f0_0, 7, 1;
S_0x60b7e85b6a90 .scope module, "CU" "control" 3 46, 5 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 4 "status";
    .port_info 2 /OUTPUT 1 "LA";
    .port_info 3 /OUTPUT 1 "LB";
    .port_info 4 /OUTPUT 1 "LP";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 1 "wbSel";
    .port_info 7 /OUTPUT 2 "selA";
    .port_info 8 /OUTPUT 2 "selB";
    .port_info 9 /OUTPUT 2 "selData";
    .port_info 10 /OUTPUT 2 "selMemData";
    .port_info 11 /OUTPUT 4 "alu_op";
P_0x60b7e85b6c90 .param/l "ALU_ADD" 1 5 17, C4<0000>;
P_0x60b7e85b6cd0 .param/l "ALU_AND" 1 5 19, C4<0010>;
P_0x60b7e85b6d10 .param/l "ALU_CLR" 1 5 25, C4<1010>;
P_0x60b7e85b6d50 .param/l "ALU_INC" 1 5 24, C4<1001>;
P_0x60b7e85b6d90 .param/l "ALU_NOT" 1 5 21, C4<0101>;
P_0x60b7e85b6dd0 .param/l "ALU_SHL" 1 5 22, C4<0111>;
P_0x60b7e85b6e10 .param/l "ALU_SHR" 1 5 23, C4<1000>;
P_0x60b7e85b6e50 .param/l "ALU_SUB" 1 5 18, C4<0001>;
P_0x60b7e85b6e90 .param/l "ALU_XOR" 1 5 20, C4<0100>;
v0x60b7e85b7430_0 .net "C", 0 0, L_0x60b7e85c0860;  1 drivers
v0x60b7e85b7510_0 .var "LA", 0 0;
v0x60b7e85b75d0_0 .var "LB", 0 0;
v0x60b7e85b7670_0 .var "LP", 0 0;
v0x60b7e85b7730_0 .net "N", 0 0, L_0x60b7e85c0730;  1 drivers
v0x60b7e85b7840_0 .net "V", 0 0, L_0x60b7e85c0900;  1 drivers
v0x60b7e85b7900_0 .net "Z", 0 0, L_0x60b7e85c0690;  1 drivers
v0x60b7e85b79c0_0 .var "alu_op", 3 0;
v0x60b7e85b7a80_0 .var "mem_we", 0 0;
v0x60b7e85b7b20_0 .net "opcode", 6 0, L_0x60b7e85c01d0;  alias, 1 drivers
v0x60b7e85b7c00_0 .var "selA", 1 0;
v0x60b7e85b7ce0_0 .var "selB", 1 0;
v0x60b7e85b7dc0_0 .var "selData", 1 0;
v0x60b7e85b7ea0_0 .var "selMemData", 1 0;
v0x60b7e85b7f80_0 .net "status", 3 0, L_0x60b7e85d1a30;  alias, 1 drivers
v0x60b7e85b8060_0 .var "wbSel", 0 0;
E_0x60b7e850ee80/0 .event anyedge, v0x60b7e85b7b20_0, v0x60b7e85b7900_0, v0x60b7e85b7730_0, v0x60b7e85b7430_0;
E_0x60b7e850ee80/1 .event anyedge, v0x60b7e85b7840_0;
E_0x60b7e850ee80 .event/or E_0x60b7e850ee80/0, E_0x60b7e850ee80/1;
L_0x60b7e85c0690 .part L_0x60b7e85d1a30, 3, 1;
L_0x60b7e85c0730 .part L_0x60b7e85d1a30, 2, 1;
L_0x60b7e85c0860 .part L_0x60b7e85d1a30, 1, 1;
L_0x60b7e85c0900 .part L_0x60b7e85d1a30, 0, 1;
S_0x60b7e85b82a0 .scope module, "DM" "DM" 3 86, 6 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "W";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
L_0x60b7e85c0b30 .functor BUFZ 8, L_0x60b7e85c09a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60b7e85b8450_0 .net "W", 0 0, v0x60b7e85b7a80_0;  alias, 1 drivers
v0x60b7e85b8510_0 .net *"_ivl_0", 7 0, L_0x60b7e85c09a0;  1 drivers
v0x60b7e85b85d0_0 .net *"_ivl_2", 9 0, L_0x60b7e85c0a40;  1 drivers
L_0x708feae8d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b8690_0 .net *"_ivl_5", 1 0, L_0x708feae8d060;  1 drivers
v0x60b7e85b8770_0 .net "address", 7 0, v0x60b7e85b9b40_0;  alias, 1 drivers
v0x60b7e85b88a0_0 .net "clk", 0 0, v0x60b7e85bf700_0;  alias, 1 drivers
v0x60b7e85b8960_0 .net "data_in", 7 0, v0x60b7e85ba420_0;  alias, 1 drivers
v0x60b7e85b8a40_0 .net "data_out", 7 0, L_0x60b7e85c0b30;  alias, 1 drivers
v0x60b7e85b8b20 .array "mem", 255 0, 7 0;
E_0x60b7e8480480 .event posedge, v0x60b7e85b88a0_0;
L_0x60b7e85c09a0 .array/port v0x60b7e85b8b20, L_0x60b7e85c0a40;
L_0x60b7e85c0a40 .concat [ 8 2 0 0], v0x60b7e85b9b40_0, L_0x708feae8d060;
S_0x60b7e85b8c80 .scope module, "IM" "instruction_memory" 3 40, 7 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
L_0x60b7e84943d0 .functor BUFZ 15, L_0x60b7e85c0410, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x60b7e85b8e30_0 .net *"_ivl_0", 14 0, L_0x60b7e85c0410;  1 drivers
v0x60b7e85b8f30_0 .net *"_ivl_2", 9 0, L_0x60b7e85c04d0;  1 drivers
L_0x708feae8d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60b7e85b9010_0 .net *"_ivl_5", 1 0, L_0x708feae8d018;  1 drivers
v0x60b7e85b90d0_0 .net "address", 7 0, v0x60b7e85ba990_0;  alias, 1 drivers
v0x60b7e85b91b0_0 .var/i "i", 31 0;
v0x60b7e85b92e0 .array "mem", 255 0, 14 0;
v0x60b7e85b93a0_0 .net "out", 14 0, L_0x60b7e84943d0;  alias, 1 drivers
L_0x60b7e85c0410 .array/port v0x60b7e85b92e0, L_0x60b7e85c04d0;
L_0x60b7e85c04d0 .concat [ 8 2 0 0], v0x60b7e85ba990_0, L_0x708feae8d018;
S_0x60b7e85b94e0 .scope module, "MUXD" "muxData" 3 67, 8 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "PC";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x60b7e85b97e0_0 .net "A", 7 0, v0x60b7e85bc800_0;  alias, 1 drivers
v0x60b7e85b98e0_0 .net "B", 7 0, v0x60b7e85bcdd0_0;  alias, 1 drivers
v0x60b7e85b99c0_0 .net "K", 7 0, L_0x60b7e85c02e0;  alias, 1 drivers
v0x60b7e85b9a80_0 .net "PC", 7 0, v0x60b7e85ba990_0;  alias, 1 drivers
v0x60b7e85b9b40_0 .var "out", 7 0;
v0x60b7e85b9c30_0 .net "sel", 1 0, v0x60b7e85b7dc0_0;  alias, 1 drivers
E_0x60b7e850eec0 .event anyedge, v0x60b7e85b7dc0_0, v0x60b7e85b98e0_0, v0x60b7e85b97e0_0, v0x60b7e85b99c0_0;
S_0x60b7e85b9da0 .scope module, "MUXMW" "muxMemWrite" 3 77, 9 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "alu_out";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x60b7e85ba070_0 .net "A", 7 0, v0x60b7e85bc800_0;  alias, 1 drivers
v0x60b7e85ba180_0 .net "B", 7 0, v0x60b7e85bcdd0_0;  alias, 1 drivers
v0x60b7e85ba250_0 .net "K", 7 0, L_0x60b7e85c02e0;  alias, 1 drivers
v0x60b7e85ba350_0 .net "alu_out", 7 0, L_0x60b7e85c1440;  alias, 1 drivers
v0x60b7e85ba420_0 .var "out", 7 0;
v0x60b7e85ba510_0 .net "sel", 1 0, v0x60b7e85b7ea0_0;  alias, 1 drivers
E_0x60b7e859e140/0 .event anyedge, v0x60b7e85b7ea0_0, v0x60b7e85b98e0_0, v0x60b7e85b97e0_0, v0x60b7e85b99c0_0;
E_0x60b7e859e140/1 .event anyedge, v0x60b7e85b6610_0;
E_0x60b7e859e140 .event/or E_0x60b7e859e140/0, E_0x60b7e859e140/1;
S_0x60b7e85ba6a0 .scope module, "PC" "pc" 3 35, 10 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "pc";
v0x60b7e85ba8a0_0 .net "clk", 0 0, v0x60b7e85bf700_0;  alias, 1 drivers
v0x60b7e85ba990_0 .var "pc", 7 0;
S_0x60b7e85baae0 .scope module, "muxA" "muxA" 3 119, 11 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K_unused";
    .port_info 3 /INPUT 8 "mem_data";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x60b7e85bae10_0 .net "A", 7 0, v0x60b7e85bc800_0;  alias, 1 drivers
v0x60b7e85baf40_0 .net "B", 7 0, v0x60b7e85bcdd0_0;  alias, 1 drivers
L_0x708feae8d0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60b7e85bb050_0 .net "K_unused", 7 0, L_0x708feae8d0a8;  1 drivers
v0x60b7e85bb110_0 .net "mem_data", 7 0, L_0x60b7e85c0b30;  alias, 1 drivers
v0x60b7e85bb1d0_0 .var "out", 7 0;
v0x60b7e85bb2c0_0 .net "sel", 1 0, v0x60b7e85b7c00_0;  alias, 1 drivers
E_0x60b7e85bada0 .event anyedge, v0x60b7e85b7c00_0, v0x60b7e85b97e0_0, v0x60b7e85b98e0_0, v0x60b7e85b8a40_0;
S_0x60b7e85bb440 .scope module, "muxB" "muxB" 3 128, 12 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "K";
    .port_info 3 /INPUT 8 "mem_data";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v0x60b7e85bb750_0 .net "A", 7 0, v0x60b7e85bc800_0;  alias, 1 drivers
v0x60b7e85bb830_0 .net "B", 7 0, v0x60b7e85bcdd0_0;  alias, 1 drivers
v0x60b7e85bb8f0_0 .net "K", 7 0, L_0x60b7e85c02e0;  alias, 1 drivers
v0x60b7e85bb9c0_0 .net "mem_data", 7 0, L_0x60b7e85c0b30;  alias, 1 drivers
v0x60b7e85bbad0_0 .var "out", 7 0;
v0x60b7e85bbbe0_0 .net "sel", 1 0, v0x60b7e85b7ce0_0;  alias, 1 drivers
E_0x60b7e85bb6c0/0 .event anyedge, v0x60b7e85b7ce0_0, v0x60b7e85b98e0_0, v0x60b7e85b97e0_0, v0x60b7e85b99c0_0;
E_0x60b7e85bb6c0/1 .event anyedge, v0x60b7e85b8a40_0;
E_0x60b7e85bb6c0 .event/or E_0x60b7e85bb6c0/0, E_0x60b7e85bb6c0/1;
S_0x60b7e85bbd60 .scope module, "muxWB" "muxWB" 3 96, 13 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "alu_out";
    .port_info 1 /INPUT 8 "mem_out";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x60b7e85bbf40_0 .net "alu_out", 7 0, L_0x60b7e85c1440;  alias, 1 drivers
v0x60b7e85bc070_0 .net "mem_out", 7 0, L_0x60b7e85c0b30;  alias, 1 drivers
v0x60b7e85bc130_0 .net "out", 7 0, L_0x60b7e85c0bf0;  alias, 1 drivers
v0x60b7e85bc1f0_0 .net "sel", 0 0, v0x60b7e85b8060_0;  alias, 1 drivers
L_0x60b7e85c0bf0 .functor MUXZ 8, L_0x60b7e85c1440, L_0x60b7e85c0b30, v0x60b7e85b8060_0, C4<>;
S_0x60b7e85bc350 .scope module, "regA" "register" 3 104, 14 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x60b7e85bc530_0 .net "clk", 0 0, v0x60b7e85bf700_0;  alias, 1 drivers
v0x60b7e85bc640_0 .net "data", 7 0, L_0x60b7e85c0bf0;  alias, 1 drivers
v0x60b7e85bc700_0 .net "load", 0 0, v0x60b7e85b7510_0;  alias, 1 drivers
v0x60b7e85bc800_0 .var "out", 7 0;
S_0x60b7e85bc9a0 .scope module, "regB" "register" 3 111, 14 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x60b7e85bcb30_0 .net "clk", 0 0, v0x60b7e85bf700_0;  alias, 1 drivers
v0x60b7e85bcbf0_0 .net "data", 7 0, L_0x60b7e85c0bf0;  alias, 1 drivers
v0x60b7e85bcd00_0 .net "load", 0 0, v0x60b7e85b75d0_0;  alias, 1 drivers
v0x60b7e85bcdd0_0 .var "out", 7 0;
S_0x60b7e85bcf90 .scope module, "status_reg" "status" 3 147, 15 1 0, S_0x60b7e85235d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Z_in";
    .port_info 2 /INPUT 1 "N_in";
    .port_info 3 /INPUT 1 "V_in";
    .port_info 4 /INPUT 1 "C_in";
    .port_info 5 /OUTPUT 4 "status_out";
v0x60b7e85bd1c0_0 .var "C", 0 0;
v0x60b7e85bd2a0_0 .net "C_in", 0 0, L_0x60b7e85d1950;  alias, 1 drivers
v0x60b7e85bd360_0 .var "N", 0 0;
v0x60b7e85bd430_0 .net "N_in", 0 0, L_0x60b7e85d18b0;  alias, 1 drivers
v0x60b7e85bd500_0 .var "V", 0 0;
v0x60b7e85bd5f0_0 .net "V_in", 0 0, L_0x60b7e85d19c0;  alias, 1 drivers
v0x60b7e85bd690_0 .var "Z", 0 0;
v0x60b7e85bd730_0 .net "Z_in", 0 0, L_0x60b7e85d1770;  alias, 1 drivers
v0x60b7e85bd800_0 .net "clk", 0 0, v0x60b7e85bf700_0;  alias, 1 drivers
v0x60b7e85bd9c0_0 .net "status_out", 3 0, L_0x60b7e85d1a30;  alias, 1 drivers
L_0x60b7e85d1a30 .concat [ 1 1 1 1], v0x60b7e85bd500_0, v0x60b7e85bd1c0_0, v0x60b7e85bd360_0, v0x60b7e85bd690_0;
    .scope S_0x60b7e85ba6a0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85ba990_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x60b7e85ba6a0;
T_1 ;
    %wait E_0x60b7e8480480;
    %load/vec4 v0x60b7e85ba990_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60b7e85ba990_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60b7e85b8c80;
T_2 ;
    %vpi_call 7 8 "$readmemb", "im.dat", v0x60b7e85b92e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x60b7e85b8c80;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60b7e85b91b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x60b7e85b91b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x60b7e85b91b0_0;
    %load/vec4a v0x60b7e85b92e0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_3.2, 6;
    %pushi/vec4 0, 0, 15;
    %ix/getv/s 4, v0x60b7e85b91b0_0;
    %store/vec4a v0x60b7e85b92e0, 4, 0;
T_3.2 ;
    %load/vec4 v0x60b7e85b91b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60b7e85b91b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x60b7e85b6a90;
T_4 ;
    %wait E_0x60b7e850ee80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ea0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %load/vec4 v0x60b7e85b7b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 7;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 7;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 7;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 7;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 7;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 7;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 7;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 7;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 7;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 7;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 7;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 7;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 79, 0, 7;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 7;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 7;
    %cmp/u;
    %jmp/1 T_4.83, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 7;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 7;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 7;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 87, 0, 7;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 7;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %dup/vec4;
    %pushi/vec4 89, 0, 7;
    %cmp/u;
    %jmp/1 T_4.89, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 7;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 91, 0, 7;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %jmp T_4.93;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %jmp T_4.93;
T_4.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %jmp T_4.93;
T_4.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ea0_0, 0, 2;
    %jmp T_4.93;
T_4.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ea0_0, 0, 2;
    %jmp T_4.93;
T_4.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %jmp T_4.93;
T_4.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %jmp T_4.93;
T_4.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ea0_0, 0, 2;
    %jmp T_4.93;
T_4.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b75d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b8060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.77 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.78 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.79 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.80 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.81 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.82 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7c00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60b7e85b7ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60b7e85b7dc0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60b7e85b79c0_0, 0, 4;
    %jmp T_4.93;
T_4.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
    %jmp T_4.93;
T_4.84 ;
    %load/vec4 v0x60b7e85b7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.94, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.94 ;
    %jmp T_4.93;
T_4.85 ;
    %load/vec4 v0x60b7e85b7900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.96, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.96 ;
    %jmp T_4.93;
T_4.86 ;
    %load/vec4 v0x60b7e85b7730_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.100, 9;
    %load/vec4 v0x60b7e85b7900_0;
    %nor/r;
    %and;
T_4.100;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.98, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.98 ;
    %jmp T_4.93;
T_4.87 ;
    %load/vec4 v0x60b7e85b7730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.101 ;
    %jmp T_4.93;
T_4.88 ;
    %load/vec4 v0x60b7e85b7730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.103 ;
    %jmp T_4.93;
T_4.89 ;
    %load/vec4 v0x60b7e85b7730_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.107, 8;
    %load/vec4 v0x60b7e85b7900_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.107;
    %jmp/0xz  T_4.105, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.105 ;
    %jmp T_4.93;
T_4.90 ;
    %load/vec4 v0x60b7e85b7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.108, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.108 ;
    %jmp T_4.93;
T_4.91 ;
    %load/vec4 v0x60b7e85b7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.110, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85b7670_0, 0, 1;
T_4.110 ;
    %jmp T_4.93;
T_4.93 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x60b7e85b94e0;
T_5 ;
    %wait E_0x60b7e850eec0;
    %load/vec4 v0x60b7e85b9c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x60b7e85b98e0_0;
    %store/vec4 v0x60b7e85b9b40_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x60b7e85b97e0_0;
    %store/vec4 v0x60b7e85b9b40_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x60b7e85b99c0_0;
    %store/vec4 v0x60b7e85b9b40_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85b9b40_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x60b7e85b9da0;
T_6 ;
    %wait E_0x60b7e859e140;
    %load/vec4 v0x60b7e85ba510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x60b7e85ba180_0;
    %store/vec4 v0x60b7e85ba420_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x60b7e85ba070_0;
    %store/vec4 v0x60b7e85ba420_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x60b7e85ba250_0;
    %store/vec4 v0x60b7e85ba420_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x60b7e85ba350_0;
    %store/vec4 v0x60b7e85ba420_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x60b7e85b82a0;
T_7 ;
    %wait E_0x60b7e8480480;
    %load/vec4 v0x60b7e85b8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x60b7e85b8960_0;
    %load/vec4 v0x60b7e85b8770_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60b7e85b8b20, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x60b7e85b82a0;
T_8 ;
    %vpi_call 6 19 "$readmemb", "mem.dat", v0x60b7e85b8b20 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x60b7e85bc350;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bc800_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x60b7e85bc350;
T_10 ;
    %wait E_0x60b7e8480480;
    %load/vec4 v0x60b7e85bc700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x60b7e85bc640_0;
    %assign/vec4 v0x60b7e85bc800_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60b7e85bc9a0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bcdd0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x60b7e85bc9a0;
T_12 ;
    %wait E_0x60b7e8480480;
    %load/vec4 v0x60b7e85bcd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x60b7e85bcbf0_0;
    %assign/vec4 v0x60b7e85bcdd0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x60b7e85baae0;
T_13 ;
    %wait E_0x60b7e85bada0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %load/vec4 v0x60b7e85bb2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x60b7e85bae10_0;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x60b7e85baf40_0;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x60b7e85bb110_0;
    %store/vec4 v0x60b7e85bb1d0_0, 0, 8;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x60b7e85bb440;
T_14 ;
    %wait E_0x60b7e85bb6c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %load/vec4 v0x60b7e85bbbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x60b7e85bb830_0;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x60b7e85bb750_0;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x60b7e85bb8f0_0;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x60b7e85bb9c0_0;
    %store/vec4 v0x60b7e85bbad0_0, 0, 8;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x60b7e85446a0;
T_15 ;
    %wait E_0x60b7e848f860;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e859c950_0, 0, 1;
    %load/vec4 v0x60b7e85b67d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.11;
T_15.0 ;
    %load/vec4 v0x60b7e85b68b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %load/vec4 v0x60b7e85b68b0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60b7e85b6450_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_15.12, 4;
    %load/vec4 v0x60b7e85b66f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.12;
    %store/vec4 v0x60b7e859c950_0, 0, 1;
    %jmp T_15.11;
T_15.1 ;
    %load/vec4 v0x60b7e85b6530_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %load/vec4 v0x60b7e85b6530_0;
    %parti/s 1, 8, 5;
    %inv;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60b7e85b6450_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_15.13, 4;
    %load/vec4 v0x60b7e85b66f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.13;
    %store/vec4 v0x60b7e859c950_0, 0, 1;
    %jmp T_15.11;
T_15.2 ;
    %load/vec4 v0x60b7e85b6370_0;
    %load/vec4 v0x60b7e85b6450_0;
    %and;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %jmp T_15.11;
T_15.3 ;
    %load/vec4 v0x60b7e85b6370_0;
    %load/vec4 v0x60b7e85b6450_0;
    %or;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %jmp T_15.11;
T_15.4 ;
    %load/vec4 v0x60b7e85b6370_0;
    %load/vec4 v0x60b7e85b6450_0;
    %xor;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %jmp T_15.11;
T_15.5 ;
    %load/vec4 v0x60b7e85b6370_0;
    %inv;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v0x60b7e85b6450_0;
    %inv;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %load/vec4 v0x60b7e85b6370_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0x60b7e85b6370_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0x60b7e85b66f0_0, 0, 8;
    %store/vec4 v0x60b7e85464c0_0, 0, 1;
    %load/vec4 v0x60b7e85b6370_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x60b7e859c950_0, 0, 1;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x60b7e85bcf90;
T_16 ;
    %wait E_0x60b7e8480480;
    %load/vec4 v0x60b7e85bd730_0;
    %assign/vec4 v0x60b7e85bd690_0, 0;
    %load/vec4 v0x60b7e85bd430_0;
    %assign/vec4 v0x60b7e85bd360_0, 0;
    %load/vec4 v0x60b7e85bd5f0_0;
    %assign/vec4 v0x60b7e85bd500_0, 0;
    %load/vec4 v0x60b7e85bd2a0_0;
    %assign/vec4 v0x60b7e85bd1c0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x60b7e8552d00;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85c0050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bfb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bfad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85c0110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bfed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x60b7e8552d00;
T_18 ;
    %vpi_call 2 39 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60b7e8552d00 {0 0 0};
    %vpi_call 2 41 "$readmemb", "im_memory.dat", v0x60b7e85b92e0 {0 0 0};
    %vpi_call 2 44 "$display", "\012----- STARTING TEST: Full Memory Sequence -----" {0 0 0};
    %vpi_call 2 47 "$display", "\012--- Part 1: Testing RegB -> Memory -> RegA ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 51 "$display", "CHECK @ t=%0t: After MOV B, 99 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.0, 6;
    %vpi_call 2 53 "$error", "FAIL [Part 1]: regB expected 99, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.0 ;
    %delay 2, 0;
    %vpi_call 2 59 "$display", "CHECK @ t=%0t: After MOV (50), B -> DM[50] = %d", $time, &A<v0x60b7e85b8b20, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.2, 6;
    %vpi_call 2 61 "$error", "FAIL [Part 1]: DM[50] expected 99, got %d", &A<v0x60b7e85b8b20, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.2 ;
    %delay 2, 0;
    %vpi_call 2 67 "$display", "CHECK @ t=%0t: After MOV A, (50) -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.4, 6;
    %vpi_call 2 69 "$error", "FAIL [Part 1]: regA expected 99, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.4 ;
    %vpi_call 2 74 "$display", "\012--- Part 2: Testing RegA -> Memory -> RegB ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 78 "$display", "CHECK @ t=%0t: After MOV A, 123 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_18.6, 6;
    %vpi_call 2 80 "$error", "FAIL [Part 2]: regA expected 123, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.6 ;
    %delay 2, 0;
    %vpi_call 2 86 "$display", "CHECK @ t=%0t: After MOV (51), A -> DM[51] = %d", $time, &A<v0x60b7e85b8b20, 51> {0 0 0};
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_18.8, 6;
    %vpi_call 2 88 "$error", "FAIL [Part 2]: DM[51] expected 123, got %d", &A<v0x60b7e85b8b20, 51> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.8 ;
    %delay 2, 0;
    %vpi_call 2 94 "$display", "CHECK @ t=%0t: After MOV B, (51) -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_18.10, 6;
    %vpi_call 2 96 "$error", "FAIL [Part 2]: regB expected 123, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.10 ;
    %vpi_call 2 101 "$display", "\012--- Part 3: Testing Overwrite and Edge Cases ---" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 105 "$display", "CHECK @ t=%0t: After MOV A, 255 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.12, 6;
    %vpi_call 2 107 "$error", "FAIL [Part 3]: regA expected 255, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.12 ;
    %delay 2, 0;
    %vpi_call 2 113 "$display", "CHECK @ t=%0t: After MOV (50), A [Overwrite] -> DM[50] = %d", $time, &A<v0x60b7e85b8b20, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.14, 6;
    %vpi_call 2 115 "$error", "FAIL [Part 3]: DM[50] expected 255 after overwrite, got %d", &A<v0x60b7e85b8b20, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.14 ;
    %delay 2, 0;
    %vpi_call 2 121 "$display", "CHECK @ t=%0t: After MOV A, 0 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.16, 6;
    %vpi_call 2 123 "$error", "FAIL [Part 3]: regA expected 0, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.16 ;
    %delay 2, 0;
    %vpi_call 2 129 "$display", "CHECK @ t=%0t: After MOV A, (50) [Read Overwritten Value] -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.18, 6;
    %vpi_call 2 131 "$error", "FAIL [Part 3]: Read of overwritten DM[50] expected 255, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfa10_0, 0, 1;
T_18.18 ;
    %load/vec4 v0x60b7e85bfa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %vpi_call 2 137 "$display", ">>>>> ALL MEMORY SEQUENCE TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_18.21;
T_18.20 ;
    %vpi_call 2 139 "$display", ">>>>> MEMORY SEQUENCE TEST FAILED! <<<<< " {0 0 0};
T_18.21 ;
    %vpi_call 2 143 "$display", "\012----- STARTING TEST: ADD A, (Dir) -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 147 "$display", "CHECK @ t=%0t: After MOV A, 100 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_18.22, 6;
    %vpi_call 2 149 "$error", "FAIL [ADD A, Dir]: regA expected 100, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf580_0, 0, 1;
T_18.22 ;
    %delay 2, 0;
    %vpi_call 2 155 "$display", "CHECK @ t=%0t: After MOV B, 50 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_18.24, 6;
    %vpi_call 2 157 "$error", "FAIL [ADD A, Dir]: regB expected 50, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf580_0, 0, 1;
T_18.24 ;
    %delay 2, 0;
    %vpi_call 2 163 "$display", "CHECK @ t=%0t: After MOV (120), B -> DM[120] = %d", $time, &A<v0x60b7e85b8b20, 120> {0 0 0};
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_18.26, 6;
    %vpi_call 2 165 "$error", "FAIL [ADD A, Dir]: DM[120] expected 50, got %d", &A<v0x60b7e85b8b20, 120> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf580_0, 0, 1;
T_18.26 ;
    %delay 2, 0;
    %vpi_call 2 171 "$display", "CHECK @ t=%0t: After ADD A, (120) -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 150, 0, 8;
    %jmp/0xz  T_18.28, 6;
    %vpi_call 2 173 "$error", "FAIL [ADD A, Dir]: regA expected 150, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf580_0, 0, 1;
T_18.28 ;
    %load/vec4 v0x60b7e85bf580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %vpi_call 2 179 "$display", ">>>>> ADD A, (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.31;
T_18.30 ;
    %vpi_call 2 181 "$display", ">>>>> ADD A, (Dir) TEST FAILED! <<<<< " {0 0 0};
T_18.31 ;
    %vpi_call 2 185 "$display", "\012----- STARTING TEST: SUB (Dir) -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 189 "$display", "CHECK @ t=%0t: After MOV A, 100 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_18.32, 6;
    %vpi_call 2 191 "$error", "FAIL [SUB (Dir)]: regA expected 100, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0050_0, 0, 1;
T_18.32 ;
    %delay 2, 0;
    %vpi_call 2 197 "$display", "CHECK @ t=%0t: After MOV B, 40 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 40, 0, 8;
    %jmp/0xz  T_18.34, 6;
    %vpi_call 2 199 "$error", "FAIL [SUB (Dir)]: regB expected 40, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0050_0, 0, 1;
T_18.34 ;
    %delay 2, 0;
    %vpi_call 2 206 "$display", "CHECK @ t=%0t: After SUB (200) -> DM[200] = %d", $time, &A<v0x60b7e85b8b20, 200> {0 0 0};
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 60, 0, 8;
    %jmp/0xz  T_18.36, 6;
    %vpi_call 2 208 "$error", "FAIL [SUB (Dir)]: DM[200] expected 60, got %d", &A<v0x60b7e85b8b20, 200> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0050_0, 0, 1;
T_18.36 ;
    %load/vec4 v0x60b7e85c0050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %vpi_call 2 214 "$display", ">>>>> SUB (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.39;
T_18.38 ;
    %vpi_call 2 216 "$display", ">>>>> SUB (Dir) TEST FAILED! <<<<< " {0 0 0};
T_18.39 ;
    %vpi_call 2 220 "$display", "\012----- STARTING TEST: AND A, (B) [Indirect Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 224 "$display", "CHECK @ t=%0t: After MOV A, 170 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_18.40, 6;
    %vpi_call 2 226 "$error", "FAIL [AND A, (B)]: regA expected 170, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
T_18.40 ;
    %delay 2, 0;
    %vpi_call 2 232 "$display", "CHECK @ t=%0t: After MOV (150), A -> DM[150] = %d", $time, &A<v0x60b7e85b8b20, 150> {0 0 0};
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_18.42, 6;
    %vpi_call 2 234 "$error", "FAIL [AND A, (B)]: DM[150] expected 170, got %d", &A<v0x60b7e85b8b20, 150> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
T_18.42 ;
    %delay 2, 0;
    %vpi_call 2 240 "$display", "CHECK @ t=%0t: After MOV A, 204 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 204, 0, 8;
    %jmp/0xz  T_18.44, 6;
    %vpi_call 2 242 "$error", "FAIL [AND A, (B)]: regA expected 204, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
T_18.44 ;
    %delay 2, 0;
    %vpi_call 2 248 "$display", "CHECK @ t=%0t: After MOV B, 150 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 150, 0, 8;
    %jmp/0xz  T_18.46, 6;
    %vpi_call 2 250 "$error", "FAIL [AND A, (B)]: regB expected 150, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
T_18.46 ;
    %delay 2, 0;
    %vpi_call 2 257 "$display", "CHECK @ t=%0t: After AND A, (B) -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 136, 0, 8;
    %jmp/0xz  T_18.48, 6;
    %vpi_call 2 259 "$error", "FAIL [AND A, (B)]: regA expected 136, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf640_0, 0, 1;
T_18.48 ;
    %load/vec4 v0x60b7e85bf640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.50, 8;
    %vpi_call 2 265 "$display", ">>>>> AND A, (B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.51;
T_18.50 ;
    %vpi_call 2 267 "$display", ">>>>> AND A, (B) TEST FAILED! <<<<< " {0 0 0};
T_18.51 ;
    %vpi_call 2 271 "$display", "\012----- STARTING TEST: OR B, (0x10) [Direct Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 275 "$display", "CHECK @ t=%0t: After MOV B, 195 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 195, 0, 8;
    %jmp/0xz  T_18.52, 6;
    %vpi_call 2 277 "$error", "FAIL [OR B, Dir]: regB expected 195, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfb90_0, 0, 1;
T_18.52 ;
    %delay 2, 0;
    %vpi_call 2 283 "$display", "CHECK @ t=%0t: After MOV A, 85 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.54, 6;
    %vpi_call 2 285 "$error", "FAIL [OR B, Dir]: regA expected 85, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfb90_0, 0, 1;
T_18.54 ;
    %delay 2, 0;
    %vpi_call 2 291 "$display", "CHECK @ t=%0t: After MOV (16), A -> DM[16] = %d", $time, &A<v0x60b7e85b8b20, 16> {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.56, 6;
    %vpi_call 2 293 "$error", "FAIL [OR B, Dir]: DM[16] expected 85, got %d", &A<v0x60b7e85b8b20, 16> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfb90_0, 0, 1;
T_18.56 ;
    %delay 2, 0;
    %vpi_call 2 300 "$display", "CHECK @ t=%0t: After OR B, (16) -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 215, 0, 8;
    %jmp/0xz  T_18.58, 6;
    %vpi_call 2 302 "$error", "FAIL [OR B, Dir]: regB expected 215, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfb90_0, 0, 1;
T_18.58 ;
    %load/vec4 v0x60b7e85bfb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.60, 8;
    %vpi_call 2 308 "$display", ">>>>> OR B, (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.61;
T_18.60 ;
    %vpi_call 2 310 "$display", ">>>>> OR B, (Dir) TEST FAILED! <<<<< " {0 0 0};
T_18.61 ;
    %vpi_call 2 314 "$display", "\012----- STARTING TEST: NOT (B) [Indirect Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 318 "$display", "CHECK @ t=%0t: After MOV A, 165 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_18.62, 6;
    %vpi_call 2 320 "$error", "FAIL [NOT (B)]: regA expected 165, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfad0_0, 0, 1;
T_18.62 ;
    %delay 2, 0;
    %vpi_call 2 326 "$display", "CHECK @ t=%0t: After MOV B, 210 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 210, 0, 8;
    %jmp/0xz  T_18.64, 6;
    %vpi_call 2 328 "$error", "FAIL [NOT (B)]: regB expected 210, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfad0_0, 0, 1;
T_18.64 ;
    %delay 2, 0;
    %vpi_call 2 335 "$display", "CHECK @ t=%0t: After NOT (B) -> DM[210] = %d", $time, &A<v0x60b7e85b8b20, 210> {0 0 0};
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 90, 0, 8;
    %jmp/0xz  T_18.66, 6;
    %vpi_call 2 337 "$error", "FAIL [NOT (B)]: DM[210] expected 90, got %d", &A<v0x60b7e85b8b20, 210> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfad0_0, 0, 1;
T_18.66 ;
    %load/vec4 v0x60b7e85bfad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.68, 8;
    %vpi_call 2 343 "$display", ">>>>> NOT (B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.69;
T_18.68 ;
    %vpi_call 2 345 "$display", ">>>>> NOT (B) TEST FAILED! <<<<< " {0 0 0};
T_18.69 ;
    %vpi_call 2 349 "$display", "\012----- STARTING TEST: XOR A, (Dir) [Direct Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 353 "$display", "CHECK @ t=%0t: After MOV A, 202 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 202, 0, 8;
    %jmp/0xz  T_18.70, 6;
    %vpi_call 2 355 "$error", "FAIL [XOR A, Dir]: regA expected 202, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0110_0, 0, 1;
T_18.70 ;
    %delay 2, 0;
    %vpi_call 2 361 "$display", "CHECK @ t=%0t: After MOV B, 172 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 172, 0, 8;
    %jmp/0xz  T_18.72, 6;
    %vpi_call 2 363 "$error", "FAIL [XOR A, Dir]: regB expected 172, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0110_0, 0, 1;
T_18.72 ;
    %delay 2, 0;
    %vpi_call 2 369 "$display", "CHECK @ t=%0t: After MOV (220), B -> DM[220] = %d", $time, &A<v0x60b7e85b8b20, 220> {0 0 0};
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 172, 0, 8;
    %jmp/0xz  T_18.74, 6;
    %vpi_call 2 371 "$error", "FAIL [XOR A, Dir]: DM[220] expected 172, got %d", &A<v0x60b7e85b8b20, 220> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0110_0, 0, 1;
T_18.74 ;
    %delay 2, 0;
    %vpi_call 2 378 "$display", "CHECK @ t=%0t: After XOR A, (220) -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 102, 0, 8;
    %jmp/0xz  T_18.76, 6;
    %vpi_call 2 380 "$error", "FAIL [XOR A, Dir]: regA expected 102, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85c0110_0, 0, 1;
T_18.76 ;
    %load/vec4 v0x60b7e85c0110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.78, 8;
    %vpi_call 2 386 "$display", ">>>>> XOR A, (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.79;
T_18.78 ;
    %vpi_call 2 388 "$display", ">>>>> XOR A, (Dir) TEST FAILED! <<<<< " {0 0 0};
T_18.79 ;
    %vpi_call 2 392 "$display", "\012----- STARTING TEST: SHL (Dir), B [Direct Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 396 "$display", "CHECK @ t=%0t: After MOV B, 85 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_18.80, 6;
    %vpi_call 2 398 "$error", "FAIL [SHL (Dir),B]: regB expected 85, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfed0_0, 0, 1;
T_18.80 ;
    %delay 2, 0;
    %vpi_call 2 405 "$display", "CHECK @ t=%0t: After SHL (230), B -> DM[230] = %d", $time, &A<v0x60b7e85b8b20, 230> {0 0 0};
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_18.82, 6;
    %vpi_call 2 407 "$error", "FAIL [SHL (Dir),B]: DM[230] expected 170, got %d", &A<v0x60b7e85b8b20, 230> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfed0_0, 0, 1;
T_18.82 ;
    %load/vec4 v0x60b7e85bfed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.84, 8;
    %vpi_call 2 413 "$display", ">>>>> SHL (Dir), B TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.85;
T_18.84 ;
    %vpi_call 2 415 "$display", ">>>>> SHL (Dir), B TEST FAILED! <<<<< " {0 0 0};
T_18.85 ;
    %vpi_call 2 419 "$display", "\012----- STARTING TEST: SHR (B) [Indirect Addressing] -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 423 "$display", "CHECK @ t=%0t: After MOV A, 212 -> regA = %d", $time, v0x60b7e85bfc50_0 {0 0 0};
    %load/vec4 v0x60b7e85bfc50_0;
    %cmpi/ne 212, 0, 8;
    %jmp/0xz  T_18.86, 6;
    %vpi_call 2 425 "$error", "FAIL [SHR (B)]: regA expected 212, got %d", v0x60b7e85bfc50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bff90_0, 0, 1;
T_18.86 ;
    %delay 2, 0;
    %vpi_call 2 431 "$display", "CHECK @ t=%0t: After MOV B, 240 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_18.88, 6;
    %vpi_call 2 433 "$error", "FAIL [SHR (B)]: regB expected 240, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bff90_0, 0, 1;
T_18.88 ;
    %delay 2, 0;
    %vpi_call 2 440 "$display", "CHECK @ t=%0t: After SHR (B) -> DM[240] = %d", $time, &A<v0x60b7e85b8b20, 240> {0 0 0};
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 106, 0, 8;
    %jmp/0xz  T_18.90, 6;
    %vpi_call 2 442 "$error", "FAIL [SHR (B)]: DM[240] expected 106, got %d", &A<v0x60b7e85b8b20, 240> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bff90_0, 0, 1;
T_18.90 ;
    %load/vec4 v0x60b7e85bff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.92, 8;
    %vpi_call 2 448 "$display", ">>>>> SHR (B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.93;
T_18.92 ;
    %vpi_call 2 450 "$display", ">>>>> SHR (B) TEST FAILED! <<<<< " {0 0 0};
T_18.93 ;
    %vpi_call 2 454 "$display", "\012----- STARTING TEST: INC (Dir) [Read-Modify-Write] -----" {0 0 0};
    %delay 4, 0;
    %vpi_call 2 459 "$display", "CHECK @ t=%0t: After Setup 1 -> DM[250] = %d", $time, &A<v0x60b7e85b8b20, 250> {0 0 0};
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 77, 0, 8;
    %jmp/0xz  T_18.94, 6;
    %vpi_call 2 461 "$error", "FAIL [INC (Dir)]: Setup failed, DM[250] expected 77, got %d", &A<v0x60b7e85b8b20, 250> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf840_0, 0, 1;
T_18.94 ;
    %delay 2, 0;
    %vpi_call 2 468 "$display", "CHECK @ t=%0t: After INC (250) -> DM[250] = %d", $time, &A<v0x60b7e85b8b20, 250> {0 0 0};
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 78, 0, 8;
    %jmp/0xz  T_18.96, 6;
    %vpi_call 2 470 "$error", "FAIL [INC (Dir)]: DM[250] expected 78, got %d", &A<v0x60b7e85b8b20, 250> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf840_0, 0, 1;
T_18.96 ;
    %delay 4, 0;
    %vpi_call 2 477 "$display", "CHECK @ t=%0t: After Setup 2 -> DM[251] = %d", $time, &A<v0x60b7e85b8b20, 251> {0 0 0};
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.98, 6;
    %vpi_call 2 479 "$error", "FAIL [INC (Dir)]: Setup failed, DM[251] expected 255, got %d", &A<v0x60b7e85b8b20, 251> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf840_0, 0, 1;
T_18.98 ;
    %delay 2, 0;
    %vpi_call 2 486 "$display", "CHECK @ t=%0t: After INC (251) [Overflow] -> DM[251] = %d", $time, &A<v0x60b7e85b8b20, 251> {0 0 0};
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.100, 6;
    %vpi_call 2 488 "$error", "FAIL [INC (Dir)]: DM[251] expected 0 after overflow, got %d", &A<v0x60b7e85b8b20, 251> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf840_0, 0, 1;
T_18.100 ;
    %load/vec4 v0x60b7e85bf840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.102, 8;
    %vpi_call 2 494 "$display", ">>>>> INC (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.103;
T_18.102 ;
    %vpi_call 2 496 "$display", ">>>>> INC (Dir) TEST FAILED! <<<<< " {0 0 0};
T_18.103 ;
    %vpi_call 2 500 "$display", "\012----- STARTING TEST: RST (B) [Indirect Addressing] -----" {0 0 0};
    %delay 4, 0;
    %vpi_call 2 504 "$display", "CHECK @ t=%0t: After Setup -> DM[255] = %d", $time, &A<v0x60b7e85b8b20, 255> {0 0 0};
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_18.104, 6;
    %vpi_call 2 506 "$error", "FAIL [RST (B)]: Setup failed, DM[255] expected 123, got %d", &A<v0x60b7e85b8b20, 255> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfe10_0, 0, 1;
T_18.104 ;
    %delay 2, 0;
    %vpi_call 2 512 "$display", "CHECK @ t=%0t: After MOV B, 255 -> regB = %d", $time, v0x60b7e85bfd30_0 {0 0 0};
    %load/vec4 v0x60b7e85bfd30_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_18.106, 6;
    %vpi_call 2 514 "$error", "FAIL [RST (B)]: regB expected 255, got %d", v0x60b7e85bfd30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfe10_0, 0, 1;
T_18.106 ;
    %delay 2, 0;
    %vpi_call 2 521 "$display", "CHECK @ t=%0t: After RST (B) -> DM[255] = %d", $time, &A<v0x60b7e85b8b20, 255> {0 0 0};
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_18.108, 6;
    %vpi_call 2 523 "$error", "FAIL [RST (B)]: DM[255] expected 0, got %d", &A<v0x60b7e85b8b20, 255> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bfe10_0, 0, 1;
T_18.108 ;
    %load/vec4 v0x60b7e85bfe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.110, 8;
    %vpi_call 2 529 "$display", ">>>>> RST (B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.111;
T_18.110 ;
    %vpi_call 2 531 "$display", ">>>>> RST (B) TEST FAILED! <<<<< " {0 0 0};
T_18.111 ;
    %vpi_call 2 535 "$display", "\012----- STARTING TEST: JLE - Case 2 (A == Mem[B]) -----" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 537 "$display", "CHECK @ t=%0t: After JLE program (A == Mem[B]) -> DM[100] = %d", $time, &A<v0x60b7e85b8b20, 100> {0 0 0};
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_18.112, 6;
    %vpi_call 2 539 "$error", "FAIL [JLE Case 2]: DM[100] expected 1, got %d. Jump was not taken.", &A<v0x60b7e85b8b20, 100> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf950_0, 0, 1;
T_18.112 ;
    %load/vec4 v0x60b7e85bf950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.114, 8;
    %vpi_call 2 542 "$display", ">>>>> JLE (A == Mem[B]) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.115;
T_18.114 ;
    %vpi_call 2 543 "$display", ">>>>> JLE (A == Mem[B]) TEST FAILED! <<<<< " {0 0 0};
T_18.115 ;
    %vpi_call 2 546 "$display", "\012----- STARTING TEST: FOR Loop (JGE, JMP) -----" {0 0 0};
    %delay 52, 0;
    %vpi_call 2 556 "$display", "CHECK @ t=%0t: After FOR loop, verifying memory...", $time {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.116, 6;
    %vpi_call 2 560 "$error", "FAIL [FOR Loop]: DM[3] expected 99, got %d", &A<v0x60b7e85b8b20, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
T_18.116 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.118, 6;
    %vpi_call 2 564 "$error", "FAIL [FOR Loop]: DM[2] expected 99, got %d", &A<v0x60b7e85b8b20, 2> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
T_18.118 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.120, 6;
    %vpi_call 2 568 "$error", "FAIL [FOR Loop]: DM[1] expected 99, got %d", &A<v0x60b7e85b8b20, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
T_18.120 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_18.122, 6;
    %vpi_call 2 572 "$error", "FAIL [FOR Loop]: DM[0] expected 99, got %d", &A<v0x60b7e85b8b20, 0> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
T_18.122 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60b7e85b8b20, 4;
    %cmpi/ne 255, 255, 8;
    %jmp/0xz  T_18.124, 6;
    %vpi_call 2 578 "$error", "FAIL [FOR Loop]: DM[4] should be unwritten, but has value %h.", &A<v0x60b7e85b8b20, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60b7e85bf7a0_0, 0, 1;
T_18.124 ;
    %load/vec4 v0x60b7e85bf7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.126, 8;
    %vpi_call 2 584 "$display", ">>>>> FOR Loop TEST PASSED! <<<<< " {0 0 0};
    %jmp T_18.127;
T_18.126 ;
    %vpi_call 2 586 "$display", ">>>>> FOR Loop TEST FAILED! <<<<< " {0 0 0};
T_18.127 ;
    %delay 2, 0;
    %vpi_call 2 590 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x60b7e8552d00;
T_19 ;
    %delay 1, 0;
    %load/vec4 v0x60b7e85bf700_0;
    %inv;
    %store/vec4 v0x60b7e85bf700_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "muxData.v";
    "muxMemWrite.v";
    "pc.v";
    "muxA.v";
    "muxB.v";
    "muxWB.v";
    "register.v";
    "status.v";
