// Seed: 595413344
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output tri1 id_2
);
  bit id_4, id_5;
  initial begin : LABEL_0
    id_5 <= -1'b0;
  end
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd75,
    parameter id_2 = 32'd55
) (
    input  tri1  _id_0,
    input  uwire id_1,
    input  wire  _id_2,
    output wand  id_3,
    input  tri   id_4,
    output wire  id_5
);
  parameter id_7 = 1 ? -1'b0 : ~1;
  parameter id_8 = id_7;
  wire id_9 = id_8;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5
  );
  supply0 id_10 = 1;
  logic   id_11;
  assign id_5 = -1'd0;
endmodule
