<stg><name>pqcrystals_dilithium.10</name>


<trans_list>

<trans id="215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %a_offset_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %a_offset)

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %r_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %r_coeffs_offset)

]]></Node>
<StgValue><ssdm name="r_coeffs_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i9 [ 0, %0 ], [ %add_ln739_1, %2 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln738 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln738"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln738, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="9">
<![CDATA[
:1  %zext_ln739 = zext i9 %phi_mul to i12

]]></Node>
<StgValue><ssdm name="zext_ln739"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln739 = add i12 %a_offset_read, %zext_ln739

]]></Node>
<StgValue><ssdm name="add_ln739"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln739_1 = zext i12 %add_ln739 to i64

]]></Node>
<StgValue><ssdm name="zext_ln739_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_addr_1 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln739_1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="12">
<![CDATA[
:5  %a_load = load i8* %a_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="6">
<![CDATA[
:6  %trunc_ln739 = trunc i6 %i_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln739"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %add_ln740 = add i9 1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="9">
<![CDATA[
:12  %zext_ln740 = zext i9 %add_ln740 to i12

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %add_ln740_1 = add i12 %a_offset_read, %zext_ln740

]]></Node>
<StgValue><ssdm name="add_ln740_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
:14  %zext_ln740_1 = zext i12 %add_ln740_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_addr = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln740_1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="12">
<![CDATA[
:16  %a_load_1 = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln738" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln786"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="12">
<![CDATA[
:5  %a_load = load i8* %a_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="5" op_3_bw="3">
<![CDATA[
:8  %tmp_529 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i5.i3(i3 %r_coeffs_offset_read, i5 %trunc_ln739, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln739_2 = zext i11 %tmp_529 to i64

]]></Node>
<StgValue><ssdm name="zext_ln739_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %r_coeffs_addr = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln739_2

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="12">
<![CDATA[
:16  %a_load_1 = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8">
<![CDATA[
:17  %trunc_ln741 = trunc i8 %a_load_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln741"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
:18  %tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln741, i8 %a_load)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="13">
<![CDATA[
:19  %zext_ln743 = zext i13 %tmp_s to i14

]]></Node>
<StgValue><ssdm name="zext_ln743"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %add_ln744 = add i9 2, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln744"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="9">
<![CDATA[
:27  %zext_ln744 = zext i9 %add_ln744 to i12

]]></Node>
<StgValue><ssdm name="zext_ln744"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:28  %add_ln744_1 = add i12 %a_offset_read, %zext_ln744

]]></Node>
<StgValue><ssdm name="add_ln744_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
:29  %zext_ln744_1 = zext i12 %add_ln744_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln744_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_addr_2 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln744_1

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
:31  %a_load_2 = load i8* %a_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:33  %add_ln745 = add i9 3, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln745"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="9">
<![CDATA[
:34  %zext_ln745 = zext i9 %add_ln745 to i12

]]></Node>
<StgValue><ssdm name="zext_ln745"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35  %add_ln745_1 = add i12 %a_offset_read, %zext_ln745

]]></Node>
<StgValue><ssdm name="add_ln745_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
:36  %zext_ln745_1 = zext i12 %add_ln745_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln745_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_addr_3 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln745_1

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="12">
<![CDATA[
:38  %a_load_3 = load i8* %a_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:157  %sub_ln775 = sub i14 4096, %zext_ln743

]]></Node>
<StgValue><ssdm name="sub_ln775"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
:158  %sext_ln775 = sext i14 %sub_ln775 to i32

]]></Node>
<StgValue><ssdm name="sext_ln775"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:159  store i32 %sext_ln775, i32* %r_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln775"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:7  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln739, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_1, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="3">
<![CDATA[
:21  %zext_ln743_1 = zext i3 %lshr_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln743_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %or_ln743 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln743"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:23  %tmp_530 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln743)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
:24  %zext_ln743_2 = zext i11 %tmp_530 to i64

]]></Node>
<StgValue><ssdm name="zext_ln743_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %r_coeffs_addr_1 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln743_2

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
:31  %a_load_2 = load i8* %a_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:32  %shl_ln10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="12">
<![CDATA[
:38  %a_load_3 = load i8* %a_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="8">
<![CDATA[
:39  %trunc_ln746 = trunc i8 %a_load_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:40  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %zext_ln743_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41  %or_ln746 = or i11 %tmp_2, %shl_ln10

]]></Node>
<StgValue><ssdm name="or_ln746"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
:42  %or_ln = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %trunc_ln746, i11 %or_ln746)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="13">
<![CDATA[
:43  %zext_ln746 = zext i13 %or_ln to i14

]]></Node>
<StgValue><ssdm name="zext_ln746"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:49  %add_ln749 = add i9 4, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln749"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="9">
<![CDATA[
:50  %zext_ln749 = zext i9 %add_ln749 to i12

]]></Node>
<StgValue><ssdm name="zext_ln749"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:51  %add_ln749_1 = add i12 %a_offset_read, %zext_ln749

]]></Node>
<StgValue><ssdm name="add_ln749_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
:52  %zext_ln749_1 = zext i12 %add_ln749_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln749_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %a_addr_4 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln749_1

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
:54  %a_load_4 = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:64  %add_ln753 = add i9 5, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln753"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="9">
<![CDATA[
:65  %zext_ln753 = zext i9 %add_ln753 to i12

]]></Node>
<StgValue><ssdm name="zext_ln753"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:66  %add_ln753_1 = add i12 %a_offset_read, %zext_ln753

]]></Node>
<StgValue><ssdm name="add_ln753_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
:67  %zext_ln753_1 = zext i12 %add_ln753_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln753_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %a_addr_5 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln753_1

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
:69  %a_load_5 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:160  %sub_ln776 = sub i14 4096, %zext_ln746

]]></Node>
<StgValue><ssdm name="sub_ln776"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="14">
<![CDATA[
:161  %sext_ln776 = sext i14 %sub_ln776 to i32

]]></Node>
<StgValue><ssdm name="sext_ln776"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:162  store i32 %sext_ln776, i32* %r_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln776"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %or_ln748 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln748"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:46  %tmp_531 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln748)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
:47  %zext_ln748 = zext i11 %tmp_531 to i64

]]></Node>
<StgValue><ssdm name="zext_ln748"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %r_coeffs_addr_2 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln748

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
:54  %a_load_4 = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="8">
<![CDATA[
:55  %trunc_ln750 = trunc i8 %a_load_4 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln750"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:56  %or_ln1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln750, i6 %lshr_ln3)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="13">
<![CDATA[
:57  %zext_ln750 = zext i13 %or_ln1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln750"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="12">
<![CDATA[
:69  %a_load_5 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:71  %add_ln754 = add i9 6, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln754"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="9">
<![CDATA[
:72  %zext_ln754 = zext i9 %add_ln754 to i12

]]></Node>
<StgValue><ssdm name="zext_ln754"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:73  %add_ln754_1 = add i12 %a_offset_read, %zext_ln754

]]></Node>
<StgValue><ssdm name="add_ln754_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
:74  %zext_ln754_1 = zext i12 %add_ln754_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln754_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %a_addr_6 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln754_1

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
:76  %a_load_6 = load i8* %a_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:88  %add_ln758 = add i9 7, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln758"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="9">
<![CDATA[
:89  %zext_ln758 = zext i9 %add_ln758 to i12

]]></Node>
<StgValue><ssdm name="zext_ln758"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:90  %add_ln758_1 = add i12 %a_offset_read, %zext_ln758

]]></Node>
<StgValue><ssdm name="add_ln758_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
:91  %zext_ln758_1 = zext i12 %add_ln758_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln758_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %a_addr_7 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln758_1

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="12">
<![CDATA[
:93  %a_load_7 = load i8* %a_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:163  %sub_ln777 = sub i14 4096, %zext_ln750

]]></Node>
<StgValue><ssdm name="sub_ln777"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
:164  %sext_ln777 = sext i14 %sub_ln777 to i32

]]></Node>
<StgValue><ssdm name="sext_ln777"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:165  store i32 %sext_ln777, i32* %r_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln777"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:58  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1">
<![CDATA[
:59  %zext_ln752 = zext i1 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:60  %or_ln752 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln752"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:61  %tmp_532 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln752)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="11">
<![CDATA[
:62  %zext_ln752_1 = zext i11 %tmp_532 to i64

]]></Node>
<StgValue><ssdm name="zext_ln752_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %r_coeffs_addr_3 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln752_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:70  %shl_ln11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln11"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
:76  %a_load_6 = load i8* %a_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="8">
<![CDATA[
:77  %trunc_ln755 = trunc i8 %a_load_6 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln755"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:78  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %zext_ln752)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:79  %or_ln755 = or i9 %tmp_5, %shl_ln11

]]></Node>
<StgValue><ssdm name="or_ln755"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
:80  %or_ln2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %trunc_ln755, i9 %or_ln755)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="13">
<![CDATA[
:81  %zext_ln755 = zext i13 %or_ln2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln755"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="12">
<![CDATA[
:93  %a_load_7 = load i8* %a_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:95  %add_ln759 = add i9 8, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln759"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="9">
<![CDATA[
:96  %zext_ln759 = zext i9 %add_ln759 to i12

]]></Node>
<StgValue><ssdm name="zext_ln759"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:97  %add_ln759_1 = add i12 %a_offset_read, %zext_ln759

]]></Node>
<StgValue><ssdm name="add_ln759_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
:98  %zext_ln759_1 = zext i12 %add_ln759_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln759_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %a_addr_8 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln759_1

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
:100  %a_load_8 = load i8* %a_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:111  %add_ln763 = add i9 9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln763"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="9">
<![CDATA[
:112  %zext_ln763 = zext i9 %add_ln763 to i12

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:113  %add_ln763_1 = add i12 %a_offset_read, %zext_ln763

]]></Node>
<StgValue><ssdm name="add_ln763_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
:114  %zext_ln763_1 = zext i12 %add_ln763_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln763_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %a_addr_9 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln763_1

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="12">
<![CDATA[
:116  %a_load_9 = load i8* %a_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:166  %sub_ln778 = sub i14 4096, %zext_ln755

]]></Node>
<StgValue><ssdm name="sub_ln778"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
:167  %sext_ln778 = sext i14 %sub_ln778 to i32

]]></Node>
<StgValue><ssdm name="sext_ln778"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:168  store i32 %sext_ln778, i32* %r_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln739_1 = add i9 13, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln739_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_6, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="4">
<![CDATA[
:83  %zext_ln757 = zext i4 %lshr_ln5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:84  %or_ln757 = or i8 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln757"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:85  %tmp_533 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln757)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
:86  %zext_ln757_1 = zext i11 %tmp_533 to i64

]]></Node>
<StgValue><ssdm name="zext_ln757_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %r_coeffs_addr_4 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln757_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:94  %shl_ln12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln12"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="12">
<![CDATA[
:100  %a_load_8 = load i8* %a_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8">
<![CDATA[
:101  %trunc_ln760 = trunc i8 %a_load_8 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln760"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
:102  %tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln757)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:103  %or_ln760 = or i12 %tmp_7, %shl_ln12

]]></Node>
<StgValue><ssdm name="or_ln760"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
:104  %or_ln3 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %trunc_ln760, i12 %or_ln760)

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="13">
<![CDATA[
:105  %zext_ln760 = zext i13 %or_ln3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln760"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:106  %lshr_ln6 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_8, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107  %or_ln762 = or i8 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln762"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:108  %tmp_534 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln762)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
:109  %zext_ln762 = zext i11 %tmp_534 to i64

]]></Node>
<StgValue><ssdm name="zext_ln762"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %r_coeffs_addr_5 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln762

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="12">
<![CDATA[
:116  %a_load_9 = load i8* %a_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="8">
<![CDATA[
:117  %trunc_ln764 = trunc i8 %a_load_9 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln764"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
:118  %or_ln4 = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %trunc_ln764, i7 %lshr_ln6)

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="13">
<![CDATA[
:119  %zext_ln764 = zext i13 %or_ln4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln764"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:126  %add_ln767 = add i9 10, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln767"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="9">
<![CDATA[
:127  %zext_ln767 = zext i9 %add_ln767 to i12

]]></Node>
<StgValue><ssdm name="zext_ln767"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:128  %add_ln767_1 = add i12 %a_offset_read, %zext_ln767

]]></Node>
<StgValue><ssdm name="add_ln767_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
:129  %zext_ln767_1 = zext i12 %add_ln767_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln767_1"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %a_addr_10 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln767_1

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="12">
<![CDATA[
:131  %a_load_10 = load i8* %a_addr_10, align 1

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:133  %add_ln768 = add i9 11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln768"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="9">
<![CDATA[
:134  %zext_ln768 = zext i9 %add_ln768 to i12

]]></Node>
<StgValue><ssdm name="zext_ln768"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:135  %add_ln768_1 = add i12 %a_offset_read, %zext_ln768

]]></Node>
<StgValue><ssdm name="add_ln768_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
:136  %zext_ln768_1 = zext i12 %add_ln768_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln768_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %a_addr_11 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln768_1

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="12">
<![CDATA[
:138  %a_load_11 = load i8* %a_addr_11, align 1

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:149  %add_ln772 = add i9 12, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln772"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="9">
<![CDATA[
:150  %zext_ln772 = zext i9 %add_ln772 to i12

]]></Node>
<StgValue><ssdm name="zext_ln772"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:151  %add_ln772_1 = add i12 %a_offset_read, %zext_ln772

]]></Node>
<StgValue><ssdm name="add_ln772_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:169  %sub_ln779 = sub i14 4096, %zext_ln760

]]></Node>
<StgValue><ssdm name="sub_ln779"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="14">
<![CDATA[
:170  %sext_ln779 = sext i14 %sub_ln779 to i32

]]></Node>
<StgValue><ssdm name="sext_ln779"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:171  store i32 %sext_ln779, i32* %r_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:172  %sub_ln780 = sub i14 4096, %zext_ln764

]]></Node>
<StgValue><ssdm name="sub_ln780"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="14">
<![CDATA[
:173  %sext_ln780 = sext i14 %sub_ln780 to i32

]]></Node>
<StgValue><ssdm name="sext_ln780"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:174  store i32 %sext_ln780, i32* %r_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:120  %lshr_ln7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_9, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="2">
<![CDATA[
:121  %zext_ln766 = zext i2 %lshr_ln7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln766"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122  %or_ln766 = or i8 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln766"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:123  %tmp_535 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln766)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="11">
<![CDATA[
:124  %zext_ln766_1 = zext i11 %tmp_535 to i64

]]></Node>
<StgValue><ssdm name="zext_ln766_1"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %r_coeffs_addr_6 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="12">
<![CDATA[
:131  %a_load_10 = load i8* %a_addr_10, align 1

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:132  %shl_ln13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln13"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="12">
<![CDATA[
:138  %a_load_11 = load i8* %a_addr_11, align 1

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="8">
<![CDATA[
:139  %trunc_ln769 = trunc i8 %a_load_11 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln769"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:140  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln766)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:141  %or_ln769 = or i10 %tmp_10, %shl_ln13

]]></Node>
<StgValue><ssdm name="or_ln769"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:142  %or_ln5 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %trunc_ln769, i10 %or_ln769)

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="13">
<![CDATA[
:143  %zext_ln769 = zext i13 %or_ln5 to i14

]]></Node>
<StgValue><ssdm name="zext_ln769"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:144  %lshr_ln8 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_11, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
:152  %zext_ln772_1 = zext i12 %add_ln772_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln772_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %a_addr_12 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln772_1

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="12">
<![CDATA[
:154  %a_load_12 = load i8* %a_addr_12, align 1

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:175  %sub_ln781 = sub i14 4096, %zext_ln769

]]></Node>
<StgValue><ssdm name="sub_ln781"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="14">
<![CDATA[
:176  %sext_ln781 = sext i14 %sub_ln781 to i32

]]></Node>
<StgValue><ssdm name="sext_ln781"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:177  store i32 %sext_ln781, i32* %r_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln781"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:145  %or_ln771 = or i8 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln771"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:146  %tmp_536 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln771)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="11">
<![CDATA[
:147  %zext_ln771 = zext i11 %tmp_536 to i64

]]></Node>
<StgValue><ssdm name="zext_ln771"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %r_coeffs_addr_7 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln771

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="12">
<![CDATA[
:154  %a_load_12 = load i8* %a_addr_12, align 1

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:155  %or_ln6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %a_load_12, i5 %lshr_ln8)

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="13">
<![CDATA[
:156  %zext_ln772_2 = zext i13 %or_ln6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln772_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:178  %sub_ln782 = sub i14 4096, %zext_ln772_2

]]></Node>
<StgValue><ssdm name="sub_ln782"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="14">
<![CDATA[
:179  %sext_ln782 = sext i14 %sub_ln782 to i32

]]></Node>
<StgValue><ssdm name="sext_ln782"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:180  store i32 %sext_ln782, i32* %r_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln782"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:181  br label %1

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
