// Seed: 391884236
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout uwire id_2;
  assign module_1.id_12 = 0;
  input wire id_1;
  assign id_2 = 1 | !id_2;
endprogram
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    output supply1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11
    , id_21,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wire id_17,
    output tri0 id_18,
    output wire id_19
);
  assign id_21 = id_21 ? -1 ==? id_21 : id_12;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  wire id_22;
endmodule
