{
  "design": {
    "design_info": {
      "boundary_crc": "0x65832467706ED9B4",
      "design_src": "/home/george/Projects/CameraFPGA/camera.srcs/sources_1/bd/peripherals/peripherals.bd",
      "device": "xc7z020clg484-2",
      "name": "peripherals_inst_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "axi_register_slice_0": "",
      "axi_quad_spi_badc": "",
      "axi_quad_spi_disp": "",
      "axi_gpio_0": "",
      "axi_uartlite_pmc": "",
      "axi_uartlite_esp": ""
    },
    "interface_ports": {
      "FPGA_GPIO_IN": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "FPGA_GPIO_IN_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "FPGA_GPIO_OUT": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "FPGA_GPIO_OUT_tri_o",
            "direction": "O",
            "left": "22",
            "right": "0"
          }
        }
      },
      "disp_spi": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "disp_spi_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "disp_spi_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "disp_spi_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "disp_spi_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "disp_spi_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "disp_spi_io1_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "disp_spi_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "disp_spi_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "disp_spi_sck_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "disp_spi_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "disp_spi_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "disp_spi_ss_t",
            "direction": "O"
          }
        }
      },
      "badc_spi": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "badc_spi_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "badc_spi_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "badc_spi_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "badc_spi_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "badc_spi_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "badc_spi_io1_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "badc_spi_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "badc_spi_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "badc_spi_sck_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "badc_spi_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "badc_spi_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "badc_spi_ss_t",
            "direction": "O"
          }
        }
      },
      "S00_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "address_space_ref": "S00_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S00_AXI_0_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S00_AXI_0_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S00_AXI_0_awvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S00_AXI_0_awready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "S00_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S00_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S00_AXI_0_wvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S00_AXI_0_wready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "S00_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S00_AXI_0_bvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "S00_AXI_0_bready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "S00_AXI_0_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S00_AXI_0_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S00_AXI_0_arvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S00_AXI_0_arready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "S00_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S00_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S00_AXI_0_rvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S00_AXI_0_rready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pmc_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "pmc_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "pmc_uart_txd",
            "direction": "O"
          }
        }
      },
      "esp_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "esp_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "esp_uart_txd",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ACLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI_0",
            "value_src": "strong"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN_0",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "ARESETN_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          },
          "TYPE": {
            "value": "INTERCONNECT",
            "value_src": "strong"
          }
        }
      },
      "pmc_uart_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "esp_uart_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "gpio_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "disp_spi_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "badc_spi_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "peripherals_inst_1_clk_wiz_0_0",
        "xci_path": "ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "1000.0"
          },
          "CLKIN1_UI_JITTER": {
            "value": "0.1"
          },
          "CLKIN2_JITTER_PS": {
            "value": "1000000.0"
          },
          "CLKIN2_UI_JITTER": {
            "value": "0.010"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "1704.514"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "313.282"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "1704.514"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "313.282"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "1138.038"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "155.540"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "1138.038"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "155.540"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "675.381"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "155.540"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_JITTER": {
            "value": "214.814"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "badc_spi_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "disp_spi_clk"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out3"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_out4"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_out5"
          },
          "CLK_OUT6_PORT": {
            "value": "clk_out6"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_OPTIONS": {
            "value": "UI"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "41"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "82"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "82"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.100"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "20.000"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/peripherals_inst_1_axi_interconnect_0_0/peripherals_inst_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "peripherals_inst_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S00_AXI_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S00_AXI_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S00_AXI_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S00_AXI_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S00_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S00_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S00_AXI_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S00_AXI_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S00_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S00_AXI_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S00_AXI_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S00_AXI_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S00_AXI_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S00_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S00_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S00_AXI_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S00_AXI_rready",
                "direction": "I"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M00_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M00_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M00_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M00_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M00_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M00_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M00_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M01_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M01_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M01_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M01_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M01_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M01_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M01_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M01_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M01_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M01_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M01_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M01_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M01_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M01_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M01_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M01_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M01_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M02_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M02_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M02_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M02_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M02_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M02_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M02_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M02_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M02_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M02_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M02_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M02_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M02_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M02_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M02_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M02_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M02_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M03_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M03_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M03_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M03_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M03_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M03_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M03_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M03_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M03_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M03_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M03_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M03_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M03_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M03_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M03_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M03_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M03_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M04_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M04_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M04_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M04_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M04_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M04_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M04_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M04_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M04_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M04_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M04_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M04_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M04_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M04_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M04_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M04_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M04_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "peripherals_inst_1_xbar_0",
            "xci_path": "ip/peripherals_inst_1_xbar_0/peripherals_inst_1_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_register_slice_0": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "ip_revision": "31",
        "xci_name": "peripherals_inst_1_axi_register_slice_0_0",
        "xci_path": "ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0.xci",
        "inst_hier_path": "axi_register_slice_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_quad_spi_badc": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "ip_revision": "30",
        "xci_name": "peripherals_inst_1_axi_quad_spi_badc_0",
        "xci_path": "ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xci",
        "inst_hier_path": "axi_quad_spi_badc",
        "parameters": {
          "C_BYTE_LEVEL_INTERRUPT_EN": {
            "value": "0"
          },
          "C_FIFO_DEPTH": {
            "value": "16"
          },
          "C_SCK_RATIO": {
            "value": "4"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "C_XIP_MODE": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "1"
          }
        }
      },
      "axi_quad_spi_disp": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "ip_revision": "30",
        "xci_name": "peripherals_inst_1_axi_quad_spi_disp_0",
        "xci_path": "ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xci",
        "inst_hier_path": "axi_quad_spi_disp",
        "parameters": {
          "C_BYTE_LEVEL_INTERRUPT_EN": {
            "value": "0"
          },
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SCK_RATIO": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "C_XIP_MODE": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "1"
          },
          "Master_mode": {
            "value": "1"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "peripherals_inst_1_axi_gpio_0_0",
        "xci_path": "ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "23"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_uartlite_pmc": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "35",
        "xci_name": "peripherals_inst_1_axi_uartlite_pmc_0",
        "xci_path": "ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xci",
        "inst_hier_path": "axi_uartlite_pmc",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_uartlite_esp": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "35",
        "xci_name": "peripherals_inst_1_axi_uartlite_esp_0",
        "xci_path": "ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xci",
        "inst_hier_path": "axi_uartlite_esp",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_0_1": {
        "interface_ports": [
          "S00_AXI_0",
          "axi_register_slice_0/S_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "FPGA_GPIO_OUT",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "FPGA_GPIO_IN",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_quad_spi_badc/AXI_LITE",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_quad_spi_disp/AXI_LITE",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_uartlite_pmc/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_uartlite_esp/S_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "badc_spi",
          "axi_quad_spi_badc/SPI_0"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "disp_spi",
          "axi_quad_spi_disp/SPI_0"
        ]
      },
      "axi_register_slice_0_M_AXI": {
        "interface_ports": [
          "axi_register_slice_0/M_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "pmc_uart",
          "axi_uartlite_pmc/UART"
        ]
      },
      "axi_uartlite_esp_UART": {
        "interface_ports": [
          "esp_uart",
          "axi_uartlite_esp/UART"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "ACLK_0",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_quad_spi_badc/s_axi_aclk",
          "axi_quad_spi_disp/s_axi_aclk",
          "axi_register_slice_0/aclk",
          "clk_wiz_0/clk_in1",
          "axi_uartlite_esp/s_axi_aclk",
          "axi_uartlite_pmc/s_axi_aclk",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "ARESETN_0",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_quad_spi_badc/s_axi_aresetn",
          "axi_quad_spi_disp/s_axi_aresetn",
          "axi_register_slice_0/aresetn",
          "clk_wiz_0/resetn",
          "axi_uartlite_esp/s_axi_aresetn",
          "axi_uartlite_pmc/s_axi_aresetn",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "gpio_intr"
        ]
      },
      "axi_quad_spi_badc_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_badc/ip2intc_irpt",
          "badc_spi_intr"
        ]
      },
      "axi_quad_spi_disp_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_disp/ip2intc_irpt",
          "disp_spi_intr"
        ]
      },
      "axi_uartlite_esp_interrupt": {
        "ports": [
          "axi_uartlite_esp/interrupt",
          "esp_uart_intr"
        ]
      },
      "axi_uartlite_pmc_interrupt": {
        "ports": [
          "axi_uartlite_pmc/interrupt",
          "pmc_uart_intr"
        ]
      },
      "clk_wiz_0_badc_spi_clk": {
        "ports": [
          "clk_wiz_0/badc_spi_clk",
          "axi_quad_spi_badc/ext_spi_clk"
        ]
      },
      "clk_wiz_0_disp_spi_clk": {
        "ports": [
          "clk_wiz_0/disp_spi_clk",
          "axi_quad_spi_disp/ext_spi_clk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_badc_Reg": {
                "address_block": "/axi_quad_spi_badc/AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_quad_spi_disp_Reg": {
                "address_block": "/axi_quad_spi_disp/AXI_LITE/Reg",
                "offset": "0x41E10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uartlite_esp_Reg": {
                "address_block": "/axi_uartlite_esp/S_AXI/Reg",
                "offset": "0x42C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_pmc_Reg": {
                "address_block": "/axi_uartlite_pmc/S_AXI/Reg",
                "offset": "0x42C10000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}