(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param25 = (|(+{(8'ha9)})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h28):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire24;
  wire signed [(3'h5):(1'h0)] wire22;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire signed [(4'h8):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire4;
  assign y = {wire24, wire22, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (($unsigned($signed(wire1)) ?
                     {(wire3 ?
                             wire1 : (8'ha6))} : $unsigned($signed(wire1))) < $signed({(wire2 ?
                         (8'hab) : wire2)}));
  assign wire5 = ((((wire3 ? wire2 : wire1) ? (-wire4) : $signed(wire0)) ?
                     wire0[(1'h1):(1'h0)] : $unsigned($unsigned(wire2))) ~^ wire0);
  assign wire6 = {(-$unsigned(((8'ha9) ? wire5 : wire2)))};
  assign wire7 = ($signed(($unsigned(wire5) ? wire3 : {wire6})) ?
                     $unsigned((~wire2[(1'h0):(1'h0)])) : wire2[(2'h3):(1'h1)]);
  module8 #() modinst23 (wire22, clk, wire7, wire1, wire0, wire2);
  assign wire24 = wire1[(4'ha):(4'h8)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8
#(parameter param21 = (8'ha4))
(y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire12;
  input wire [(4'hb):(1'h0)] wire11;
  input wire [(3'h7):(1'h0)] wire10;
  input wire signed [(3'h6):(1'h0)] wire9;
  wire [(3'h7):(1'h0)] wire20;
  wire signed [(3'h4):(1'h0)] wire19;
  wire signed [(3'h4):(1'h0)] wire18;
  reg [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg15 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(3'h4):(1'h0)] reg13 = (1'h0);
  assign y = {wire20,
                 wire19,
                 wire18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg13 <= ((((wire11 ? wire9 : wire11) > $unsigned(wire9)) || ((wire12 ?
              wire10 : wire9) ?
          (wire9 ?
              wire12 : wire12) : (|wire9))) | (wire10 > wire9[(1'h0):(1'h0)]));
      if ({$unsigned((+$signed(reg13)))})
        begin
          reg14 <= (&((wire9 ? (wire10 ^ (8'hab)) : (^(8'haa))) ?
              wire9 : $signed(wire11[(4'h8):(3'h7)])));
        end
      else
        begin
          reg14 <= wire10;
          reg15 <= (reg13 ?
              $signed((!reg13[(3'h4):(2'h2)])) : $unsigned(reg13));
        end
      reg16 <= (~&(wire11[(4'hb):(1'h1)] ?
          wire9[(3'h5):(1'h1)] : $unsigned($signed(wire11))));
    end
  always
    @(posedge clk) begin
      reg17 <= reg16[(1'h0):(1'h0)];
    end
  assign wire18 = wire11;
  assign wire19 = (~^(!wire12[(3'h7):(2'h2)]));
  assign wire20 = ($signed($signed(reg16[(1'h0):(1'h0)])) ?
                      reg13[(2'h2):(2'h2)] : ($unsigned((wire10 || reg13)) ?
                          reg14 : wire18[(1'h1):(1'h1)]));
endmodule