#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  1 16:28:28 2023
# Process ID: 17300
# Current directory: D:/ee332_lab/final_project/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18704 D:\ee332_lab\final_project\final_project\final_project.xpr
# Log file: D:/ee332_lab/final_project/final_project/vivado.log
# Journal file: D:/ee332_lab/final_project/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ee332_lab/final_project/final_project/final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  1 16:35:03 2023] Launched synth_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/synth_1/runme.log
[Thu Jun  1 16:35:03 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFF2A
set_property PROGRAM.FILE {D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFF2A
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/sobel.vhd] -no_script -reset -force -quiet
remove_files  D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/sobel.vhd
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci] -no_script -reset -force -quiet
remove_files  -fileset c_shift_ram_0 D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci
INFO: [Project 1-386] Moving file 'D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci' from fileset 'c_shift_ram_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
close [ open D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on_delay.vhd w ]
add_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on_delay.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on.vhd] -no_script -reset -force -quiet
remove_files  D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on.vhd
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  1 18:38:02 2023] Launched synth_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/synth_1/runme.log
[Thu Jun  1 18:38:02 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun  1 20:44:34 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk'
INFO: [Project 1-454] Reading design checkpoint 'd:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2864.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Finished Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
Parsing XDC File [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc]
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3547.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3622.336 ; gain = 1042.918
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  1 20:53:05 2023] Launched synth_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/synth_1/runme.log
[Thu Jun  1 20:53:05 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  1 20:55:52 2023] Launched synth_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/synth_1/runme.log
[Thu Jun  1 20:55:52 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3665.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 3783.125 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 3783.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3783.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_design synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  1 21:05:59 2023] Launched synth_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/synth_1/runme.log
[Thu Jun  1 21:05:59 2023] Launched impl_1...
Run output will be captured here: D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 23:09:33 2023...
