// Seed: 2543635733
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    input id_13
    , id_19,
    input logic id_14,
    output id_15
    , id_20,
    input logic id_16,
    input id_17,
    output id_18
);
  assign id_4 = id_12;
endmodule
