
---------- Begin Simulation Statistics ----------
final_tick                               1935267838956                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 583144                       # Simulator instruction rate (inst/s)
host_mem_usage                               11072840                       # Number of bytes of host memory used
host_op_rate                                  1216781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3310.43                       # Real time elapsed on the host
host_tick_rate                              584596416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1930460855                       # Number of instructions simulated
sim_ops                                    4028073304                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.935268                       # Number of seconds simulated
sim_ticks                                1935267838956                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5811615132                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5811615132                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        234154268                       # Number of branches fetched
system.cpu1.committedInsts                  930460854                       # Number of instructions committed
system.cpu1.committedOps                   2128070252                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  220273960                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        80855                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   70773162                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13498                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1185935026                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         1025                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5811615131                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5811615131                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1615266908                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          619732113                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    176912559                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             180683068                       # Number of float alu accesses
system.cpu1.num_fp_insts                    180683068                       # number of float instructions
system.cpu1.num_fp_register_reads           293721282                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          150419119                       # number of times the floating registers were written
system.cpu1.num_func_calls                   30115918                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1960181005                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1960181005                       # number of integer instructions
system.cpu1.num_int_register_reads         3740587112                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1639442765                       # number of times the integer registers were written
system.cpu1.num_load_insts                  218051132                       # Number of load instructions
system.cpu1.num_mem_refs                    288802359                       # number of memory refs
system.cpu1.num_store_insts                  70751227                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             56855594      2.67%      2.67% # Class of executed instruction
system.cpu1.op_class::IntAlu               1642153095     77.16%     79.83% # Class of executed instruction
system.cpu1.op_class::IntMult                 7823706      0.37%     80.20% # Class of executed instruction
system.cpu1.op_class::IntDiv                   682450      0.03%     80.23% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1368034      0.06%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                11046582      0.52%     80.82% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.82% # Class of executed instruction
system.cpu1.op_class::SimdAlu                54788089      2.57%     83.39% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    6242      0.00%     83.39% # Class of executed instruction
system.cpu1.op_class::SimdCvt                32708180      1.54%     84.93% # Class of executed instruction
system.cpu1.op_class::SimdMisc               22400337      1.05%     85.98% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.98% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.98% # Class of executed instruction
system.cpu1.op_class::SimdShift               7881589      0.37%     86.35% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     86.35% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     86.35% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     86.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             731444      0.03%     86.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     86.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 50      0.00%     86.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             346613      0.02%     86.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                308      0.00%     86.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     86.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            600946      0.03%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                18      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.43% # Class of executed instruction
system.cpu1.op_class::MemRead               178285612      8.38%     94.81% # Class of executed instruction
system.cpu1.op_class::MemWrite               62547748      2.94%     97.75% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           39765520      1.87%     99.61% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8203479      0.39%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2128195636                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 2337                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7795215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15853443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     94432582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3031                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    188866105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3031                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7266214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       796239                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6998976                       # Transaction distribution
system.membus.trans_dist::ReadExReq            792014                       # Transaction distribution
system.membus.trans_dist::ReadExResp           792014                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7266214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23911671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23911671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23911671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    566685888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    566685888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               566685888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8058228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8058228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8058228                       # Request fanout histogram
system.membus.reqLayer4.occupancy         26163456422                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43106113844                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38129166                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38129166                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38129166                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38129166                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84170.344371                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84170.344371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84170.344371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84170.344371                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37827468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37827468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37827468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37827468                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83504.344371                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83504.344371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83504.344371                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83504.344371                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38129166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38129166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84170.344371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84170.344371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37827468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37827468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83504.344371                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83504.344371                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.502113                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.502113                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801762                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801762                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 678162493665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 678162493665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 678162493665                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 678162493665                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 54239.890796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54239.890796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 54239.890796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54239.890796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2109                       # number of writebacks
system.cpu0.dcache.writebacks::total             2109                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 669835481679                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 669835481679                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 669835481679                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 669835481679                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53573.890796                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53573.890796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53573.890796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53573.890796                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 678119206995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 678119206995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 54241.109661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54241.109661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 669792913623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 669792913623                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 53575.109661                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53575.109661                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     43286670                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     43286670                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40117.395737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40117.395737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     42568056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     42568056                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39451.395737                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39451.395737                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1185918780                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1185918780                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1185918780                       # number of overall hits
system.cpu1.icache.overall_hits::total     1185918780                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16246                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16246                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16246                       # number of overall misses
system.cpu1.icache.overall_misses::total        16246                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1033505460                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1033505460                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1033505460                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1033505460                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1185935026                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1185935026                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1185935026                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1185935026                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63615.995322                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63615.995322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63615.995322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63615.995322                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15734                       # number of writebacks
system.cpu1.icache.writebacks::total            15734                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16246                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16246                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16246                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1022685624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1022685624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1022685624                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1022685624                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62949.995322                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62949.995322                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62949.995322                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62949.995322                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15734                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1185918780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1185918780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1033505460                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1033505460                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1185935026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1185935026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63615.995322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63615.995322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16246                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1022685624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1022685624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62949.995322                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62949.995322                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.985740                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1185935026                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16246                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         72998.585867                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.985740                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9487496454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9487496454                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    208976591                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       208976591                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    209007783                       # number of overall hits
system.cpu1.dcache.overall_hits::total      209007783                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81882455                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81882455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81913955                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81913955                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1011866115339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1011866115339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1011866115339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1011866115339                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    290859046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    290859046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    290921738                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    290921738                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.281519                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.281519                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.281567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.281567                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12357.544914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12357.544914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12352.792822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12352.792822                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     21058824                       # number of writebacks
system.cpu1.dcache.writebacks::total         21058824                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     81882455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     81882455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     81913803                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     81913803                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 957332400309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 957332400309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 960022557126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 960022557126                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.281519                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.281519                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.281566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.281566                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11691.544914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11691.544914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11719.911931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11719.911931                       # average overall mshr miss latency
system.cpu1.dcache.replacements              81913795                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    144790766                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      144790766                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     75420502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     75420502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 874331125668                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 874331125668                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    220211268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    220211268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.342492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.342492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11592.751341                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11592.751341                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     75420502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     75420502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 824101071336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 824101071336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.342492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.342492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10926.751341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10926.751341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     64185825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      64185825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6461953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6461953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 137534989671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 137534989671                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     70647778                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     70647778                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.091467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.091467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 21283.811515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21283.811515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      6461953                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      6461953                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 133231328973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 133231328973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.091467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.091467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 20617.811515                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20617.811515                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        31192                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        31192                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data        31500                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        31500                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        62692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        62692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.502456                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.502456                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data        31348                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        31348                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data   2690156817                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2690156817                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 85815.899483                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 85815.899483                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          290921586                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         81913803                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.551558                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2409287707                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2409287707                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             5480735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            80889486                       # number of demand (read+write) hits
system.l2.demand_hits::total                 86375295                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            5480735                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5074                       # number of overall hits
system.l2.overall_hits::.cpu1.data           80889486                       # number of overall hits
system.l2.overall_hits::total                86375295                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7022286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1024317                       # number of demand (read+write) misses
system.l2.demand_misses::total                8058228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7022286                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11172                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1024317                       # number of overall misses
system.l2.overall_misses::total               8058228                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37367595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 604310298120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    957268773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  89025491394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     694330425882                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37367595                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 604310298120                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    957268773                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  89025491394                       # number of overall miss cycles
system.l2.overall_miss_latency::total    694330425882                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        81913803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             94433523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       81913803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            94433523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.561647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.687677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.012505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.561647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.687677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.012505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085332                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82489.172185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86056.064666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85684.637755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86912.051049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86164.157416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82489.172185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86056.064666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85684.637755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86912.051049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86164.157416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              796239                       # number of writebacks
system.l2.writebacks::total                    796239                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7022286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1024317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8058228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7022286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1024317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8058228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34276402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 556375945005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    881020643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82033590138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 639324832188                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34276402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 556375945005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    881020643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82033590138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 639324832188                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.561647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.687677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.012505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.561647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.687677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.012505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085332                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75665.346578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79230.032073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78859.706677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80086.135579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79338.141362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75665.346578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79230.032073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78859.706677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80086.135579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79338.141362                       # average overall mshr miss latency
system.l2.replacements                        7797882                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21060933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21060933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21060933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21060933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15774                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15774                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15774                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15774                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          5670351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5671018                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         791602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              792014                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     34461171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  69202037025                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69236498196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      6461953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6463032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.381835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.122502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83643.618932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87420.240253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87418.275682                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       791602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         792014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     31648407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  63798715323                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63830363730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.381835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.122502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76816.521845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80594.434227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80592.468984                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          5074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37367595                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    957268773                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    994636368                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.687677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82489.172185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85684.637755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85560.117677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34276402                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    881020643                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    915297045                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.687677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75665.346578                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78859.706677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78735.229677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5480068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     75219135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80699203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7021874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       232715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7254589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 604275836949                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19823454369                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 624099291318                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     75451850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      87953792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.561663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.003084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86056.206213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85183.397585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86028.207982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7021874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       232715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7254589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 556344296598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18234874815                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 574579171413                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.561663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.003084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79230.173683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78357.109834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79202.167264                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259764.978824                       # Cycle average of tags in use
system.l2.tags.total_refs                   188865741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8060026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.432398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.948275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.148151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    233542.899414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      312.693149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    25841.289834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.509083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.056330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.566243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       230954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5296310966                       # Number of tag accesses
system.l2.tags.data_accesses               5296310966                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                7797882                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     449426304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        715008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65556288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          515726592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       715008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        744000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50959296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50959296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7022286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1024317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8058228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       796239                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             796239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        232229511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           369462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33874530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             266488484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       369462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           384443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26331909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26331909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26331909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       232229511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          369462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33874530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292820392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    796233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7022282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1023099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007960847534                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44937                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44937                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17389278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             751932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8058228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     796239                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8058228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   796239                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            251466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            251557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            252020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            252273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            251553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            252163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            251927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            252325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           251431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           252700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           251478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           251712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           251291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           251832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           251818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           251598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           251667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           251549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           251506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           251707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           251337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           252338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           251722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           251516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           251871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           251448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           252029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           251917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           251629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            24901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            24937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            24882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            24863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            24912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            24877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            24885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            24875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            24899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            24891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            24873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            24868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            24881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            24860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            24832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            24822                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172731038400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26845943992                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313664187352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21438.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38930.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8058228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               796239                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7714767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  335726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  37564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  38397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  44791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  45071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  45019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  45073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  45025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  45053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  45130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  45045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  45050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  45022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  45245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  44938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  44937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  44937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  44937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  44937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8853179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      8853179    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8853179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.283018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.005235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1273.458566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        44936    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44937                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.717538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.701435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6631     14.76%     14.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              433      0.96%     15.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36879     82.07%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              987      2.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44937                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              515648384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   78208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50955072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               515726592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50959296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       266.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    266.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1935267595533                       # Total gap between requests
system.mem_ctrls.avgGap                     218563.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    449426048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       715008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     65478336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50955072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14980.872113102458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 232229378.772938966751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 369462.038074129494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 33834250.061905100942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26329726.032903142273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7022286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1024317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       796239                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15921430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 272777284726                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    428027718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40442953478                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 105596656756122                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35146.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38844.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38312.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39482.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 132619297.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         6901083981.787016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         12183067490.914448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11046995529.566561                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       939041113.247353                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167992007119.820221                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101760675179.721664                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     561420398409.353027                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       862243268824.381470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        445.542085                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1660625592373                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  86996700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 187645546583                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         6904350874.507149                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         12188834813.062292                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11052585564.657667                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       939175579.439358                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167992007119.820221                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101789884107.476013                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     561400233870.392212                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       862267071929.345215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        445.554385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1660544196141                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  86996700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 187726942815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935267838956                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          87970491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21857172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        80357518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6463032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6463032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16699                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     87953792                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    245741401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             283299628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2046720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6590248128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7392654720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7797882                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50959296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102231405                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005445                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102228374    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3031      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102231405                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76929499827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       81832070801                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16231746                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12523805627                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
