/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:35 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_tfec_intr2.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:14p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_TFEC_INTR2_H__
#define BCHP_TFEC_INTR2_H__

/***************************************************************************
 *TFEC_INTR2 - TFEC L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_TFEC_INTR2_CPU_STATUS               0x01130080 /* CPU interrupt Status Register */
#define BCHP_TFEC_INTR2_CPU_SET                  0x01130084 /* CPU interrupt Set Register */
#define BCHP_TFEC_INTR2_CPU_CLEAR                0x01130088 /* CPU interrupt Clear Register */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS          0x0113008c /* CPU interrupt Mask Status Register */
#define BCHP_TFEC_INTR2_CPU_MASK_SET             0x01130090 /* CPU interrupt Mask Set Register */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR           0x01130094 /* CPU interrupt Mask Clear Register */
#define BCHP_TFEC_INTR2_PCI_STATUS               0x01130098 /* PCI interrupt Status Register */
#define BCHP_TFEC_INTR2_PCI_SET                  0x0113009c /* PCI interrupt Set Register */
#define BCHP_TFEC_INTR2_PCI_CLEAR                0x011300a0 /* PCI interrupt Clear Register */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS          0x011300a4 /* PCI interrupt Mask Status Register */
#define BCHP_TFEC_INTR2_PCI_MASK_SET             0x011300a8 /* PCI interrupt Mask Set Register */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR           0x011300ac /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_TFEC_INTR2_CPU_STATUS_reserved0_SHIFT                 8

/* TFEC_INTR2 :: CPU_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TCO_INTR_MASK                   0x00000080
#define BCHP_TFEC_INTR2_CPU_STATUS_TCO_INTR_SHIFT                  7

/* TFEC_INTR2 :: CPU_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TNO_INTR_MASK                   0x00000040
#define BCHP_TFEC_INTR2_CPU_STATUS_TNO_INTR_SHIFT                  6

/* TFEC_INTR2 :: CPU_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TBO_INTR_MASK                   0x00000020
#define BCHP_TFEC_INTR2_CPU_STATUS_TBO_INTR_SHIFT                  5

/* TFEC_INTR2 :: CPU_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TROL_INTR_MASK                  0x00000010
#define BCHP_TFEC_INTR2_CPU_STATUS_TROL_INTR_SHIFT                 4

/* TFEC_INTR2 :: CPU_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TRIL_INTR_MASK                  0x00000008
#define BCHP_TFEC_INTR2_CPU_STATUS_TRIL_INTR_SHIFT                 3

/* TFEC_INTR2 :: CPU_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_STATUS_OSO_INTR_MASK                   0x00000004
#define BCHP_TFEC_INTR2_CPU_STATUS_OSO_INTR_SHIFT                  2

/* TFEC_INTR2 :: CPU_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TOL_INTR_MASK                   0x00000002
#define BCHP_TFEC_INTR2_CPU_STATUS_TOL_INTR_SHIFT                  1

/* TFEC_INTR2 :: CPU_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_STATUS_TIL_INTR_MASK                   0x00000001
#define BCHP_TFEC_INTR2_CPU_STATUS_TIL_INTR_SHIFT                  0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_SET_reserved0_MASK                     0xffffff00
#define BCHP_TFEC_INTR2_CPU_SET_reserved0_SHIFT                    8

/* TFEC_INTR2 :: CPU_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_SET_TCO_INTR_MASK                      0x00000080
#define BCHP_TFEC_INTR2_CPU_SET_TCO_INTR_SHIFT                     7

/* TFEC_INTR2 :: CPU_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_SET_TNO_INTR_MASK                      0x00000040
#define BCHP_TFEC_INTR2_CPU_SET_TNO_INTR_SHIFT                     6

/* TFEC_INTR2 :: CPU_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_SET_TBO_INTR_MASK                      0x00000020
#define BCHP_TFEC_INTR2_CPU_SET_TBO_INTR_SHIFT                     5

/* TFEC_INTR2 :: CPU_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_SET_TROL_INTR_MASK                     0x00000010
#define BCHP_TFEC_INTR2_CPU_SET_TROL_INTR_SHIFT                    4

/* TFEC_INTR2 :: CPU_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_SET_TRIL_INTR_MASK                     0x00000008
#define BCHP_TFEC_INTR2_CPU_SET_TRIL_INTR_SHIFT                    3

/* TFEC_INTR2 :: CPU_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_SET_OSO_INTR_MASK                      0x00000004
#define BCHP_TFEC_INTR2_CPU_SET_OSO_INTR_SHIFT                     2

/* TFEC_INTR2 :: CPU_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_SET_TOL_INTR_MASK                      0x00000002
#define BCHP_TFEC_INTR2_CPU_SET_TOL_INTR_SHIFT                     1

/* TFEC_INTR2 :: CPU_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_SET_TIL_INTR_MASK                      0x00000001
#define BCHP_TFEC_INTR2_CPU_SET_TIL_INTR_SHIFT                     0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_reserved0_MASK                   0xffffff00
#define BCHP_TFEC_INTR2_CPU_CLEAR_reserved0_SHIFT                  8

/* TFEC_INTR2 :: CPU_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TCO_INTR_MASK                    0x00000080
#define BCHP_TFEC_INTR2_CPU_CLEAR_TCO_INTR_SHIFT                   7

/* TFEC_INTR2 :: CPU_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TNO_INTR_MASK                    0x00000040
#define BCHP_TFEC_INTR2_CPU_CLEAR_TNO_INTR_SHIFT                   6

/* TFEC_INTR2 :: CPU_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TBO_INTR_MASK                    0x00000020
#define BCHP_TFEC_INTR2_CPU_CLEAR_TBO_INTR_SHIFT                   5

/* TFEC_INTR2 :: CPU_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TROL_INTR_MASK                   0x00000010
#define BCHP_TFEC_INTR2_CPU_CLEAR_TROL_INTR_SHIFT                  4

/* TFEC_INTR2 :: CPU_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TRIL_INTR_MASK                   0x00000008
#define BCHP_TFEC_INTR2_CPU_CLEAR_TRIL_INTR_SHIFT                  3

/* TFEC_INTR2 :: CPU_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_OSO_INTR_MASK                    0x00000004
#define BCHP_TFEC_INTR2_CPU_CLEAR_OSO_INTR_SHIFT                   2

/* TFEC_INTR2 :: CPU_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TOL_INTR_MASK                    0x00000002
#define BCHP_TFEC_INTR2_CPU_CLEAR_TOL_INTR_SHIFT                   1

/* TFEC_INTR2 :: CPU_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_CLEAR_TIL_INTR_MASK                    0x00000001
#define BCHP_TFEC_INTR2_CPU_CLEAR_TIL_INTR_SHIFT                   0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffffff00
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            8

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TCO_INTR_MASK              0x00000080
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TCO_INTR_SHIFT             7

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TNO_INTR_MASK              0x00000040
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TNO_INTR_SHIFT             6

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TBO_INTR_MASK              0x00000020
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TBO_INTR_SHIFT             5

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TROL_INTR_MASK             0x00000010
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TROL_INTR_SHIFT            4

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TRIL_INTR_MASK             0x00000008
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TRIL_INTR_SHIFT            3

/* TFEC_INTR2 :: CPU_MASK_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_OSO_INTR_MASK              0x00000004
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_OSO_INTR_SHIFT             2

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TOL_INTR_MASK              0x00000002
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TOL_INTR_SHIFT             1

/* TFEC_INTR2 :: CPU_MASK_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TIL_INTR_MASK              0x00000001
#define BCHP_TFEC_INTR2_CPU_MASK_STATUS_TIL_INTR_SHIFT             0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_reserved0_MASK                0xffffff00
#define BCHP_TFEC_INTR2_CPU_MASK_SET_reserved0_SHIFT               8

/* TFEC_INTR2 :: CPU_MASK_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TCO_INTR_MASK                 0x00000080
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TCO_INTR_SHIFT                7

/* TFEC_INTR2 :: CPU_MASK_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TNO_INTR_MASK                 0x00000040
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TNO_INTR_SHIFT                6

/* TFEC_INTR2 :: CPU_MASK_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TBO_INTR_MASK                 0x00000020
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TBO_INTR_SHIFT                5

/* TFEC_INTR2 :: CPU_MASK_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TROL_INTR_MASK                0x00000010
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TROL_INTR_SHIFT               4

/* TFEC_INTR2 :: CPU_MASK_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TRIL_INTR_MASK                0x00000008
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TRIL_INTR_SHIFT               3

/* TFEC_INTR2 :: CPU_MASK_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_OSO_INTR_MASK                 0x00000004
#define BCHP_TFEC_INTR2_CPU_MASK_SET_OSO_INTR_SHIFT                2

/* TFEC_INTR2 :: CPU_MASK_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TOL_INTR_MASK                 0x00000002
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TOL_INTR_SHIFT                1

/* TFEC_INTR2 :: CPU_MASK_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TIL_INTR_MASK                 0x00000001
#define BCHP_TFEC_INTR2_CPU_MASK_SET_TIL_INTR_SHIFT                0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* TFEC_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffffff00
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             8

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TCO_INTR_MASK               0x00000080
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TCO_INTR_SHIFT              7

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TNO_INTR_MASK               0x00000040
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TNO_INTR_SHIFT              6

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TBO_INTR_MASK               0x00000020
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TBO_INTR_SHIFT              5

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TROL_INTR_MASK              0x00000010
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TROL_INTR_SHIFT             4

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TRIL_INTR_MASK              0x00000008
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TRIL_INTR_SHIFT             3

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_OSO_INTR_MASK               0x00000004
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_OSO_INTR_SHIFT              2

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TOL_INTR_MASK               0x00000002
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TOL_INTR_SHIFT              1

/* TFEC_INTR2 :: CPU_MASK_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TIL_INTR_MASK               0x00000001
#define BCHP_TFEC_INTR2_CPU_MASK_CLEAR_TIL_INTR_SHIFT              0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_TFEC_INTR2_PCI_STATUS_reserved0_SHIFT                 8

/* TFEC_INTR2 :: PCI_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TCO_INTR_MASK                   0x00000080
#define BCHP_TFEC_INTR2_PCI_STATUS_TCO_INTR_SHIFT                  7

/* TFEC_INTR2 :: PCI_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TNO_INTR_MASK                   0x00000040
#define BCHP_TFEC_INTR2_PCI_STATUS_TNO_INTR_SHIFT                  6

/* TFEC_INTR2 :: PCI_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TBO_INTR_MASK                   0x00000020
#define BCHP_TFEC_INTR2_PCI_STATUS_TBO_INTR_SHIFT                  5

/* TFEC_INTR2 :: PCI_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TROL_INTR_MASK                  0x00000010
#define BCHP_TFEC_INTR2_PCI_STATUS_TROL_INTR_SHIFT                 4

/* TFEC_INTR2 :: PCI_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TRIL_INTR_MASK                  0x00000008
#define BCHP_TFEC_INTR2_PCI_STATUS_TRIL_INTR_SHIFT                 3

/* TFEC_INTR2 :: PCI_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_STATUS_OSO_INTR_MASK                   0x00000004
#define BCHP_TFEC_INTR2_PCI_STATUS_OSO_INTR_SHIFT                  2

/* TFEC_INTR2 :: PCI_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TOL_INTR_MASK                   0x00000002
#define BCHP_TFEC_INTR2_PCI_STATUS_TOL_INTR_SHIFT                  1

/* TFEC_INTR2 :: PCI_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_STATUS_TIL_INTR_MASK                   0x00000001
#define BCHP_TFEC_INTR2_PCI_STATUS_TIL_INTR_SHIFT                  0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_SET_reserved0_MASK                     0xffffff00
#define BCHP_TFEC_INTR2_PCI_SET_reserved0_SHIFT                    8

/* TFEC_INTR2 :: PCI_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_SET_TCO_INTR_MASK                      0x00000080
#define BCHP_TFEC_INTR2_PCI_SET_TCO_INTR_SHIFT                     7

/* TFEC_INTR2 :: PCI_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_SET_TNO_INTR_MASK                      0x00000040
#define BCHP_TFEC_INTR2_PCI_SET_TNO_INTR_SHIFT                     6

/* TFEC_INTR2 :: PCI_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_SET_TBO_INTR_MASK                      0x00000020
#define BCHP_TFEC_INTR2_PCI_SET_TBO_INTR_SHIFT                     5

/* TFEC_INTR2 :: PCI_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_SET_TROL_INTR_MASK                     0x00000010
#define BCHP_TFEC_INTR2_PCI_SET_TROL_INTR_SHIFT                    4

/* TFEC_INTR2 :: PCI_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_SET_TRIL_INTR_MASK                     0x00000008
#define BCHP_TFEC_INTR2_PCI_SET_TRIL_INTR_SHIFT                    3

/* TFEC_INTR2 :: PCI_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_SET_OSO_INTR_MASK                      0x00000004
#define BCHP_TFEC_INTR2_PCI_SET_OSO_INTR_SHIFT                     2

/* TFEC_INTR2 :: PCI_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_SET_TOL_INTR_MASK                      0x00000002
#define BCHP_TFEC_INTR2_PCI_SET_TOL_INTR_SHIFT                     1

/* TFEC_INTR2 :: PCI_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_SET_TIL_INTR_MASK                      0x00000001
#define BCHP_TFEC_INTR2_PCI_SET_TIL_INTR_SHIFT                     0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_reserved0_MASK                   0xffffff00
#define BCHP_TFEC_INTR2_PCI_CLEAR_reserved0_SHIFT                  8

/* TFEC_INTR2 :: PCI_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TCO_INTR_MASK                    0x00000080
#define BCHP_TFEC_INTR2_PCI_CLEAR_TCO_INTR_SHIFT                   7

/* TFEC_INTR2 :: PCI_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TNO_INTR_MASK                    0x00000040
#define BCHP_TFEC_INTR2_PCI_CLEAR_TNO_INTR_SHIFT                   6

/* TFEC_INTR2 :: PCI_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TBO_INTR_MASK                    0x00000020
#define BCHP_TFEC_INTR2_PCI_CLEAR_TBO_INTR_SHIFT                   5

/* TFEC_INTR2 :: PCI_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TROL_INTR_MASK                   0x00000010
#define BCHP_TFEC_INTR2_PCI_CLEAR_TROL_INTR_SHIFT                  4

/* TFEC_INTR2 :: PCI_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TRIL_INTR_MASK                   0x00000008
#define BCHP_TFEC_INTR2_PCI_CLEAR_TRIL_INTR_SHIFT                  3

/* TFEC_INTR2 :: PCI_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_OSO_INTR_MASK                    0x00000004
#define BCHP_TFEC_INTR2_PCI_CLEAR_OSO_INTR_SHIFT                   2

/* TFEC_INTR2 :: PCI_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TOL_INTR_MASK                    0x00000002
#define BCHP_TFEC_INTR2_PCI_CLEAR_TOL_INTR_SHIFT                   1

/* TFEC_INTR2 :: PCI_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_CLEAR_TIL_INTR_MASK                    0x00000001
#define BCHP_TFEC_INTR2_PCI_CLEAR_TIL_INTR_SHIFT                   0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffffff00
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            8

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TCO_INTR_MASK              0x00000080
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TCO_INTR_SHIFT             7

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TNO_INTR_MASK              0x00000040
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TNO_INTR_SHIFT             6

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TBO_INTR_MASK              0x00000020
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TBO_INTR_SHIFT             5

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TROL_INTR_MASK             0x00000010
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TROL_INTR_SHIFT            4

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TRIL_INTR_MASK             0x00000008
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TRIL_INTR_SHIFT            3

/* TFEC_INTR2 :: PCI_MASK_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_OSO_INTR_MASK              0x00000004
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_OSO_INTR_SHIFT             2

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TOL_INTR_MASK              0x00000002
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TOL_INTR_SHIFT             1

/* TFEC_INTR2 :: PCI_MASK_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TIL_INTR_MASK              0x00000001
#define BCHP_TFEC_INTR2_PCI_MASK_STATUS_TIL_INTR_SHIFT             0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_MASK_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_reserved0_MASK                0xffffff00
#define BCHP_TFEC_INTR2_PCI_MASK_SET_reserved0_SHIFT               8

/* TFEC_INTR2 :: PCI_MASK_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TCO_INTR_MASK                 0x00000080
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TCO_INTR_SHIFT                7

/* TFEC_INTR2 :: PCI_MASK_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TNO_INTR_MASK                 0x00000040
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TNO_INTR_SHIFT                6

/* TFEC_INTR2 :: PCI_MASK_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TBO_INTR_MASK                 0x00000020
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TBO_INTR_SHIFT                5

/* TFEC_INTR2 :: PCI_MASK_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TROL_INTR_MASK                0x00000010
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TROL_INTR_SHIFT               4

/* TFEC_INTR2 :: PCI_MASK_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TRIL_INTR_MASK                0x00000008
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TRIL_INTR_SHIFT               3

/* TFEC_INTR2 :: PCI_MASK_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_OSO_INTR_MASK                 0x00000004
#define BCHP_TFEC_INTR2_PCI_MASK_SET_OSO_INTR_SHIFT                2

/* TFEC_INTR2 :: PCI_MASK_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TOL_INTR_MASK                 0x00000002
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TOL_INTR_SHIFT                1

/* TFEC_INTR2 :: PCI_MASK_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TIL_INTR_MASK                 0x00000001
#define BCHP_TFEC_INTR2_PCI_MASK_SET_TIL_INTR_SHIFT                0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* TFEC_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffffff00
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             8

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TCO_INTR_MASK               0x00000080
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TCO_INTR_SHIFT              7

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TNO_INTR_MASK               0x00000040
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TNO_INTR_SHIFT              6

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TBO_INTR_MASK               0x00000020
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TBO_INTR_SHIFT              5

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TROL_INTR_MASK              0x00000010
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TROL_INTR_SHIFT             4

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TRIL_INTR_MASK              0x00000008
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TRIL_INTR_SHIFT             3

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_OSO_INTR_MASK               0x00000004
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_OSO_INTR_SHIFT              2

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TOL_INTR_MASK               0x00000002
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TOL_INTR_SHIFT              1

/* TFEC_INTR2 :: PCI_MASK_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TIL_INTR_MASK               0x00000001
#define BCHP_TFEC_INTR2_PCI_MASK_CLEAR_TIL_INTR_SHIFT              0

#endif /* #ifndef BCHP_TFEC_INTR2_H__ */

/* End of File */
