
SeniorDesignMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  080070f8  080070f8  000170f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800747c  0800747c  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  0800747c  0800747c  0001747c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007484  08007484  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007484  08007484  00017484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007488  08007488  00017488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  0800748c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000244  080076d0  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  080076d0  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d15  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022ff  00000000  00000000  00031f89  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f98  00000000  00000000  00034288  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e80  00000000  00000000  00035220  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029285  00000000  00000000  000360a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c457  00000000  00000000  0005f325  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ffd68  00000000  00000000  0006b77c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016b4e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eec  00000000  00000000  0016b560  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         00000024  00000000  00000000  0017044c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  00170470  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000244 	.word	0x20000244
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070e0 	.word	0x080070e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000248 	.word	0x20000248
 80001cc:	080070e0 	.word	0x080070e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9bd 	b.w	800063c <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b972 	b.w	800063c <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9e08      	ldr	r6, [sp, #32]
 8000376:	4604      	mov	r4, r0
 8000378:	4688      	mov	r8, r1
 800037a:	2b00      	cmp	r3, #0
 800037c:	d14b      	bne.n	8000416 <__udivmoddi4+0xa6>
 800037e:	428a      	cmp	r2, r1
 8000380:	4615      	mov	r5, r2
 8000382:	d967      	bls.n	8000454 <__udivmoddi4+0xe4>
 8000384:	fab2 f282 	clz	r2, r2
 8000388:	b14a      	cbz	r2, 800039e <__udivmoddi4+0x2e>
 800038a:	f1c2 0720 	rsb	r7, r2, #32
 800038e:	fa01 f302 	lsl.w	r3, r1, r2
 8000392:	fa20 f707 	lsr.w	r7, r0, r7
 8000396:	4095      	lsls	r5, r2
 8000398:	ea47 0803 	orr.w	r8, r7, r3
 800039c:	4094      	lsls	r4, r2
 800039e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003a8:	fa1f fc85 	uxth.w	ip, r5
 80003ac:	fb0e 8817 	mls	r8, lr, r7, r8
 80003b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003b4:	fb07 f10c 	mul.w	r1, r7, ip
 80003b8:	4299      	cmp	r1, r3
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x60>
 80003bc:	18eb      	adds	r3, r5, r3
 80003be:	f107 30ff 	add.w	r0, r7, #4294967295
 80003c2:	f080 811b 	bcs.w	80005fc <__udivmoddi4+0x28c>
 80003c6:	4299      	cmp	r1, r3
 80003c8:	f240 8118 	bls.w	80005fc <__udivmoddi4+0x28c>
 80003cc:	3f02      	subs	r7, #2
 80003ce:	442b      	add	r3, r5
 80003d0:	1a5b      	subs	r3, r3, r1
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003e0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x8c>
 80003e8:	192c      	adds	r4, r5, r4
 80003ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ee:	f080 8107 	bcs.w	8000600 <__udivmoddi4+0x290>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	f240 8104 	bls.w	8000600 <__udivmoddi4+0x290>
 80003f8:	3802      	subs	r0, #2
 80003fa:	442c      	add	r4, r5
 80003fc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000400:	eba4 040c 	sub.w	r4, r4, ip
 8000404:	2700      	movs	r7, #0
 8000406:	b11e      	cbz	r6, 8000410 <__udivmoddi4+0xa0>
 8000408:	40d4      	lsrs	r4, r2
 800040a:	2300      	movs	r3, #0
 800040c:	e9c6 4300 	strd	r4, r3, [r6]
 8000410:	4639      	mov	r1, r7
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	428b      	cmp	r3, r1
 8000418:	d909      	bls.n	800042e <__udivmoddi4+0xbe>
 800041a:	2e00      	cmp	r6, #0
 800041c:	f000 80eb 	beq.w	80005f6 <__udivmoddi4+0x286>
 8000420:	2700      	movs	r7, #0
 8000422:	e9c6 0100 	strd	r0, r1, [r6]
 8000426:	4638      	mov	r0, r7
 8000428:	4639      	mov	r1, r7
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	fab3 f783 	clz	r7, r3
 8000432:	2f00      	cmp	r7, #0
 8000434:	d147      	bne.n	80004c6 <__udivmoddi4+0x156>
 8000436:	428b      	cmp	r3, r1
 8000438:	d302      	bcc.n	8000440 <__udivmoddi4+0xd0>
 800043a:	4282      	cmp	r2, r0
 800043c:	f200 80fa 	bhi.w	8000634 <__udivmoddi4+0x2c4>
 8000440:	1a84      	subs	r4, r0, r2
 8000442:	eb61 0303 	sbc.w	r3, r1, r3
 8000446:	2001      	movs	r0, #1
 8000448:	4698      	mov	r8, r3
 800044a:	2e00      	cmp	r6, #0
 800044c:	d0e0      	beq.n	8000410 <__udivmoddi4+0xa0>
 800044e:	e9c6 4800 	strd	r4, r8, [r6]
 8000452:	e7dd      	b.n	8000410 <__udivmoddi4+0xa0>
 8000454:	b902      	cbnz	r2, 8000458 <__udivmoddi4+0xe8>
 8000456:	deff      	udf	#255	; 0xff
 8000458:	fab2 f282 	clz	r2, r2
 800045c:	2a00      	cmp	r2, #0
 800045e:	f040 808f 	bne.w	8000580 <__udivmoddi4+0x210>
 8000462:	1b49      	subs	r1, r1, r5
 8000464:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000468:	fa1f f885 	uxth.w	r8, r5
 800046c:	2701      	movs	r7, #1
 800046e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000472:	0c23      	lsrs	r3, r4, #16
 8000474:	fb0e 111c 	mls	r1, lr, ip, r1
 8000478:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047c:	fb08 f10c 	mul.w	r1, r8, ip
 8000480:	4299      	cmp	r1, r3
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x124>
 8000484:	18eb      	adds	r3, r5, r3
 8000486:	f10c 30ff 	add.w	r0, ip, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0x122>
 800048c:	4299      	cmp	r1, r3
 800048e:	f200 80cd 	bhi.w	800062c <__udivmoddi4+0x2bc>
 8000492:	4684      	mov	ip, r0
 8000494:	1a59      	subs	r1, r3, r1
 8000496:	b2a3      	uxth	r3, r4
 8000498:	fbb1 f0fe 	udiv	r0, r1, lr
 800049c:	fb0e 1410 	mls	r4, lr, r0, r1
 80004a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004a4:	fb08 f800 	mul.w	r8, r8, r0
 80004a8:	45a0      	cmp	r8, r4
 80004aa:	d907      	bls.n	80004bc <__udivmoddi4+0x14c>
 80004ac:	192c      	adds	r4, r5, r4
 80004ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b2:	d202      	bcs.n	80004ba <__udivmoddi4+0x14a>
 80004b4:	45a0      	cmp	r8, r4
 80004b6:	f200 80b6 	bhi.w	8000626 <__udivmoddi4+0x2b6>
 80004ba:	4618      	mov	r0, r3
 80004bc:	eba4 0408 	sub.w	r4, r4, r8
 80004c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004c4:	e79f      	b.n	8000406 <__udivmoddi4+0x96>
 80004c6:	f1c7 0c20 	rsb	ip, r7, #32
 80004ca:	40bb      	lsls	r3, r7
 80004cc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004d0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004d4:	fa01 f407 	lsl.w	r4, r1, r7
 80004d8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004dc:	fa21 f30c 	lsr.w	r3, r1, ip
 80004e0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004e4:	4325      	orrs	r5, r4
 80004e6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ea:	0c2c      	lsrs	r4, r5, #16
 80004ec:	fb08 3319 	mls	r3, r8, r9, r3
 80004f0:	fa1f fa8e 	uxth.w	sl, lr
 80004f4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004f8:	fb09 f40a 	mul.w	r4, r9, sl
 80004fc:	429c      	cmp	r4, r3
 80004fe:	fa02 f207 	lsl.w	r2, r2, r7
 8000502:	fa00 f107 	lsl.w	r1, r0, r7
 8000506:	d90b      	bls.n	8000520 <__udivmoddi4+0x1b0>
 8000508:	eb1e 0303 	adds.w	r3, lr, r3
 800050c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000510:	f080 8087 	bcs.w	8000622 <__udivmoddi4+0x2b2>
 8000514:	429c      	cmp	r4, r3
 8000516:	f240 8084 	bls.w	8000622 <__udivmoddi4+0x2b2>
 800051a:	f1a9 0902 	sub.w	r9, r9, #2
 800051e:	4473      	add	r3, lr
 8000520:	1b1b      	subs	r3, r3, r4
 8000522:	b2ad      	uxth	r5, r5
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3310 	mls	r3, r8, r0, r3
 800052c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000530:	fb00 fa0a 	mul.w	sl, r0, sl
 8000534:	45a2      	cmp	sl, r4
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x1da>
 8000538:	eb1e 0404 	adds.w	r4, lr, r4
 800053c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000540:	d26b      	bcs.n	800061a <__udivmoddi4+0x2aa>
 8000542:	45a2      	cmp	sl, r4
 8000544:	d969      	bls.n	800061a <__udivmoddi4+0x2aa>
 8000546:	3802      	subs	r0, #2
 8000548:	4474      	add	r4, lr
 800054a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800054e:	fba0 8902 	umull	r8, r9, r0, r2
 8000552:	eba4 040a 	sub.w	r4, r4, sl
 8000556:	454c      	cmp	r4, r9
 8000558:	46c2      	mov	sl, r8
 800055a:	464b      	mov	r3, r9
 800055c:	d354      	bcc.n	8000608 <__udivmoddi4+0x298>
 800055e:	d051      	beq.n	8000604 <__udivmoddi4+0x294>
 8000560:	2e00      	cmp	r6, #0
 8000562:	d069      	beq.n	8000638 <__udivmoddi4+0x2c8>
 8000564:	ebb1 050a 	subs.w	r5, r1, sl
 8000568:	eb64 0403 	sbc.w	r4, r4, r3
 800056c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000570:	40fd      	lsrs	r5, r7
 8000572:	40fc      	lsrs	r4, r7
 8000574:	ea4c 0505 	orr.w	r5, ip, r5
 8000578:	e9c6 5400 	strd	r5, r4, [r6]
 800057c:	2700      	movs	r7, #0
 800057e:	e747      	b.n	8000410 <__udivmoddi4+0xa0>
 8000580:	f1c2 0320 	rsb	r3, r2, #32
 8000584:	fa20 f703 	lsr.w	r7, r0, r3
 8000588:	4095      	lsls	r5, r2
 800058a:	fa01 f002 	lsl.w	r0, r1, r2
 800058e:	fa21 f303 	lsr.w	r3, r1, r3
 8000592:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000596:	4338      	orrs	r0, r7
 8000598:	0c01      	lsrs	r1, r0, #16
 800059a:	fbb3 f7fe 	udiv	r7, r3, lr
 800059e:	fa1f f885 	uxth.w	r8, r5
 80005a2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005aa:	fb07 f308 	mul.w	r3, r7, r8
 80005ae:	428b      	cmp	r3, r1
 80005b0:	fa04 f402 	lsl.w	r4, r4, r2
 80005b4:	d907      	bls.n	80005c6 <__udivmoddi4+0x256>
 80005b6:	1869      	adds	r1, r5, r1
 80005b8:	f107 3cff 	add.w	ip, r7, #4294967295
 80005bc:	d22f      	bcs.n	800061e <__udivmoddi4+0x2ae>
 80005be:	428b      	cmp	r3, r1
 80005c0:	d92d      	bls.n	800061e <__udivmoddi4+0x2ae>
 80005c2:	3f02      	subs	r7, #2
 80005c4:	4429      	add	r1, r5
 80005c6:	1acb      	subs	r3, r1, r3
 80005c8:	b281      	uxth	r1, r0
 80005ca:	fbb3 f0fe 	udiv	r0, r3, lr
 80005ce:	fb0e 3310 	mls	r3, lr, r0, r3
 80005d2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d6:	fb00 f308 	mul.w	r3, r0, r8
 80005da:	428b      	cmp	r3, r1
 80005dc:	d907      	bls.n	80005ee <__udivmoddi4+0x27e>
 80005de:	1869      	adds	r1, r5, r1
 80005e0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005e4:	d217      	bcs.n	8000616 <__udivmoddi4+0x2a6>
 80005e6:	428b      	cmp	r3, r1
 80005e8:	d915      	bls.n	8000616 <__udivmoddi4+0x2a6>
 80005ea:	3802      	subs	r0, #2
 80005ec:	4429      	add	r1, r5
 80005ee:	1ac9      	subs	r1, r1, r3
 80005f0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005f4:	e73b      	b.n	800046e <__udivmoddi4+0xfe>
 80005f6:	4637      	mov	r7, r6
 80005f8:	4630      	mov	r0, r6
 80005fa:	e709      	b.n	8000410 <__udivmoddi4+0xa0>
 80005fc:	4607      	mov	r7, r0
 80005fe:	e6e7      	b.n	80003d0 <__udivmoddi4+0x60>
 8000600:	4618      	mov	r0, r3
 8000602:	e6fb      	b.n	80003fc <__udivmoddi4+0x8c>
 8000604:	4541      	cmp	r1, r8
 8000606:	d2ab      	bcs.n	8000560 <__udivmoddi4+0x1f0>
 8000608:	ebb8 0a02 	subs.w	sl, r8, r2
 800060c:	eb69 020e 	sbc.w	r2, r9, lr
 8000610:	3801      	subs	r0, #1
 8000612:	4613      	mov	r3, r2
 8000614:	e7a4      	b.n	8000560 <__udivmoddi4+0x1f0>
 8000616:	4660      	mov	r0, ip
 8000618:	e7e9      	b.n	80005ee <__udivmoddi4+0x27e>
 800061a:	4618      	mov	r0, r3
 800061c:	e795      	b.n	800054a <__udivmoddi4+0x1da>
 800061e:	4667      	mov	r7, ip
 8000620:	e7d1      	b.n	80005c6 <__udivmoddi4+0x256>
 8000622:	4681      	mov	r9, r0
 8000624:	e77c      	b.n	8000520 <__udivmoddi4+0x1b0>
 8000626:	3802      	subs	r0, #2
 8000628:	442c      	add	r4, r5
 800062a:	e747      	b.n	80004bc <__udivmoddi4+0x14c>
 800062c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000630:	442b      	add	r3, r5
 8000632:	e72f      	b.n	8000494 <__udivmoddi4+0x124>
 8000634:	4638      	mov	r0, r7
 8000636:	e708      	b.n	800044a <__udivmoddi4+0xda>
 8000638:	4637      	mov	r7, r6
 800063a:	e6e9      	b.n	8000410 <__udivmoddi4+0xa0>

0800063c <__aeabi_idiv0>:
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop

08000640 <HAL_ADC_ConvCpltCallback>:
/* USER CODE BEGIN 0 */
uint32_t adc[6], buffer[6], sensor1, sensor2, sensor3, pot1in, pot2in, pot3in;


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	for (int i = 0; i<6; i++)
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	e00a      	b.n	8000664 <HAL_ADC_ConvCpltCallback+0x24>
		{
			adc[i] = buffer[i];
 800064e:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <HAL_ADC_ConvCpltCallback+0x38>)
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000656:	4909      	ldr	r1, [pc, #36]	; (800067c <HAL_ADC_ConvCpltCallback+0x3c>)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i<6; i++)
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	3301      	adds	r3, #1
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	2b05      	cmp	r3, #5
 8000668:	ddf1      	ble.n	800064e <HAL_ADC_ConvCpltCallback+0xe>
		}
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	20000308 	.word	0x20000308
 800067c:	20000320 	.word	0x20000320

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	f5ad 7d2b 	sub.w	sp, sp, #684	; 0x2ac
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000688:	f000 ff75 	bl	8001576 <HAL_Init>
  /* USER CODE BEGIN Init */

  //define sensor warming time
  #define SENS_WARMING_TIME 300 //approx. 5 minutes

  unsigned long lastMillis = 0; // I ADDED THINGS HERE !!!!!!!!
 800068c:	2300      	movs	r3, #0
 800068e:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
  time_t t;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 fb6d 	bl	8000d70 <SystemClock_Config>
 //}

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f000 fce5 	bl	8001064 <MX_GPIO_Init>
  MX_DMA_Init();
 800069a:	f000 fcc5 	bl	8001028 <MX_DMA_Init>
  MX_SPI1_Init();
 800069e:	f000 fc55 	bl	8000f4c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80006a2:	f000 fc91 	bl	8000fc8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80006a6:	f000 fbdb 	bl	8000e60 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //DMA stores ADC values in memory to be called back when needed.
  //buffer holds the values until conversions are complete,
  //at which point the adc[] array holds the referenced values.
  HAL_ADC_Start_DMA (&hadc1, buffer, 6);
 80006aa:	2206      	movs	r2, #6
 80006ac:	49cd      	ldr	r1, [pc, #820]	; (80009e4 <main+0x364>)
 80006ae:	48ce      	ldr	r0, [pc, #824]	; (80009e8 <main+0x368>)
 80006b0:	f001 fb22 	bl	8001cf8 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	strcpy((char*)buf, "Hello!\r\n");
 80006b4:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80006b8:	4acc      	ldr	r2, [pc, #816]	; (80009ec <main+0x36c>)
 80006ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80006bc:	c303      	stmia	r3!, {r0, r1}
 80006be:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80006c0:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff fd83 	bl	80001d0 <strlen>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b29a      	uxth	r2, r3
 80006ce:	f507 7115 	add.w	r1, r7, #596	; 0x254
 80006d2:	f04f 33ff 	mov.w	r3, #4294967295
 80006d6:	48c6      	ldr	r0, [pc, #792]	; (80009f0 <main+0x370>)
 80006d8:	f004 fa57 	bl	8004b8a <HAL_UART_Transmit>
	HAL_Delay(500);
 80006dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006e0:	f000 ffbe 	bl	8001660 <HAL_Delay>

	bool abortLogging = false; // I ADDED THINGS HERE !!!!!!!!
 80006e4:	2300      	movs	r3, #0
 80006e6:	f887 3277 	strb.w	r3, [r7, #631]	; 0x277
	float airreading_S1, airreading_S2, airreading_S3, airreading_S4; // I ADDED THINGS HERE !!!!!!!!
	time(&t);
 80006ea:	463b      	mov	r3, r7
 80006ec:	4618      	mov	r0, r3
 80006ee:	f005 f90f 	bl	8005910 <time>

	  // poll for new MQTT messages and send keep alives
	//  mqttClient.poll(); // I ADDED THINGS HERE !!!!!!!! NEEDS TO BE CHANGED

	  //Fast blinking - Blinking red light 4 times per second for 3 seconds indicating begining of sensor warmup
	    for (int i = 0; i < 12; i++) { // I ADDED THINGS HERE !!!!!!!!
 80006f2:	2300      	movs	r3, #0
 80006f4:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 80006f8:	e014      	b.n	8000724 <main+0xa4>
	      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!!
 80006fa:	2201      	movs	r2, #1
 80006fc:	2102      	movs	r1, #2
 80006fe:	48bd      	ldr	r0, [pc, #756]	; (80009f4 <main+0x374>)
 8000700:	f002 fe22 	bl	8003348 <HAL_GPIO_WritePin>
	      HAL_Delay(125); // I ADDED THINGS HERE !!!!!!!!
 8000704:	207d      	movs	r0, #125	; 0x7d
 8000706:	f000 ffab 	bl	8001660 <HAL_Delay>
	      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // I ADDED THINGS HERE !!!!!!!!
 800070a:	2200      	movs	r2, #0
 800070c:	2102      	movs	r1, #2
 800070e:	48b9      	ldr	r0, [pc, #740]	; (80009f4 <main+0x374>)
 8000710:	f002 fe1a 	bl	8003348 <HAL_GPIO_WritePin>
	      HAL_Delay(125); // I ADDED THINGS HERE !!!!!!!!
 8000714:	207d      	movs	r0, #125	; 0x7d
 8000716:	f000 ffa3 	bl	8001660 <HAL_Delay>
	    for (int i = 0; i < 12; i++) { // I ADDED THINGS HERE !!!!!!!!
 800071a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 800071e:	3301      	adds	r3, #1
 8000720:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
 8000724:	f8d7 32a4 	ldr.w	r3, [r7, #676]	; 0x2a4
 8000728:	2b0b      	cmp	r3, #11
 800072a:	dde6      	ble.n	80006fa <main+0x7a>
	    }

	    //code to power up sensors here
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!!
 800072c:	2201      	movs	r2, #1
 800072e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000732:	48b0      	ldr	r0, [pc, #704]	; (80009f4 <main+0x374>)
 8000734:	f002 fe08 	bl	8003348 <HAL_GPIO_WritePin>

	    //Fast blinking - Blinking red light 1 times per second for 5 minute/s indicating sensor warming up
	     for (int i = 0; i < SENS_WARMING_TIME; i++) {
 8000738:	2300      	movs	r3, #0
 800073a:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800073e:	e015      	b.n	800076c <main+0xec>
	    	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!!
 8000740:	2201      	movs	r2, #1
 8000742:	2102      	movs	r1, #2
 8000744:	48ab      	ldr	r0, [pc, #684]	; (80009f4 <main+0x374>)
 8000746:	f002 fdff 	bl	8003348 <HAL_GPIO_WritePin>
	    	 HAL_Delay(125); // I ADDED THINGS HERE !!!!!!!!
 800074a:	207d      	movs	r0, #125	; 0x7d
 800074c:	f000 ff88 	bl	8001660 <HAL_Delay>
	    	 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // I ADDED THINGS HERE !!!!!!!!
 8000750:	2200      	movs	r2, #0
 8000752:	2102      	movs	r1, #2
 8000754:	48a7      	ldr	r0, [pc, #668]	; (80009f4 <main+0x374>)
 8000756:	f002 fdf7 	bl	8003348 <HAL_GPIO_WritePin>
	    	 HAL_Delay(875); // I ADDED THINGS HERE !!!!!!!!
 800075a:	f240 306b 	movw	r0, #875	; 0x36b
 800075e:	f000 ff7f 	bl	8001660 <HAL_Delay>
	     for (int i = 0; i < SENS_WARMING_TIME; i++) {
 8000762:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 8000766:	3301      	adds	r3, #1
 8000768:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 800076c:	f8d7 32a0 	ldr.w	r3, [r7, #672]	; 0x2a0
 8000770:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000774:	dbe4      	blt.n	8000740 <main+0xc0>
	     }

	     //Fast Blinking (four times a second) Yellow for 5 sec warnning begining of data collection via MQTT
	       for (int i = 0; i < 20; i++) {
 8000776:	2300      	movs	r3, #0
 8000778:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 800077c:	e01e      	b.n	80007bc <main+0x13c>
	    	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!!
 800077e:	2201      	movs	r2, #1
 8000780:	2102      	movs	r1, #2
 8000782:	489c      	ldr	r0, [pc, #624]	; (80009f4 <main+0x374>)
 8000784:	f002 fde0 	bl	8003348 <HAL_GPIO_WritePin>
	    	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!!
 8000788:	2201      	movs	r2, #1
 800078a:	2104      	movs	r1, #4
 800078c:	4899      	ldr	r0, [pc, #612]	; (80009f4 <main+0x374>)
 800078e:	f002 fddb 	bl	8003348 <HAL_GPIO_WritePin>
	    	   HAL_Delay(125); // I ADDED THINGS HERE !!!!!!!!
 8000792:	207d      	movs	r0, #125	; 0x7d
 8000794:	f000 ff64 	bl	8001660 <HAL_Delay>
	    	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // I ADDED THINGS HERE !!!!!!!!
 8000798:	2200      	movs	r2, #0
 800079a:	2102      	movs	r1, #2
 800079c:	4895      	ldr	r0, [pc, #596]	; (80009f4 <main+0x374>)
 800079e:	f002 fdd3 	bl	8003348 <HAL_GPIO_WritePin>
	    	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // I ADDED THINGS HERE !!!!!!!!
 80007a2:	2200      	movs	r2, #0
 80007a4:	2104      	movs	r1, #4
 80007a6:	4893      	ldr	r0, [pc, #588]	; (80009f4 <main+0x374>)
 80007a8:	f002 fdce 	bl	8003348 <HAL_GPIO_WritePin>
	    	   HAL_Delay(125); // I ADDED THINGS HERE !!!!!!!!
 80007ac:	207d      	movs	r0, #125	; 0x7d
 80007ae:	f000 ff57 	bl	8001660 <HAL_Delay>
	       for (int i = 0; i < 20; i++) {
 80007b2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80007b6:	3301      	adds	r3, #1
 80007b8:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 80007bc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80007c0:	2b13      	cmp	r3, #19
 80007c2:	dddc      	ble.n	800077e <main+0xfe>

	       //Logging Data
	        //Collect 10 samples of ambint data
	        //Read the Sensors

	       for (int i = 0; i < 19; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 80007ca:	e047      	b.n	800085c <main+0x1dc>
	          airreading_S1 = adc[0]; //reads the 2620 sensor input for air
 80007cc:	4b8a      	ldr	r3, [pc, #552]	; (80009f8 <main+0x378>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	ee07 3a90 	vmov	s15, r3
 80007d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007d8:	edc7 7a9a 	vstr	s15, [r7, #616]	; 0x268
	          airreading_S2 = adc[1]; //reads the 2602 sensor input for air
 80007dc:	4b86      	ldr	r3, [pc, #536]	; (80009f8 <main+0x378>)
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	ee07 3a90 	vmov	s15, r3
 80007e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007e8:	edc7 7a99 	vstr	s15, [r7, #612]	; 0x264
	          airreading_S3 = adc[2]; //reads the 2612 sensor input for air
 80007ec:	4b82      	ldr	r3, [pc, #520]	; (80009f8 <main+0x378>)
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	ee07 3a90 	vmov	s15, r3
 80007f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007f8:	edc7 7a98 	vstr	s15, [r7, #608]	; 0x260
	          //save data to each respective array
	          sensor1ValuesA[i] = airreading_S1;
 80007fc:	edd7 7a9a 	vldr	s15, [r7, #616]	; 0x268
 8000800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000804:	ee17 2a90 	vmov	r2, s15
 8000808:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	f507 712a 	add.w	r1, r7, #680	; 0x2a8
 8000812:	440b      	add	r3, r1
 8000814:	f843 2ca8 	str.w	r2, [r3, #-168]
	          sensor2ValuesA[i] = airreading_S2;
 8000818:	edd7 7a99 	vldr	s15, [r7, #612]	; 0x264
 800081c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000820:	ee17 2a90 	vmov	r2, s15
 8000824:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	f507 712a 	add.w	r1, r7, #680	; 0x2a8
 800082e:	440b      	add	r3, r1
 8000830:	f843 2cfc 	str.w	r2, [r3, #-252]
	          sensor3ValuesA[i] = airreading_S3;
 8000834:	edd7 7a98 	vldr	s15, [r7, #608]	; 0x260
 8000838:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800083c:	ee17 1a90 	vmov	r1, s15
 8000840:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000844:	f8d7 2298 	ldr.w	r2, [r7, #664]	; 0x298
 8000848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	          HAL_Delay(100);//Wait before next reading
 800084c:	2064      	movs	r0, #100	; 0x64
 800084e:	f000 ff07 	bl	8001660 <HAL_Delay>
	       for (int i = 0; i < 19; i++) {
 8000852:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8000856:	3301      	adds	r3, #1
 8000858:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298
 800085c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8000860:	2b12      	cmp	r3, #18
 8000862:	ddb3      	ble.n	80007cc <main+0x14c>
	        }

	       //Package Values into JSON for MQTT->DynamoDB
	         valuePayload = "{\"timeStamp\":"; // I ADDED THINGS HERE !!!!!!!!
 8000864:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000868:	4a64      	ldr	r2, [pc, #400]	; (80009fc <main+0x37c>)
 800086a:	601a      	str	r2, [r3, #0]
	         char *timeStr = ctime(&t);
 800086c:	463b      	mov	r3, r7
 800086e:	4618      	mov	r0, r3
 8000870:	f004 fe0a 	bl	8005488 <ctime>
 8000874:	f8c7 0270 	str.w	r0, [r7, #624]	; 0x270
	         char *nl = strrchr(timeStr,"\n");
 8000878:	4b61      	ldr	r3, [pc, #388]	; (8000a00 <main+0x380>)
 800087a:	4619      	mov	r1, r3
 800087c:	f8d7 0270 	ldr.w	r0, [r7, #624]	; 0x270
 8000880:	f005 f831 	bl	80058e6 <strrchr>
 8000884:	f8c7 026c 	str.w	r0, [r7, #620]	; 0x26c
	         strcat(&valuePayload, timeStr); // gives date time
 8000888:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800088c:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
 8000890:	4618      	mov	r0, r3
 8000892:	f005 f819 	bl	80058c8 <strcat>
	         strcat(&valuePayload, ",\"S1A\":["); // I ADDED THINGS HERE !!!!!!!!
 8000896:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fc98 	bl	80001d0 <strlen>
 80008a0:	4603      	mov	r3, r0
 80008a2:	461a      	mov	r2, r3
 80008a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80008a8:	4413      	add	r3, r2
 80008aa:	4956      	ldr	r1, [pc, #344]	; (8000a04 <main+0x384>)
 80008ac:	461a      	mov	r2, r3
 80008ae:	460b      	mov	r3, r1
 80008b0:	cb03      	ldmia	r3!, {r0, r1}
 80008b2:	6010      	str	r0, [r2, #0]
 80008b4:	6051      	str	r1, [r2, #4]
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	7213      	strb	r3, [r2, #8]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 80008c0:	e02d      	b.n	800091e <main+0x29e>
	           strcat(&valuePayload, sprintf(str, "%ld", sensor1ValuesA[i])); // I ADDED THINGS HERE !!!!!!!!
 80008c2:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 80008cc:	4413      	add	r3, r2
 80008ce:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	494c      	ldr	r1, [pc, #304]	; (8000a08 <main+0x388>)
 80008d8:	4618      	mov	r0, r3
 80008da:	f004 ffd5 	bl	8005888 <siprintf>
 80008de:	4603      	mov	r3, r0
 80008e0:	461a      	mov	r2, r3
 80008e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80008e6:	4611      	mov	r1, r2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f004 ffed 	bl	80058c8 <strcat>
	           if (i < 18) // I ADDED THINGS HERE !!!!!!!!
 80008ee:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 80008f2:	2b11      	cmp	r3, #17
 80008f4:	dc0e      	bgt.n	8000914 <main+0x294>
	           {strcat(&valuePayload, (","));} // I ADDED THINGS HERE !!!!!!!!
 80008f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff fc68 	bl	80001d0 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000908:	4413      	add	r3, r2
 800090a:	4940      	ldr	r1, [pc, #256]	; (8000a0c <main+0x38c>)
 800090c:	461a      	mov	r2, r3
 800090e:	460b      	mov	r3, r1
 8000910:	881b      	ldrh	r3, [r3, #0]
 8000912:	8013      	strh	r3, [r2, #0]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 8000914:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8000918:	3301      	adds	r3, #1
 800091a:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 800091e:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8000922:	2b12      	cmp	r3, #18
 8000924:	ddcd      	ble.n	80008c2 <main+0x242>
	         }
	         strcat(&valuePayload, ("],\"S2A\":[")); // I ADDED THINGS HERE !!!!!!!!
 8000926:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fc50 	bl	80001d0 <strlen>
 8000930:	4603      	mov	r3, r0
 8000932:	461a      	mov	r2, r3
 8000934:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000938:	4413      	add	r3, r2
 800093a:	4935      	ldr	r1, [pc, #212]	; (8000a10 <main+0x390>)
 800093c:	461a      	mov	r2, r3
 800093e:	460b      	mov	r3, r1
 8000940:	cb03      	ldmia	r3!, {r0, r1}
 8000942:	6010      	str	r0, [r2, #0]
 8000944:	6051      	str	r1, [r2, #4]
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	8113      	strh	r3, [r2, #8]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 800094a:	2300      	movs	r3, #0
 800094c:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8000950:	e02d      	b.n	80009ae <main+0x32e>
	           strcat(&valuePayload, sprintf(str, "%ld", sensor2ValuesA[i])); // I ADDED THINGS HERE !!!!!!!!
 8000952:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	f507 722a 	add.w	r2, r7, #680	; 0x2a8
 800095c:	4413      	add	r3, r2
 800095e:	f853 2cfc 	ldr.w	r2, [r3, #-252]
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	4928      	ldr	r1, [pc, #160]	; (8000a08 <main+0x388>)
 8000968:	4618      	mov	r0, r3
 800096a:	f004 ff8d 	bl	8005888 <siprintf>
 800096e:	4603      	mov	r3, r0
 8000970:	461a      	mov	r2, r3
 8000972:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000976:	4611      	mov	r1, r2
 8000978:	4618      	mov	r0, r3
 800097a:	f004 ffa5 	bl	80058c8 <strcat>
	           if (i < 18) // I ADDED THINGS HERE !!!!!!!!
 800097e:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8000982:	2b11      	cmp	r3, #17
 8000984:	dc0e      	bgt.n	80009a4 <main+0x324>
	           {strcat(&valuePayload, (","));} // I ADDED THINGS HERE !!!!!!!!
 8000986:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff fc20 	bl	80001d0 <strlen>
 8000990:	4603      	mov	r3, r0
 8000992:	461a      	mov	r2, r3
 8000994:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000998:	4413      	add	r3, r2
 800099a:	491c      	ldr	r1, [pc, #112]	; (8000a0c <main+0x38c>)
 800099c:	461a      	mov	r2, r3
 800099e:	460b      	mov	r3, r1
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	8013      	strh	r3, [r2, #0]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 80009a4:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 80009a8:	3301      	adds	r3, #1
 80009aa:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 80009ae:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 80009b2:	2b12      	cmp	r3, #18
 80009b4:	ddcd      	ble.n	8000952 <main+0x2d2>
	         }
	         strcat(&valuePayload, ("],\"S3A\":[")); // I ADDED THINGS HERE !!!!!!!!
 80009b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff fc08 	bl	80001d0 <strlen>
 80009c0:	4603      	mov	r3, r0
 80009c2:	461a      	mov	r2, r3
 80009c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009c8:	4413      	add	r3, r2
 80009ca:	4912      	ldr	r1, [pc, #72]	; (8000a14 <main+0x394>)
 80009cc:	461a      	mov	r2, r3
 80009ce:	460b      	mov	r3, r1
 80009d0:	cb03      	ldmia	r3!, {r0, r1}
 80009d2:	6010      	str	r0, [r2, #0]
 80009d4:	6051      	str	r1, [r2, #4]
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	8113      	strh	r3, [r2, #8]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 80009da:	2300      	movs	r3, #0
 80009dc:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 80009e0:	e046      	b.n	8000a70 <main+0x3f0>
 80009e2:	bf00      	nop
 80009e4:	20000308 	.word	0x20000308
 80009e8:	200002a0 	.word	0x200002a0
 80009ec:	080070f8 	.word	0x080070f8
 80009f0:	200003e8 	.word	0x200003e8
 80009f4:	48000400 	.word	0x48000400
 80009f8:	20000320 	.word	0x20000320
 80009fc:	08007104 	.word	0x08007104
 8000a00:	08007114 	.word	0x08007114
 8000a04:	08007118 	.word	0x08007118
 8000a08:	08007124 	.word	0x08007124
 8000a0c:	08007128 	.word	0x08007128
 8000a10:	0800712c 	.word	0x0800712c
 8000a14:	08007138 	.word	0x08007138
	           strcat(&valuePayload, sprintf(str, "%ld", sensor3ValuesA[i])); // I ADDED THINGS HERE !!!!!!!!
 8000a18:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000a1c:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 8000a20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a24:	f107 0308 	add.w	r3, r7, #8
 8000a28:	49c8      	ldr	r1, [pc, #800]	; (8000d4c <main+0x6cc>)
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f004 ff2c 	bl	8005888 <siprintf>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f004 ff44 	bl	80058c8 <strcat>
	           if (i < 18) // I ADDED THINGS HERE !!!!!!!!
 8000a40:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8000a44:	2b11      	cmp	r3, #17
 8000a46:	dc0e      	bgt.n	8000a66 <main+0x3e6>
	           {strcat(&valuePayload, (","));} // I ADDED THINGS HERE !!!!!!!!
 8000a48:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fbbf 	bl	80001d0 <strlen>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a5a:	4413      	add	r3, r2
 8000a5c:	49bc      	ldr	r1, [pc, #752]	; (8000d50 <main+0x6d0>)
 8000a5e:	461a      	mov	r2, r3
 8000a60:	460b      	mov	r3, r1
 8000a62:	881b      	ldrh	r3, [r3, #0]
 8000a64:	8013      	strh	r3, [r2, #0]
	         for (int i = 0; i < 19; i++) { // I ADDED THINGS HERE !!!!!!!!
 8000a66:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
 8000a70:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8000a74:	2b12      	cmp	r3, #18
 8000a76:	ddcf      	ble.n	8000a18 <main+0x398>
	         }
	         strcat(&valuePayload, ("], ")); // I ADDED THINGS HERE !!!!!!!!
 8000a78:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fba7 	bl	80001d0 <strlen>
 8000a82:	4603      	mov	r3, r0
 8000a84:	461a      	mov	r2, r3
 8000a86:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a8a:	4413      	add	r3, r2
 8000a8c:	4ab1      	ldr	r2, [pc, #708]	; (8000d54 <main+0x6d4>)
 8000a8e:	6810      	ldr	r0, [r2, #0]
 8000a90:	6018      	str	r0, [r3, #0]

	         //shows a red,yellow,green "get ready" sequence
	         HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!! Red LED on
 8000a92:	2201      	movs	r2, #1
 8000a94:	2102      	movs	r1, #2
 8000a96:	48b0      	ldr	r0, [pc, #704]	; (8000d58 <main+0x6d8>)
 8000a98:	f002 fc56 	bl	8003348 <HAL_GPIO_WritePin>
	         HAL_Delay(3000);
 8000a9c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000aa0:	f000 fdde 	bl	8001660 <HAL_Delay>
	         HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET); // I ADDED THINGS HERE !!!!!!!! Green LED on
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2104      	movs	r1, #4
 8000aa8:	48ab      	ldr	r0, [pc, #684]	; (8000d58 <main+0x6d8>)
 8000aaa:	f002 fc4d 	bl	8003348 <HAL_GPIO_WritePin>
	         HAL_Delay(3000);
 8000aae:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ab2:	f000 fdd5 	bl	8001660 <HAL_Delay>
	         HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // I ADDED THINGS HERE !!!!!!!! Red LED off
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2102      	movs	r1, #2
 8000aba:	48a7      	ldr	r0, [pc, #668]	; (8000d58 <main+0x6d8>)
 8000abc:	f002 fc44 	bl	8003348 <HAL_GPIO_WritePin>
	           //FOR USER: BREATHE INTO THE SENSOR

	         //Read the Sensors for 7 seconds
	           for (int i = 0; i < 19; i++) {
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8000ac6:	e043      	b.n	8000b50 <main+0x4d0>
	             airreading_S1 = adc[0]; //reads the 2620 sensor input for air
 8000ac8:	4ba4      	ldr	r3, [pc, #656]	; (8000d5c <main+0x6dc>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	ee07 3a90 	vmov	s15, r3
 8000ad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ad4:	edc7 7a9a 	vstr	s15, [r7, #616]	; 0x268
	             airreading_S2 = adc[1]; //reads the 2602 sensor input for air
 8000ad8:	4ba0      	ldr	r3, [pc, #640]	; (8000d5c <main+0x6dc>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	ee07 3a90 	vmov	s15, r3
 8000ae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ae4:	edc7 7a99 	vstr	s15, [r7, #612]	; 0x264
	             airreading_S3 = adc[2]; //reads the 2612 sensor input for air
 8000ae8:	4b9c      	ldr	r3, [pc, #624]	; (8000d5c <main+0x6dc>)
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	ee07 3a90 	vmov	s15, r3
 8000af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000af4:	edc7 7a98 	vstr	s15, [r7, #608]	; 0x260
	             //save data to each respective array
	                sensor1ValuesB[i] = airreading_S1;
 8000af8:	edd7 7a9a 	vldr	s15, [r7, #616]	; 0x268
 8000afc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b00:	ee17 1a90 	vmov	r1, s15
 8000b04:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000b08:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 8000b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	                sensor2ValuesB[i] = airreading_S2;
 8000b10:	edd7 7a99 	vldr	s15, [r7, #612]	; 0x264
 8000b14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b18:	ee17 1a90 	vmov	r1, s15
 8000b1c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000b20:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 8000b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	                sensor3ValuesB[i] = airreading_S3;
 8000b28:	edd7 7a98 	vldr	s15, [r7, #608]	; 0x260
 8000b2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b30:	ee17 1a90 	vmov	r1, s15
 8000b34:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b38:	f8d7 2288 	ldr.w	r2, [r7, #648]	; 0x288
 8000b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	                HAL_Delay(100);//Wait before next reading
 8000b40:	2064      	movs	r0, #100	; 0x64
 8000b42:	f000 fd8d 	bl	8001660 <HAL_Delay>
	           for (int i = 0; i < 19; i++) {
 8000b46:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8000b50:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8000b54:	2b12      	cmp	r3, #18
 8000b56:	ddb7      	ble.n	8000ac8 <main+0x448>
	              }

	           //Package Values into JSON for MQTT->DynamoDB
	            strcat(&valuePayload, ("\"S1B\" : ["));
 8000b58:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff fb37 	bl	80001d0 <strlen>
 8000b62:	4603      	mov	r3, r0
 8000b64:	461a      	mov	r2, r3
 8000b66:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b6a:	4413      	add	r3, r2
 8000b6c:	497c      	ldr	r1, [pc, #496]	; (8000d60 <main+0x6e0>)
 8000b6e:	461a      	mov	r2, r3
 8000b70:	460b      	mov	r3, r1
 8000b72:	cb03      	ldmia	r3!, {r0, r1}
 8000b74:	6010      	str	r0, [r2, #0]
 8000b76:	6051      	str	r1, [r2, #4]
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	8113      	strh	r3, [r2, #8]
	            for (int i = 0; i < 19; i++) {
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8000b82:	e02b      	b.n	8000bdc <main+0x55c>
	              strcat(&valuePayload, sprintf(str, "%ld", sensor1ValuesB[i]));
 8000b84:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000b88:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 8000b8c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b90:	f107 0308 	add.w	r3, r7, #8
 8000b94:	496d      	ldr	r1, [pc, #436]	; (8000d4c <main+0x6cc>)
 8000b96:	4618      	mov	r0, r3
 8000b98:	f004 fe76 	bl	8005888 <siprintf>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 fe8e 	bl	80058c8 <strcat>
	              if (i < 18)
 8000bac:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000bb0:	2b11      	cmp	r3, #17
 8000bb2:	dc0e      	bgt.n	8000bd2 <main+0x552>
	              {strcat(&valuePayload, (","));}
 8000bb4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fb09 	bl	80001d0 <strlen>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4961      	ldr	r1, [pc, #388]	; (8000d50 <main+0x6d0>)
 8000bca:	461a      	mov	r2, r3
 8000bcc:	460b      	mov	r3, r1
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	8013      	strh	r3, [r2, #0]
	            for (int i = 0; i < 19; i++) {
 8000bd2:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8000bdc:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000be0:	2b12      	cmp	r3, #18
 8000be2:	ddcf      	ble.n	8000b84 <main+0x504>
	            }
	            strcat(&valuePayload, ("], \"S2B\" : ["));
 8000be4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff faf1 	bl	80001d0 <strlen>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bf6:	4413      	add	r3, r2
 8000bf8:	4a5a      	ldr	r2, [pc, #360]	; (8000d64 <main+0x6e4>)
 8000bfa:	461c      	mov	r4, r3
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000c00:	6020      	str	r0, [r4, #0]
 8000c02:	6061      	str	r1, [r4, #4]
 8000c04:	60a2      	str	r2, [r4, #8]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	7323      	strb	r3, [r4, #12]
	            for (int i = 0; i < 19; i++) {
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 8000c10:	e02b      	b.n	8000c6a <main+0x5ea>
	              strcat(&valuePayload, sprintf(str, "%ld", sensor2ValuesB[i]));
 8000c12:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000c16:	f8d7 2280 	ldr.w	r2, [r7, #640]	; 0x280
 8000c1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c1e:	f107 0308 	add.w	r3, r7, #8
 8000c22:	494a      	ldr	r1, [pc, #296]	; (8000d4c <main+0x6cc>)
 8000c24:	4618      	mov	r0, r3
 8000c26:	f004 fe2f 	bl	8005888 <siprintf>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c32:	4611      	mov	r1, r2
 8000c34:	4618      	mov	r0, r3
 8000c36:	f004 fe47 	bl	80058c8 <strcat>
	              if (i < 18)
 8000c3a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8000c3e:	2b11      	cmp	r3, #17
 8000c40:	dc0e      	bgt.n	8000c60 <main+0x5e0>
	              {strcat(&valuePayload, (","));}
 8000c42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fac2 	bl	80001d0 <strlen>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	461a      	mov	r2, r3
 8000c50:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c54:	4413      	add	r3, r2
 8000c56:	493e      	ldr	r1, [pc, #248]	; (8000d50 <main+0x6d0>)
 8000c58:	461a      	mov	r2, r3
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	8013      	strh	r3, [r2, #0]
	            for (int i = 0; i < 19; i++) {
 8000c60:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8000c64:	3301      	adds	r3, #1
 8000c66:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
 8000c6a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8000c6e:	2b12      	cmp	r3, #18
 8000c70:	ddcf      	ble.n	8000c12 <main+0x592>
	            }
	            strcat(&valuePayload, ("], \"S3B\" : ["));
 8000c72:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff faaa 	bl	80001d0 <strlen>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c84:	4413      	add	r3, r2
 8000c86:	4a38      	ldr	r2, [pc, #224]	; (8000d68 <main+0x6e8>)
 8000c88:	461c      	mov	r4, r3
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000c8e:	6020      	str	r0, [r4, #0]
 8000c90:	6061      	str	r1, [r4, #4]
 8000c92:	60a2      	str	r2, [r4, #8]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	7323      	strb	r3, [r4, #12]
	            for (int i = 0; i < 19; i++) {
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 8000c9e:	e02b      	b.n	8000cf8 <main+0x678>
	              strcat(&valuePayload, sprintf(str, "%ld", sensor3ValuesB[i]));
 8000ca0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000ca4:	f8d7 227c 	ldr.w	r2, [r7, #636]	; 0x27c
 8000ca8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cac:	f107 0308 	add.w	r3, r7, #8
 8000cb0:	4926      	ldr	r1, [pc, #152]	; (8000d4c <main+0x6cc>)
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f004 fde8 	bl	8005888 <siprintf>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000cc0:	4611      	mov	r1, r2
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f004 fe00 	bl	80058c8 <strcat>
	              if (i < 18)
 8000cc8:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000ccc:	2b11      	cmp	r3, #17
 8000cce:	dc0e      	bgt.n	8000cee <main+0x66e>
	              {strcat(&valuePayload, (","));}
 8000cd0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fa7b 	bl	80001d0 <strlen>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	461a      	mov	r2, r3
 8000cde:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ce2:	4413      	add	r3, r2
 8000ce4:	491a      	ldr	r1, [pc, #104]	; (8000d50 <main+0x6d0>)
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	460b      	mov	r3, r1
 8000cea:	881b      	ldrh	r3, [r3, #0]
 8000cec:	8013      	strh	r3, [r2, #0]
	            for (int i = 0; i < 19; i++) {
 8000cee:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 8000cf8:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000cfc:	2b12      	cmp	r3, #18
 8000cfe:	ddcf      	ble.n	8000ca0 <main+0x620>
	            }
	            strcat(&valuePayload, ("]} "));
 8000d00:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fa63 	bl	80001d0 <strlen>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000d12:	4413      	add	r3, r2
 8000d14:	4a15      	ldr	r2, [pc, #84]	; (8000d6c <main+0x6ec>)
 8000d16:	6810      	ldr	r0, [r2, #0]
 8000d18:	6018      	str	r0, [r3, #0]

	             // Serial.println(valuePayload);
	             // publishMessage(valuePayload);
	              HAL_Delay(500);
 8000d1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d1e:	f000 fc9f 	bl	8001660 <HAL_Delay>

	            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // mosfet pin low (stops current flow to heater pins)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d28:	480b      	ldr	r0, [pc, #44]	; (8000d58 <main+0x6d8>)
 8000d2a:	f002 fb0d 	bl	8003348 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // Green LED off
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2104      	movs	r1, #4
 8000d32:	4809      	ldr	r0, [pc, #36]	; (8000d58 <main+0x6d8>)
 8000d34:	f002 fb08 	bl	8003348 <HAL_GPIO_WritePin>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 8000d38:	2120      	movs	r1, #32
 8000d3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d3e:	f002 fb1b 	bl	8003378 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000d42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d46:	f000 fc8b 	bl	8001660 <HAL_Delay>
  {
 8000d4a:	e4b3      	b.n	80006b4 <main+0x34>
 8000d4c:	08007124 	.word	0x08007124
 8000d50:	08007128 	.word	0x08007128
 8000d54:	08007144 	.word	0x08007144
 8000d58:	48000400 	.word	0x48000400
 8000d5c:	20000320 	.word	0x20000320
 8000d60:	08007148 	.word	0x08007148
 8000d64:	08007154 	.word	0x08007154
 8000d68:	08007164 	.word	0x08007164
 8000d6c:	08007174 	.word	0x08007174

08000d70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b0b8      	sub	sp, #224	; 0xe0
 8000d74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d76:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d7a:	2244      	movs	r2, #68	; 0x44
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f004 fcc2 	bl	8005708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d84:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d94:	463b      	mov	r3, r7
 8000d96:	2288      	movs	r2, #136	; 0x88
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f004 fcb4 	bl	8005708 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000da0:	2310      	movs	r3, #16
 8000da2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000da6:	2301      	movs	r3, #1
 8000da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000db2:	2360      	movs	r3, #96	; 0x60
 8000db4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f002 fb56 	bl	8003474 <HAL_RCC_OscConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000dce:	f000 f9af 	bl	8001130 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd2:	230f      	movs	r3, #15
 8000dd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000de4:	2300      	movs	r3, #0
 8000de6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dea:	2300      	movs	r3, #0
 8000dec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000df0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 ff22 	bl	8003c40 <HAL_RCC_ClockConfig>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e02:	f000 f995 	bl	8001130 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8000e06:	f244 0302 	movw	r3, #16386	; 0x4002
 8000e0a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000e10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e14:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000e16:	2301      	movs	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000e22:	2307      	movs	r3, #7
 8000e24:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e26:	2302      	movs	r3, #2
 8000e28:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000e2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000e32:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e34:	463b      	mov	r3, r7
 8000e36:	4618      	mov	r0, r3
 8000e38:	f003 f906 	bl	8004048 <HAL_RCCEx_PeriphCLKConfig>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000e42:	f000 f975 	bl	8001130 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e46:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e4a:	f002 fabd 	bl	80033c8 <HAL_PWREx_ControlVoltageScaling>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000e54:	f000 f96c 	bl	8001130 <Error_Handler>
  }
}
 8000e58:	bf00      	nop
 8000e5a:	37e0      	adds	r7, #224	; 0xe0
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08a      	sub	sp, #40	; 0x28
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e66:	f107 031c 	add.w	r3, r7, #28
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
 8000e80:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e82:	4b2f      	ldr	r3, [pc, #188]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000e84:	4a2f      	ldr	r2, [pc, #188]	; (8000f44 <MX_ADC1_Init+0xe4>)
 8000e86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e88:	4b2d      	ldr	r3, [pc, #180]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e8e:	4b2c      	ldr	r3, [pc, #176]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e94:	4b2a      	ldr	r3, [pc, #168]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e9a:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ea0:	4b27      	ldr	r3, [pc, #156]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ea2:	2204      	movs	r2, #4
 8000ea4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ea6:	4b26      	ldr	r3, [pc, #152]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eac:	4b24      	ldr	r3, [pc, #144]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000eb2:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb8:	4b21      	ldr	r3, [pc, #132]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee2:	4817      	ldr	r0, [pc, #92]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000ee4:	f000 fdb4 	bl	8001a50 <HAL_ADC_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000eee:	f000 f91f 	bl	8001130 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	4619      	mov	r1, r3
 8000efc:	4810      	ldr	r0, [pc, #64]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000efe:	f001 fcc5 	bl	800288c <HAL_ADCEx_MultiModeConfigChannel>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f08:	f000 f912 	bl	8001130 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <MX_ADC1_Init+0xe8>)
 8000f0e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f10:	2306      	movs	r3, #6
 8000f12:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f18:	237f      	movs	r3, #127	; 0x7f
 8000f1a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f1c:	2304      	movs	r3, #4
 8000f1e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f24:	1d3b      	adds	r3, r7, #4
 8000f26:	4619      	mov	r1, r3
 8000f28:	4805      	ldr	r0, [pc, #20]	; (8000f40 <MX_ADC1_Init+0xe0>)
 8000f2a:	f000 ffad 	bl	8001e88 <HAL_ADC_ConfigChannel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000f34:	f000 f8fc 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	3728      	adds	r7, #40	; 0x28
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	200002a0 	.word	0x200002a0
 8000f44:	50040000 	.word	0x50040000
 8000f48:	04300002 	.word	0x04300002

08000f4c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f52:	4a1c      	ldr	r2, [pc, #112]	; (8000fc4 <MX_SPI1_Init+0x78>)
 8000f54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f56:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f66:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000f6a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f78:	4b11      	ldr	r3, [pc, #68]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f7e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f80:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f86:	4b0e      	ldr	r3, [pc, #56]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f92:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f98:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000f9a:	2207      	movs	r2, #7
 8000f9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f9e:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000fa6:	2208      	movs	r2, #8
 8000fa8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000faa:	4805      	ldr	r0, [pc, #20]	; (8000fc0 <MX_SPI1_Init+0x74>)
 8000fac:	f003 fcfc 	bl	80049a8 <HAL_SPI_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fb6:	f000 f8bb 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000380 	.word	0x20000380
 8000fc4:	40013000 	.word	0x40013000

08000fc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fcc:	4b14      	ldr	r3, [pc, #80]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000fce:	4a15      	ldr	r2, [pc, #84]	; (8001024 <MX_USART2_UART_Init+0x5c>)
 8000fd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000fe8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fec:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fee:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000ff0:	220c      	movs	r2, #12
 8000ff2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001000:	4b07      	ldr	r3, [pc, #28]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8001002:	2200      	movs	r2, #0
 8001004:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <MX_USART2_UART_Init+0x58>)
 8001008:	2200      	movs	r2, #0
 800100a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800100c:	4804      	ldr	r0, [pc, #16]	; (8001020 <MX_USART2_UART_Init+0x58>)
 800100e:	f003 fd6e 	bl	8004aee <HAL_UART_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 8001018:	f000 f88a 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200003e8 	.word	0x200003e8
 8001024:	40004400 	.word	0x40004400

08001028 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800102e:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <MX_DMA_Init+0x38>)
 8001030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001032:	4a0b      	ldr	r2, [pc, #44]	; (8001060 <MX_DMA_Init+0x38>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6493      	str	r3, [r2, #72]	; 0x48
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <MX_DMA_Init+0x38>)
 800103c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2100      	movs	r1, #0
 800104a:	200b      	movs	r0, #11
 800104c:	f001 fda5 	bl	8002b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001050:	200b      	movs	r0, #11
 8001052:	f001 fdbe 	bl	8002bd2 <HAL_NVIC_EnableIRQ>

}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40021000 	.word	0x40021000

08001064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	4b2b      	ldr	r3, [pc, #172]	; (8001128 <MX_GPIO_Init+0xc4>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107e:	4a2a      	ldr	r2, [pc, #168]	; (8001128 <MX_GPIO_Init+0xc4>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001086:	4b28      	ldr	r3, [pc, #160]	; (8001128 <MX_GPIO_Init+0xc4>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b25      	ldr	r3, [pc, #148]	; (8001128 <MX_GPIO_Init+0xc4>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	4a24      	ldr	r2, [pc, #144]	; (8001128 <MX_GPIO_Init+0xc4>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <MX_GPIO_Init+0xc4>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <MX_GPIO_Init+0xc4>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ae:	4a1e      	ldr	r2, [pc, #120]	; (8001128 <MX_GPIO_Init+0xc4>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b6:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <MX_GPIO_Init+0xc4>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_LED_Pin|G_LED_Pin|Heater_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	f240 4106 	movw	r1, #1030	; 0x406
 80010c8:	4818      	ldr	r0, [pc, #96]	; (800112c <MX_GPIO_Init+0xc8>)
 80010ca:	f002 f93d 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80010ce:	2301      	movs	r3, #1
 80010d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	4619      	mov	r1, r3
 80010e0:	4812      	ldr	r0, [pc, #72]	; (800112c <MX_GPIO_Init+0xc8>)
 80010e2:	f001 ff89 	bl	8002ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_LED_Pin G_LED_Pin Heater_Pin */
  GPIO_InitStruct.Pin = R_LED_Pin|G_LED_Pin|Heater_Pin;
 80010e6:	f240 4306 	movw	r3, #1030	; 0x406
 80010ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	4619      	mov	r1, r3
 80010fe:	480b      	ldr	r0, [pc, #44]	; (800112c <MX_GPIO_Init+0xc8>)
 8001100:	f001 ff7a 	bl	8002ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dip5_Pin Dip4_Pin Dip3_Pin Dip2_Pin
                           Dip1_Pin */
  GPIO_InitStruct.Pin = Dip5_Pin|Dip4_Pin|Dip3_Pin|Dip2_Pin
 8001104:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001108:	60fb      	str	r3, [r7, #12]
                          |Dip1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	4619      	mov	r1, r3
 8001118:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111c:	f001 ff6c 	bl	8002ff8 <HAL_GPIO_Init>

}
 8001120:	bf00      	nop
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40021000 	.word	0x40021000
 800112c:	48000400 	.word	0x48000400

08001130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <HAL_MspInit+0x44>)
 8001148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800114a:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <HAL_MspInit+0x44>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6613      	str	r3, [r2, #96]	; 0x60
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <HAL_MspInit+0x44>)
 8001154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <HAL_MspInit+0x44>)
 8001160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001162:	4a08      	ldr	r2, [pc, #32]	; (8001184 <HAL_MspInit+0x44>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001168:	6593      	str	r3, [r2, #88]	; 0x58
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_MspInit+0x44>)
 800116c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800116e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a37      	ldr	r2, [pc, #220]	; (8001284 <HAL_ADC_MspInit+0xfc>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d167      	bne.n	800127a <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011aa:	4b37      	ldr	r3, [pc, #220]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ae:	4a36      	ldr	r2, [pc, #216]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b6:	4b34      	ldr	r3, [pc, #208]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	4b31      	ldr	r3, [pc, #196]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c6:	4a30      	ldr	r2, [pc, #192]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011c8:	f043 0304 	orr.w	r3, r3, #4
 80011cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ce:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d2:	f003 0304 	and.w	r3, r3, #4
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	4a2a      	ldr	r2, [pc, #168]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e6:	4b28      	ldr	r3, [pc, #160]	; (8001288 <HAL_ADC_MspInit+0x100>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN3
    PA6     ------> ADC1_IN11
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = Sensor1_Pin|Sensor2_Pin|Sensor3_Pin|Pot3_Pin;
 80011f2:	2317      	movs	r3, #23
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011f6:	230b      	movs	r3, #11
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	4821      	ldr	r0, [pc, #132]	; (800128c <HAL_ADC_MspInit+0x104>)
 8001206:	f001 fef7 	bl	8002ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot1_Pin|Pot2_Pin;
 800120a:	23c0      	movs	r3, #192	; 0xc0
 800120c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800120e:	230b      	movs	r3, #11
 8001210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001220:	f001 feea 	bl	8002ff8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001226:	4a1b      	ldr	r2, [pc, #108]	; (8001294 <HAL_ADC_MspInit+0x10c>)
 8001228:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800122a:	4b19      	ldr	r3, [pc, #100]	; (8001290 <HAL_ADC_MspInit+0x108>)
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001230:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001238:	2200      	movs	r2, #0
 800123a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <HAL_ADC_MspInit+0x108>)
 800123e:	2280      	movs	r2, #128	; 0x80
 8001240:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_ADC_MspInit+0x108>)
 800124c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001250:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001254:	2200      	movs	r2, #0
 8001256:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_ADC_MspInit+0x108>)
 800125a:	2200      	movs	r2, #0
 800125c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800125e:	480c      	ldr	r0, [pc, #48]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001260:	f001 fcd2 	bl	8002c08 <HAL_DMA_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 800126a:	f7ff ff61 	bl	8001130 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001272:	64da      	str	r2, [r3, #76]	; 0x4c
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_ADC_MspInit+0x108>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800127a:	bf00      	nop
 800127c:	3728      	adds	r7, #40	; 0x28
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	50040000 	.word	0x50040000
 8001288:	40021000 	.word	0x40021000
 800128c:	48000800 	.word	0x48000800
 8001290:	20000338 	.word	0x20000338
 8001294:	40020008 	.word	0x40020008

08001298 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a25      	ldr	r2, [pc, #148]	; (800134c <HAL_SPI_MspInit+0xb4>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d144      	bne.n	8001344 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012ba:	4b25      	ldr	r3, [pc, #148]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012be:	4a24      	ldr	r2, [pc, #144]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012c4:	6613      	str	r3, [r2, #96]	; 0x60
 80012c6:	4b22      	ldr	r3, [pc, #136]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d2:	4b1f      	ldr	r3, [pc, #124]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d6:	4a1e      	ldr	r2, [pc, #120]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012de:	4b1c      	ldr	r3, [pc, #112]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ea:	4b19      	ldr	r3, [pc, #100]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ee:	4a18      	ldr	r2, [pc, #96]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012f0:	f043 0302 	orr.w	r3, r3, #2
 80012f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <HAL_SPI_MspInit+0xb8>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001302:	2320      	movs	r3, #32
 8001304:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130e:	2303      	movs	r3, #3
 8001310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001312:	2305      	movs	r3, #5
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001316:	f107 0314 	add.w	r3, r7, #20
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f001 fe6a 	bl	8002ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001324:	2320      	movs	r3, #32
 8001326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001328:	2302      	movs	r3, #2
 800132a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001334:	2305      	movs	r3, #5
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4619      	mov	r1, r3
 800133e:	4805      	ldr	r0, [pc, #20]	; (8001354 <HAL_SPI_MspInit+0xbc>)
 8001340:	f001 fe5a 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001344:	bf00      	nop
 8001346:	3728      	adds	r7, #40	; 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40013000 	.word	0x40013000
 8001350:	40021000 	.word	0x40021000
 8001354:	48000400 	.word	0x48000400

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	; 0x28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a17      	ldr	r2, [pc, #92]	; (80013d4 <HAL_UART_MspInit+0x7c>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d128      	bne.n	80013cc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <HAL_UART_MspInit+0x80>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137e:	4a16      	ldr	r2, [pc, #88]	; (80013d8 <HAL_UART_MspInit+0x80>)
 8001380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001384:	6593      	str	r3, [r2, #88]	; 0x58
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <HAL_UART_MspInit+0x80>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	613b      	str	r3, [r7, #16]
 8001390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <HAL_UART_MspInit+0x80>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001396:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <HAL_UART_MspInit+0x80>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <HAL_UART_MspInit+0x80>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = SIM_TX_Pin|SIM_RX_Pin;
 80013aa:	230c      	movs	r3, #12
 80013ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ae:	2302      	movs	r3, #2
 80013b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b6:	2303      	movs	r3, #3
 80013b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013ba:	2307      	movs	r3, #7
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013be:	f107 0314 	add.w	r3, r7, #20
 80013c2:	4619      	mov	r1, r3
 80013c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013c8:	f001 fe16 	bl	8002ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013cc:	bf00      	nop
 80013ce:	3728      	adds	r7, #40	; 0x28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40004400 	.word	0x40004400
 80013d8:	40021000 	.word	0x40021000

080013dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ee:	e7fe      	b.n	80013ee <HardFault_Handler+0x4>

080013f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <MemManage_Handler+0x4>

080013f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013fa:	e7fe      	b.n	80013fa <BusFault_Handler+0x4>

080013fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001400:	e7fe      	b.n	8001400 <UsageFault_Handler+0x4>

08001402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001430:	f000 f8f6 	bl	8001620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}

08001438 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800143c:	4802      	ldr	r0, [pc, #8]	; (8001448 <DMA1_Channel1_IRQHandler+0x10>)
 800143e:	f001 fcfb 	bl	8002e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000338 	.word	0x20000338

0800144c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001454:	4a14      	ldr	r2, [pc, #80]	; (80014a8 <_sbrk+0x5c>)
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <_sbrk+0x60>)
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <_sbrk+0x64>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <_sbrk+0x64>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <_sbrk+0x68>)
 800146c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <_sbrk+0x64>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	429a      	cmp	r2, r3
 800147a:	d207      	bcs.n	800148c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800147c:	f004 f80c 	bl	8005498 <__errno>
 8001480:	4602      	mov	r2, r0
 8001482:	230c      	movs	r3, #12
 8001484:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	e009      	b.n	80014a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <_sbrk+0x64>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001492:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <_sbrk+0x64>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	4a05      	ldr	r2, [pc, #20]	; (80014b0 <_sbrk+0x64>)
 800149c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800149e:	68fb      	ldr	r3, [r7, #12]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20018000 	.word	0x20018000
 80014ac:	00000400 	.word	0x00000400
 80014b0:	20000264 	.word	0x20000264
 80014b4:	20000478 	.word	0x20000478

080014b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014bc:	4b17      	ldr	r3, [pc, #92]	; (800151c <SystemInit+0x64>)
 80014be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014c2:	4a16      	ldr	r2, [pc, #88]	; (800151c <SystemInit+0x64>)
 80014c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <SystemInit+0x68>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a13      	ldr	r2, [pc, #76]	; (8001520 <SystemInit+0x68>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <SystemInit+0x68>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <SystemInit+0x68>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a0f      	ldr	r2, [pc, #60]	; (8001520 <SystemInit+0x68>)
 80014e4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80014e8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80014ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <SystemInit+0x68>)
 80014f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014f4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014f6:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <SystemInit+0x68>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a09      	ldr	r2, [pc, #36]	; (8001520 <SystemInit+0x68>)
 80014fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001500:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <SystemInit+0x68>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001508:	4b04      	ldr	r3, [pc, #16]	; (800151c <SystemInit+0x64>)
 800150a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800150e:	609a      	str	r2, [r3, #8]
#endif
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00
 8001520:	40021000 	.word	0x40021000

08001524 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800155c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001528:	f7ff ffc6 	bl	80014b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800152c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800152e:	e003      	b.n	8001538 <LoopCopyDataInit>

08001530 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001532:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001534:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001536:	3104      	adds	r1, #4

08001538 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001538:	480a      	ldr	r0, [pc, #40]	; (8001564 <LoopForever+0xa>)
	ldr	r3, =_edata
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <LoopForever+0xe>)
	adds	r2, r0, r1
 800153c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800153e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001540:	d3f6      	bcc.n	8001530 <CopyDataInit>
	ldr	r2, =_sbss
 8001542:	4a0a      	ldr	r2, [pc, #40]	; (800156c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001544:	e002      	b.n	800154c <LoopFillZerobss>

08001546 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001546:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001548:	f842 3b04 	str.w	r3, [r2], #4

0800154c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <LoopForever+0x16>)
	cmp	r2, r3
 800154e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001550:	d3f9      	bcc.n	8001546 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001552:	f003 ffa7 	bl	80054a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001556:	f7ff f893 	bl	8000680 <main>

0800155a <LoopForever>:

LoopForever:
    b LoopForever
 800155a:	e7fe      	b.n	800155a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800155c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001560:	0800748c 	.word	0x0800748c
	ldr	r0, =_sdata
 8001564:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001568:	20000244 	.word	0x20000244
	ldr	r2, =_sbss
 800156c:	20000244 	.word	0x20000244
	ldr	r3, = _ebss
 8001570:	20000474 	.word	0x20000474

08001574 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001574:	e7fe      	b.n	8001574 <ADC1_2_IRQHandler>

08001576 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800157c:	2300      	movs	r3, #0
 800157e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001580:	2003      	movs	r0, #3
 8001582:	f001 faff 	bl	8002b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001586:	2000      	movs	r0, #0
 8001588:	f000 f80e 	bl	80015a8 <HAL_InitTick>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d002      	beq.n	8001598 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	71fb      	strb	r3, [r7, #7]
 8001596:	e001      	b.n	800159c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001598:	f7ff fdd2 	bl	8001140 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800159c:	79fb      	ldrb	r3, [r7, #7]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015b0:	2300      	movs	r3, #0
 80015b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015b4:	4b17      	ldr	r3, [pc, #92]	; (8001614 <HAL_InitTick+0x6c>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d023      	beq.n	8001604 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <HAL_InitTick+0x70>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b14      	ldr	r3, [pc, #80]	; (8001614 <HAL_InitTick+0x6c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f001 fb0b 	bl	8002bee <HAL_SYSTICK_Config>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d10f      	bne.n	80015fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b0f      	cmp	r3, #15
 80015e2:	d809      	bhi.n	80015f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e4:	2200      	movs	r2, #0
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ec:	f001 fad5 	bl	8002b9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015f0:	4a0a      	ldr	r2, [pc, #40]	; (800161c <HAL_InitTick+0x74>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e007      	b.n	8001608 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	73fb      	strb	r3, [r7, #15]
 80015fc:	e004      	b.n	8001608 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	73fb      	strb	r3, [r7, #15]
 8001602:	e001      	b.n	8001608 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001608:	7bfb      	ldrb	r3, [r7, #15]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	2000000c 	.word	0x2000000c
 8001618:	20000004 	.word	0x20000004
 800161c:	20000008 	.word	0x20000008

08001620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_IncTick+0x20>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_IncTick+0x24>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a04      	ldr	r2, [pc, #16]	; (8001644 <HAL_IncTick+0x24>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	2000000c 	.word	0x2000000c
 8001644:	2000046c 	.word	0x2000046c

08001648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return uwTick;
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <HAL_GetTick+0x14>)
 800164e:	681b      	ldr	r3, [r3, #0]
}
 8001650:	4618      	mov	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2000046c 	.word	0x2000046c

08001660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001668:	f7ff ffee 	bl	8001648 <HAL_GetTick>
 800166c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001678:	d005      	beq.n	8001686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_Delay+0x40>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001686:	bf00      	nop
 8001688:	f7ff ffde 	bl	8001648 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	429a      	cmp	r2, r3
 8001696:	d8f7      	bhi.n	8001688 <HAL_Delay+0x28>
  {
  }
}
 8001698:	bf00      	nop
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000000c 	.word	0x2000000c

080016a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	609a      	str	r2, [r3, #8]
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	609a      	str	r2, [r3, #8]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3360      	adds	r3, #96	; 0x60
 800171e:	461a      	mov	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <LL_ADC_SetOffset+0x44>)
 800172e:	4013      	ands	r3, r2
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	4313      	orrs	r3, r2
 800173c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001744:	bf00      	nop
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	03fff000 	.word	0x03fff000

08001754 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	3360      	adds	r3, #96	; 0x60
 8001762:	461a      	mov	r2, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001780:	b480      	push	{r7}
 8001782:	b087      	sub	sp, #28
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3360      	adds	r3, #96	; 0x60
 8001790:	461a      	mov	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	431a      	orrs	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017aa:	bf00      	nop
 80017ac:	371c      	adds	r7, #28
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017ca:	2301      	movs	r3, #1
 80017cc:	e000      	b.n	80017d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017dc:	b480      	push	{r7}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3330      	adds	r3, #48	; 0x30
 80017ec:	461a      	mov	r2, r3
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	4413      	add	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	f003 031f 	and.w	r3, r3, #31
 8001806:	211f      	movs	r1, #31
 8001808:	fa01 f303 	lsl.w	r3, r1, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	401a      	ands	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	0e9b      	lsrs	r3, r3, #26
 8001814:	f003 011f 	and.w	r1, r3, #31
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	f003 031f 	and.w	r3, r3, #31
 800181e:	fa01 f303 	lsl.w	r3, r1, r3
 8001822:	431a      	orrs	r2, r3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001828:	bf00      	nop
 800182a:	371c      	adds	r7, #28
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001834:	b480      	push	{r7}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	3314      	adds	r3, #20
 8001844:	461a      	mov	r2, r3
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	0e5b      	lsrs	r3, r3, #25
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	4413      	add	r3, r2
 8001852:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	0d1b      	lsrs	r3, r3, #20
 800185c:	f003 031f 	and.w	r3, r3, #31
 8001860:	2107      	movs	r1, #7
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	401a      	ands	r2, r3
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	0d1b      	lsrs	r3, r3, #20
 800186e:	f003 031f 	and.w	r3, r3, #31
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	fa01 f303 	lsl.w	r3, r1, r3
 8001878:	431a      	orrs	r2, r3
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800187e:	bf00      	nop
 8001880:	371c      	adds	r7, #28
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
	...

0800188c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a4:	43db      	mvns	r3, r3
 80018a6:	401a      	ands	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0318 	and.w	r3, r3, #24
 80018ae:	4908      	ldr	r1, [pc, #32]	; (80018d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80018b0:	40d9      	lsrs	r1, r3
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	400b      	ands	r3, r1
 80018b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018ba:	431a      	orrs	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	0007ffff 	.word	0x0007ffff

080018d4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f003 031f 	and.w	r3, r3, #31
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001900:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	6093      	str	r3, [r2, #8]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001924:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001928:	d101      	bne.n	800192e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800192a:	2301      	movs	r3, #1
 800192c:	e000      	b.n	8001930 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800194c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001950:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001974:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001978:	d101      	bne.n	800197e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800199c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019a0:	f043 0201 	orr.w	r2, r3, #1
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d101      	bne.n	80019cc <LL_ADC_IsEnabled+0x18>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <LL_ADC_IsEnabled+0x1a>
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80019da:	b480      	push	{r7}
 80019dc:	b083      	sub	sp, #12
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019ee:	f043 0204 	orr.w	r2, r3, #4
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 0304 	and.w	r3, r3, #4
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	d101      	bne.n	8001a1a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a16:	2301      	movs	r3, #1
 8001a18:	e000      	b.n	8001a1c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d101      	bne.n	8001a40 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b089      	sub	sp, #36	; 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e134      	b.n	8001cd4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d109      	bne.n	8001a8c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff fb85 	bl	8001188 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ff3f 	bl	8001914 <LL_ADC_IsDeepPowerDownEnabled>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d004      	beq.n	8001aa6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff25 	bl	80018f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff ff5a 	bl	8001964 <LL_ADC_IsInternalRegulatorEnabled>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d113      	bne.n	8001ade <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff ff3e 	bl	800193c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001ac0:	4b86      	ldr	r3, [pc, #536]	; (8001cdc <HAL_ADC_Init+0x28c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	099b      	lsrs	r3, r3, #6
 8001ac6:	4a86      	ldr	r2, [pc, #536]	; (8001ce0 <HAL_ADC_Init+0x290>)
 8001ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8001acc:	099b      	lsrs	r3, r3, #6
 8001ace:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ad0:	e002      	b.n	8001ad8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f9      	bne.n	8001ad2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff3e 	bl	8001964 <LL_ADC_IsInternalRegulatorEnabled>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10d      	bne.n	8001b0a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001af2:	f043 0210 	orr.w	r2, r3, #16
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afe:	f043 0201 	orr.w	r2, r3, #1
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff77 	bl	8001a02 <LL_ADC_REG_IsConversionOngoing>
 8001b14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b1a:	f003 0310 	and.w	r3, r3, #16
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f040 80cf 	bne.w	8001cc2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f040 80cb 	bne.w	8001cc2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b34:	f043 0202 	orr.w	r2, r3, #2
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff37 	bl	80019b4 <LL_ADC_IsEnabled>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d115      	bne.n	8001b78 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b4c:	4865      	ldr	r0, [pc, #404]	; (8001ce4 <HAL_ADC_Init+0x294>)
 8001b4e:	f7ff ff31 	bl	80019b4 <LL_ADC_IsEnabled>
 8001b52:	4604      	mov	r4, r0
 8001b54:	4864      	ldr	r0, [pc, #400]	; (8001ce8 <HAL_ADC_Init+0x298>)
 8001b56:	f7ff ff2d 	bl	80019b4 <LL_ADC_IsEnabled>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	431c      	orrs	r4, r3
 8001b5e:	4863      	ldr	r0, [pc, #396]	; (8001cec <HAL_ADC_Init+0x29c>)
 8001b60:	f7ff ff28 	bl	80019b4 <LL_ADC_IsEnabled>
 8001b64:	4603      	mov	r3, r0
 8001b66:	4323      	orrs	r3, r4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d105      	bne.n	8001b78 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	4619      	mov	r1, r3
 8001b72:	485f      	ldr	r0, [pc, #380]	; (8001cf0 <HAL_ADC_Init+0x2a0>)
 8001b74:	f7ff fd96 	bl	80016a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7e5b      	ldrb	r3, [r3, #25]
 8001b7c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b82:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001b88:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001b8e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b96:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d106      	bne.n	8001bb4 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001baa:	3b01      	subs	r3, #1
 8001bac:	045b      	lsls	r3, r3, #17
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d009      	beq.n	8001bd0 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	4b47      	ldr	r3, [pc, #284]	; (8001cf4 <HAL_ADC_Init+0x2a4>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6812      	ldr	r2, [r2, #0]
 8001bde:	69b9      	ldr	r1, [r7, #24]
 8001be0:	430b      	orrs	r3, r1
 8001be2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff ff0a 	bl	8001a02 <LL_ADC_REG_IsConversionOngoing>
 8001bee:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff ff17 	bl	8001a28 <LL_ADC_INJ_IsConversionOngoing>
 8001bfa:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d13d      	bne.n	8001c7e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d13a      	bne.n	8001c7e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c0c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c14:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c16:	4313      	orrs	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c24:	f023 0302 	bic.w	r3, r3, #2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	69b9      	ldr	r1, [r7, #24]
 8001c2e:	430b      	orrs	r3, r1
 8001c30:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d118      	bne.n	8001c6e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c46:	f023 0304 	bic.w	r3, r3, #4
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c52:	4311      	orrs	r1, r2
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c58:	4311      	orrs	r1, r2
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	431a      	orrs	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f042 0201 	orr.w	r2, r2, #1
 8001c6a:	611a      	str	r2, [r3, #16]
 8001c6c:	e007      	b.n	8001c7e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0201 	bic.w	r2, r2, #1
 8001c7c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d10c      	bne.n	8001ca0 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	f023 010f 	bic.w	r1, r3, #15
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69db      	ldr	r3, [r3, #28]
 8001c94:	1e5a      	subs	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9e:	e007      	b.n	8001cb0 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 020f 	bic.w	r2, r2, #15
 8001cae:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cb4:	f023 0303 	bic.w	r3, r3, #3
 8001cb8:	f043 0201 	orr.w	r2, r3, #1
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	655a      	str	r2, [r3, #84]	; 0x54
 8001cc0:	e007      	b.n	8001cd2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc6:	f043 0210 	orr.w	r2, r3, #16
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3724      	adds	r7, #36	; 0x24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd90      	pop	{r4, r7, pc}
 8001cdc:	20000004 	.word	0x20000004
 8001ce0:	053e2d63 	.word	0x053e2d63
 8001ce4:	50040000 	.word	0x50040000
 8001ce8:	50040100 	.word	0x50040100
 8001cec:	50040200 	.word	0x50040200
 8001cf0:	50040300 	.word	0x50040300
 8001cf4:	fff0c007 	.word	0xfff0c007

08001cf8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d04:	4850      	ldr	r0, [pc, #320]	; (8001e48 <HAL_ADC_Start_DMA+0x150>)
 8001d06:	f7ff fde5 	bl	80018d4 <LL_ADC_GetMultimode>
 8001d0a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fe76 	bl	8001a02 <LL_ADC_REG_IsConversionOngoing>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f040 808e 	bne.w	8001e3a <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x34>
 8001d28:	2302      	movs	r3, #2
 8001d2a:	e089      	b.n	8001e40 <HAL_ADC_Start_DMA+0x148>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d005      	beq.n	8001d46 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	d002      	beq.n	8001d46 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	2b09      	cmp	r3, #9
 8001d44:	d172      	bne.n	8001e2c <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 fc8c 	bl	8002664 <ADC_Enable>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001d50:	7dfb      	ldrb	r3, [r7, #23]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d165      	bne.n	8001e22 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d5e:	f023 0301 	bic.w	r3, r3, #1
 8001d62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a37      	ldr	r2, [pc, #220]	; (8001e4c <HAL_ADC_Start_DMA+0x154>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d002      	beq.n	8001d7a <HAL_ADC_Start_DMA+0x82>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	e000      	b.n	8001d7c <HAL_ADC_Start_DMA+0x84>
 8001d7a:	4b35      	ldr	r3, [pc, #212]	; (8001e50 <HAL_ADC_Start_DMA+0x158>)
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d002      	beq.n	8001d8a <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d105      	bne.n	8001d96 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d006      	beq.n	8001db0 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da6:	f023 0206 	bic.w	r2, r3, #6
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	659a      	str	r2, [r3, #88]	; 0x58
 8001dae:	e002      	b.n	8001db6 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dba:	4a26      	ldr	r2, [pc, #152]	; (8001e54 <HAL_ADC_Start_DMA+0x15c>)
 8001dbc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	4a25      	ldr	r2, [pc, #148]	; (8001e58 <HAL_ADC_Start_DMA+0x160>)
 8001dc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	4a24      	ldr	r2, [pc, #144]	; (8001e5c <HAL_ADC_Start_DMA+0x164>)
 8001dcc:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	221c      	movs	r2, #28
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f042 0210 	orr.w	r2, r2, #16
 8001dec:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	3340      	adds	r3, #64	; 0x40
 8001e08:	4619      	mov	r1, r3
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f000 ffb3 	bl	8002d78 <HAL_DMA_Start_IT>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fddd 	bl	80019da <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001e20:	e00d      	b.n	8001e3e <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001e2a:	e008      	b.n	8001e3e <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e38:	e001      	b.n	8001e3e <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	50040300 	.word	0x50040300
 8001e4c:	50040100 	.word	0x50040100
 8001e50:	50040000 	.word	0x50040000
 8001e54:	08002719 	.word	0x08002719
 8001e58:	080027f1 	.word	0x080027f1
 8001e5c:	0800280d 	.word	0x0800280d

08001e60 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0b6      	sub	sp, #216	; 0xd8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x22>
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e3c6      	b.n	8002638 <HAL_ADC_ConfigChannel+0x7b0>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff fda3 	bl	8001a02 <LL_ADC_REG_IsConversionOngoing>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f040 83a7 	bne.w	8002612 <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d824      	bhi.n	8001f16 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	3b02      	subs	r3, #2
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d81b      	bhi.n	8001f0e <HAL_ADC_ConfigChannel+0x86>
 8001ed6:	a201      	add	r2, pc, #4	; (adr r2, 8001edc <HAL_ADC_ConfigChannel+0x54>)
 8001ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001edc:	08001eed 	.word	0x08001eed
 8001ee0:	08001ef5 	.word	0x08001ef5
 8001ee4:	08001efd 	.word	0x08001efd
 8001ee8:	08001f05 	.word	0x08001f05
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	220c      	movs	r2, #12
 8001ef0:	605a      	str	r2, [r3, #4]
          break;
 8001ef2:	e011      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	2212      	movs	r2, #18
 8001ef8:	605a      	str	r2, [r3, #4]
          break;
 8001efa:	e00d      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2218      	movs	r2, #24
 8001f00:	605a      	str	r2, [r3, #4]
          break;
 8001f02:	e009      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f0a:	605a      	str	r2, [r3, #4]
          break;
 8001f0c:	e004      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2206      	movs	r2, #6
 8001f12:	605a      	str	r2, [r3, #4]
          break;
 8001f14:	e000      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001f16:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	6859      	ldr	r1, [r3, #4]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	f7ff fc59 	bl	80017dc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fd67 	bl	8001a02 <LL_ADC_REG_IsConversionOngoing>
 8001f34:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fd73 	bl	8001a28 <LL_ADC_INJ_IsConversionOngoing>
 8001f42:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 81a6 	bne.w	800229c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f040 81a1 	bne.w	800229c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6818      	ldr	r0, [r3, #0]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6819      	ldr	r1, [r3, #0]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f7ff fc64 	bl	8001834 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	695a      	ldr	r2, [r3, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	08db      	lsrs	r3, r3, #3
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d00a      	beq.n	8001fa4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6919      	ldr	r1, [r3, #16]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001f9e:	f7ff fbb5 	bl	800170c <LL_ADC_SetOffset>
 8001fa2:	e17b      	b.n	800229c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fbd2 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10a      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x148>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff fbc7 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	0e9b      	lsrs	r3, r3, #26
 8001fca:	f003 021f 	and.w	r2, r3, #31
 8001fce:	e01e      	b.n	800200e <HAL_ADC_ConfigChannel+0x186>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fbbc 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001fe6:	fa93 f3a3 	rbit	r3, r3
 8001fea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ff2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001ffe:	2320      	movs	r3, #32
 8002000:	e004      	b.n	800200c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002002:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002006:	fab3 f383 	clz	r3, r3
 800200a:	b2db      	uxtb	r3, r3
 800200c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002016:	2b00      	cmp	r3, #0
 8002018:	d105      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x19e>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0e9b      	lsrs	r3, r3, #26
 8002020:	f003 031f 	and.w	r3, r3, #31
 8002024:	e018      	b.n	8002058 <HAL_ADC_ConfigChannel+0x1d0>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800203a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800203e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002042:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800204a:	2320      	movs	r3, #32
 800204c:	e004      	b.n	8002058 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800204e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002052:	fab3 f383 	clz	r3, r3
 8002056:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002058:	429a      	cmp	r2, r3
 800205a:	d106      	bne.n	800206a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2200      	movs	r2, #0
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff fb8b 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2101      	movs	r1, #1
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fb6f 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800207c:	2b00      	cmp	r3, #0
 800207e:	d10a      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x20e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2101      	movs	r1, #1
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fb64 	bl	8001754 <LL_ADC_GetOffsetChannel>
 800208c:	4603      	mov	r3, r0
 800208e:	0e9b      	lsrs	r3, r3, #26
 8002090:	f003 021f 	and.w	r2, r3, #31
 8002094:	e01e      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x24c>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2101      	movs	r1, #1
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fb59 	bl	8001754 <LL_ADC_GetOffsetChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80020ac:	fa93 f3a3 	rbit	r3, r3
 80020b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80020b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80020bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80020c4:	2320      	movs	r3, #32
 80020c6:	e004      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80020c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d105      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x264>
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	0e9b      	lsrs	r3, r3, #26
 80020e6:	f003 031f 	and.w	r3, r3, #31
 80020ea:	e018      	b.n	800211e <HAL_ADC_ConfigChannel+0x296>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80020f8:	fa93 f3a3 	rbit	r3, r3
 80020fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002100:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002104:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002108:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002110:	2320      	movs	r3, #32
 8002112:	e004      	b.n	800211e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002114:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002118:	fab3 f383 	clz	r3, r3
 800211c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800211e:	429a      	cmp	r2, r3
 8002120:	d106      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	2101      	movs	r1, #1
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fb28 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2102      	movs	r1, #2
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fb0c 	bl	8001754 <LL_ADC_GetOffsetChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10a      	bne.n	800215c <HAL_ADC_ConfigChannel+0x2d4>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2102      	movs	r1, #2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fb01 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8002152:	4603      	mov	r3, r0
 8002154:	0e9b      	lsrs	r3, r3, #26
 8002156:	f003 021f 	and.w	r2, r3, #31
 800215a:	e01e      	b.n	800219a <HAL_ADC_ConfigChannel+0x312>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2102      	movs	r1, #2
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff faf6 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8002168:	4603      	mov	r3, r0
 800216a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800217a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800217e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002182:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800218a:	2320      	movs	r3, #32
 800218c:	e004      	b.n	8002198 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800218e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002192:	fab3 f383 	clz	r3, r3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d105      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x32a>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	0e9b      	lsrs	r3, r3, #26
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	e016      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x358>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80021be:	fa93 f3a3 	rbit	r3, r3
 80021c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80021c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80021ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80021d2:	2320      	movs	r3, #32
 80021d4:	e004      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80021d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021da:	fab3 f383 	clz	r3, r3
 80021de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d106      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2200      	movs	r2, #0
 80021ea:	2102      	movs	r1, #2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fac7 	bl	8001780 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2103      	movs	r1, #3
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff faab 	bl	8001754 <LL_ADC_GetOffsetChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10a      	bne.n	800221e <HAL_ADC_ConfigChannel+0x396>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2103      	movs	r1, #3
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff faa0 	bl	8001754 <LL_ADC_GetOffsetChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	0e9b      	lsrs	r3, r3, #26
 8002218:	f003 021f 	and.w	r2, r3, #31
 800221c:	e017      	b.n	800224e <HAL_ADC_ConfigChannel+0x3c6>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2103      	movs	r1, #3
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fa95 	bl	8001754 <LL_ADC_GetOffsetChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002236:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002238:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800223a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002240:	2320      	movs	r3, #32
 8002242:	e003      	b.n	800224c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002246:	fab3 f383 	clz	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002256:	2b00      	cmp	r3, #0
 8002258:	d105      	bne.n	8002266 <HAL_ADC_ConfigChannel+0x3de>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	0e9b      	lsrs	r3, r3, #26
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	e011      	b.n	800228a <HAL_ADC_ConfigChannel+0x402>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800226e:	fa93 f3a3 	rbit	r3, r3
 8002272:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002276:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002278:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800227e:	2320      	movs	r3, #32
 8002280:	e003      	b.n	800228a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002284:	fab3 f383 	clz	r3, r3
 8002288:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800228a:	429a      	cmp	r2, r3
 800228c:	d106      	bne.n	800229c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2200      	movs	r2, #0
 8002294:	2103      	movs	r1, #3
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fa72 	bl	8001780 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fb87 	bl	80019b4 <LL_ADC_IsEnabled>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f040 813f 	bne.w	800252c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6818      	ldr	r0, [r3, #0]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	6819      	ldr	r1, [r3, #0]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	461a      	mov	r2, r3
 80022bc:	f7ff fae6 	bl	800188c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4a8e      	ldr	r2, [pc, #568]	; (8002500 <HAL_ADC_ConfigChannel+0x678>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	f040 8130 	bne.w	800252c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10b      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x46c>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	0e9b      	lsrs	r3, r3, #26
 80022e2:	3301      	adds	r3, #1
 80022e4:	f003 031f 	and.w	r3, r3, #31
 80022e8:	2b09      	cmp	r3, #9
 80022ea:	bf94      	ite	ls
 80022ec:	2301      	movls	r3, #1
 80022ee:	2300      	movhi	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	e019      	b.n	8002328 <HAL_ADC_ConfigChannel+0x4a0>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002302:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002304:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800230c:	2320      	movs	r3, #32
 800230e:	e003      	b.n	8002318 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002310:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002312:	fab3 f383 	clz	r3, r3
 8002316:	b2db      	uxtb	r3, r3
 8002318:	3301      	adds	r3, #1
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	2b09      	cmp	r3, #9
 8002320:	bf94      	ite	ls
 8002322:	2301      	movls	r3, #1
 8002324:	2300      	movhi	r3, #0
 8002326:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002328:	2b00      	cmp	r3, #0
 800232a:	d079      	beq.n	8002420 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002334:	2b00      	cmp	r3, #0
 8002336:	d107      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x4c0>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	0e9b      	lsrs	r3, r3, #26
 800233e:	3301      	adds	r3, #1
 8002340:	069b      	lsls	r3, r3, #26
 8002342:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002346:	e015      	b.n	8002374 <HAL_ADC_ConfigChannel+0x4ec>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002350:	fa93 f3a3 	rbit	r3, r3
 8002354:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002358:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800235a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002360:	2320      	movs	r3, #32
 8002362:	e003      	b.n	800236c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	3301      	adds	r3, #1
 800236e:	069b      	lsls	r3, r3, #26
 8002370:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800237c:	2b00      	cmp	r3, #0
 800237e:	d109      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x50c>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	0e9b      	lsrs	r3, r3, #26
 8002386:	3301      	adds	r3, #1
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	2101      	movs	r1, #1
 800238e:	fa01 f303 	lsl.w	r3, r1, r3
 8002392:	e017      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x53c>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80023a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023a4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80023a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80023ac:	2320      	movs	r3, #32
 80023ae:	e003      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80023b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b2:	fab3 f383 	clz	r3, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	3301      	adds	r3, #1
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	2101      	movs	r1, #1
 80023c0:	fa01 f303 	lsl.w	r3, r1, r3
 80023c4:	ea42 0103 	orr.w	r1, r2, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10a      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x562>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	0e9b      	lsrs	r3, r3, #26
 80023da:	3301      	adds	r3, #1
 80023dc:	f003 021f 	and.w	r2, r3, #31
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	051b      	lsls	r3, r3, #20
 80023e8:	e018      	b.n	800241c <HAL_ADC_ConfigChannel+0x594>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f2:	fa93 f3a3 	rbit	r3, r3
 80023f6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80023f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80023fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002402:	2320      	movs	r3, #32
 8002404:	e003      	b.n	800240e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002408:	fab3 f383 	clz	r3, r3
 800240c:	b2db      	uxtb	r3, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f003 021f 	and.w	r2, r3, #31
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800241c:	430b      	orrs	r3, r1
 800241e:	e080      	b.n	8002522 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002428:	2b00      	cmp	r3, #0
 800242a:	d107      	bne.n	800243c <HAL_ADC_ConfigChannel+0x5b4>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	0e9b      	lsrs	r3, r3, #26
 8002432:	3301      	adds	r3, #1
 8002434:	069b      	lsls	r3, r3, #26
 8002436:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800243a:	e015      	b.n	8002468 <HAL_ADC_ConfigChannel+0x5e0>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002444:	fa93 f3a3 	rbit	r3, r3
 8002448:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800244a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800244e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002454:	2320      	movs	r3, #32
 8002456:	e003      	b.n	8002460 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800245a:	fab3 f383 	clz	r3, r3
 800245e:	b2db      	uxtb	r3, r3
 8002460:	3301      	adds	r3, #1
 8002462:	069b      	lsls	r3, r3, #26
 8002464:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002470:	2b00      	cmp	r3, #0
 8002472:	d109      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x600>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	0e9b      	lsrs	r3, r3, #26
 800247a:	3301      	adds	r3, #1
 800247c:	f003 031f 	and.w	r3, r3, #31
 8002480:	2101      	movs	r1, #1
 8002482:	fa01 f303 	lsl.w	r3, r1, r3
 8002486:	e017      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x630>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	fa93 f3a3 	rbit	r3, r3
 8002494:	61fb      	str	r3, [r7, #28]
  return result;
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80024a0:	2320      	movs	r3, #32
 80024a2:	e003      	b.n	80024ac <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	fab3 f383 	clz	r3, r3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	3301      	adds	r3, #1
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	2101      	movs	r1, #1
 80024b4:	fa01 f303 	lsl.w	r3, r1, r3
 80024b8:	ea42 0103 	orr.w	r1, r2, r3
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10d      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x65c>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	0e9b      	lsrs	r3, r3, #26
 80024ce:	3301      	adds	r3, #1
 80024d0:	f003 021f 	and.w	r2, r3, #31
 80024d4:	4613      	mov	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	3b1e      	subs	r3, #30
 80024dc:	051b      	lsls	r3, r3, #20
 80024de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024e2:	e01d      	b.n	8002520 <HAL_ADC_ConfigChannel+0x698>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	613b      	str	r3, [r7, #16]
  return result;
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d103      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80024fc:	2320      	movs	r3, #32
 80024fe:	e005      	b.n	800250c <HAL_ADC_ConfigChannel+0x684>
 8002500:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	3301      	adds	r3, #1
 800250e:	f003 021f 	and.w	r2, r3, #31
 8002512:	4613      	mov	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4413      	add	r3, r2
 8002518:	3b1e      	subs	r3, #30
 800251a:	051b      	lsls	r3, r3, #20
 800251c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002520:	430b      	orrs	r3, r1
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	6892      	ldr	r2, [r2, #8]
 8002526:	4619      	mov	r1, r3
 8002528:	f7ff f984 	bl	8001834 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b43      	ldr	r3, [pc, #268]	; (8002640 <HAL_ADC_ConfigChannel+0x7b8>)
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d079      	beq.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002538:	4842      	ldr	r0, [pc, #264]	; (8002644 <HAL_ADC_ConfigChannel+0x7bc>)
 800253a:	f7ff f8d9 	bl	80016f0 <LL_ADC_GetCommonPathInternalCh>
 800253e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a40      	ldr	r2, [pc, #256]	; (8002648 <HAL_ADC_ConfigChannel+0x7c0>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d12b      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800254c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002550:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d125      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a3b      	ldr	r2, [pc, #236]	; (800264c <HAL_ADC_ConfigChannel+0x7c4>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d004      	beq.n	800256c <HAL_ADC_ConfigChannel+0x6e4>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a3a      	ldr	r2, [pc, #232]	; (8002650 <HAL_ADC_ConfigChannel+0x7c8>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d15c      	bne.n	8002626 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800256c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002570:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002574:	4619      	mov	r1, r3
 8002576:	4833      	ldr	r0, [pc, #204]	; (8002644 <HAL_ADC_ConfigChannel+0x7bc>)
 8002578:	f7ff f8a7 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800257c:	4b35      	ldr	r3, [pc, #212]	; (8002654 <HAL_ADC_ConfigChannel+0x7cc>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	099b      	lsrs	r3, r3, #6
 8002582:	4a35      	ldr	r2, [pc, #212]	; (8002658 <HAL_ADC_ConfigChannel+0x7d0>)
 8002584:	fba2 2303 	umull	r2, r3, r2, r3
 8002588:	099a      	lsrs	r2, r3, #6
 800258a:	4613      	mov	r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4413      	add	r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002594:	e002      	b.n	800259c <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	3b01      	subs	r3, #1
 800259a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f9      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025a2:	e040      	b.n	8002626 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a2c      	ldr	r2, [pc, #176]	; (800265c <HAL_ADC_ConfigChannel+0x7d4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d118      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x758>
 80025ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d112      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a23      	ldr	r2, [pc, #140]	; (800264c <HAL_ADC_ConfigChannel+0x7c4>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d004      	beq.n	80025ce <HAL_ADC_ConfigChannel+0x746>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a21      	ldr	r2, [pc, #132]	; (8002650 <HAL_ADC_ConfigChannel+0x7c8>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d12d      	bne.n	800262a <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025d6:	4619      	mov	r1, r3
 80025d8:	481a      	ldr	r0, [pc, #104]	; (8002644 <HAL_ADC_ConfigChannel+0x7bc>)
 80025da:	f7ff f876 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025de:	e024      	b.n	800262a <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a1e      	ldr	r2, [pc, #120]	; (8002660 <HAL_ADC_ConfigChannel+0x7d8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d120      	bne.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80025ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d11a      	bne.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a14      	ldr	r2, [pc, #80]	; (800264c <HAL_ADC_ConfigChannel+0x7c4>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d115      	bne.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002600:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002604:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002608:	4619      	mov	r1, r3
 800260a:	480e      	ldr	r0, [pc, #56]	; (8002644 <HAL_ADC_ConfigChannel+0x7bc>)
 800260c:	f7ff f85d 	bl	80016ca <LL_ADC_SetCommonPathInternalCh>
 8002610:	e00c      	b.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002616:	f043 0220 	orr.w	r2, r3, #32
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002624:	e002      	b.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002626:	bf00      	nop
 8002628:	e000      	b.n	800262c <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800262a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002634:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002638:	4618      	mov	r0, r3
 800263a:	37d8      	adds	r7, #216	; 0xd8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	80080000 	.word	0x80080000
 8002644:	50040300 	.word	0x50040300
 8002648:	c7520000 	.word	0xc7520000
 800264c:	50040000 	.word	0x50040000
 8002650:	50040200 	.word	0x50040200
 8002654:	20000004 	.word	0x20000004
 8002658:	053e2d63 	.word	0x053e2d63
 800265c:	cb840000 	.word	0xcb840000
 8002660:	80000001 	.word	0x80000001

08002664 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff f99f 	bl	80019b4 <LL_ADC_IsEnabled>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d146      	bne.n	800270a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	4b24      	ldr	r3, [pc, #144]	; (8002714 <ADC_Enable+0xb0>)
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00d      	beq.n	80026a6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268e:	f043 0210 	orr.w	r2, r3, #16
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800269a:	f043 0201 	orr.w	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e032      	b.n	800270c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff f96e 	bl	800198c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80026b0:	f7fe ffca 	bl	8001648 <HAL_GetTick>
 80026b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026b6:	e021      	b.n	80026fc <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f979 	bl	80019b4 <LL_ADC_IsEnabled>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d104      	bne.n	80026d2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff f95d 	bl	800198c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026d2:	f7fe ffb9 	bl	8001648 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d90d      	bls.n	80026fc <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e4:	f043 0210 	orr.w	r2, r3, #16
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f0:	f043 0201 	orr.w	r2, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e007      	b.n	800270c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d1d6      	bne.n	80026b8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	8000003f 	.word	0x8000003f

08002718 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002724:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800272e:	2b00      	cmp	r3, #0
 8002730:	d14b      	bne.n	80027ca <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002736:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0308 	and.w	r3, r3, #8
 8002748:	2b00      	cmp	r3, #0
 800274a:	d021      	beq.n	8002790 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff f830 	bl	80017b6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d032      	beq.n	80027c2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d12b      	bne.n	80027c2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d11f      	bne.n	80027c2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002786:	f043 0201 	orr.w	r2, r3, #1
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	655a      	str	r2, [r3, #84]	; 0x54
 800278e:	e018      	b.n	80027c2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d111      	bne.n	80027c2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d105      	bne.n	80027c2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ba:	f043 0201 	orr.w	r2, r3, #1
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027c2:	68f8      	ldr	r0, [r7, #12]
 80027c4:	f7fd ff3c 	bl	8000640 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027c8:	e00e      	b.n	80027e8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f003 0310 	and.w	r3, r3, #16
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f7ff fb4c 	bl	8001e74 <HAL_ADC_ErrorCallback>
}
 80027dc:	e004      	b.n	80027e8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	4798      	blx	r3
}
 80027e8:	bf00      	nop
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f7ff fb2e 	bl	8001e60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002818:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282a:	f043 0204 	orr.w	r2, r3, #4
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7ff fb1e 	bl	8001e74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002838:	bf00      	nop
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <LL_ADC_IsEnabled>:
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <LL_ADC_IsEnabled+0x18>
 8002854:	2301      	movs	r3, #1
 8002856:	e000      	b.n	800285a <LL_ADC_IsEnabled+0x1a>
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <LL_ADC_REG_IsConversionOngoing>:
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d101      	bne.n	800287e <LL_ADC_REG_IsConversionOngoing+0x18>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800288c:	b590      	push	{r4, r7, lr}
 800288e:	b09f      	sub	sp, #124	; 0x7c
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e08f      	b.n	80029ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a47      	ldr	r2, [pc, #284]	; (80029d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d102      	bne.n	80028c2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80028bc:	4b46      	ldr	r3, [pc, #280]	; (80029d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80028be:	60bb      	str	r3, [r7, #8]
 80028c0:	e001      	b.n	80028c6 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10b      	bne.n	80028e4 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d0:	f043 0220 	orr.w	r2, r3, #32
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e072      	b.n	80029ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff ffbd 	bl	8002866 <LL_ADC_REG_IsConversionOngoing>
 80028ec:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff ffb7 	bl	8002866 <LL_ADC_REG_IsConversionOngoing>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d154      	bne.n	80029a8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80028fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002900:	2b00      	cmp	r3, #0
 8002902:	d151      	bne.n	80029a8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002904:	4b35      	ldr	r3, [pc, #212]	; (80029dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002906:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d02c      	beq.n	800296a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	6859      	ldr	r1, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002922:	035b      	lsls	r3, r3, #13
 8002924:	430b      	orrs	r3, r1
 8002926:	431a      	orrs	r2, r3
 8002928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800292a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800292c:	4829      	ldr	r0, [pc, #164]	; (80029d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800292e:	f7ff ff87 	bl	8002840 <LL_ADC_IsEnabled>
 8002932:	4604      	mov	r4, r0
 8002934:	4828      	ldr	r0, [pc, #160]	; (80029d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002936:	f7ff ff83 	bl	8002840 <LL_ADC_IsEnabled>
 800293a:	4603      	mov	r3, r0
 800293c:	431c      	orrs	r4, r3
 800293e:	4828      	ldr	r0, [pc, #160]	; (80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002940:	f7ff ff7e 	bl	8002840 <LL_ADC_IsEnabled>
 8002944:	4603      	mov	r3, r0
 8002946:	4323      	orrs	r3, r4
 8002948:	2b00      	cmp	r3, #0
 800294a:	d137      	bne.n	80029bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800294c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002954:	f023 030f 	bic.w	r3, r3, #15
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	6811      	ldr	r1, [r2, #0]
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	6892      	ldr	r2, [r2, #8]
 8002960:	430a      	orrs	r2, r1
 8002962:	431a      	orrs	r2, r3
 8002964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002966:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002968:	e028      	b.n	80029bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800296a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002974:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002976:	4817      	ldr	r0, [pc, #92]	; (80029d4 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002978:	f7ff ff62 	bl	8002840 <LL_ADC_IsEnabled>
 800297c:	4604      	mov	r4, r0
 800297e:	4816      	ldr	r0, [pc, #88]	; (80029d8 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002980:	f7ff ff5e 	bl	8002840 <LL_ADC_IsEnabled>
 8002984:	4603      	mov	r3, r0
 8002986:	431c      	orrs	r4, r3
 8002988:	4815      	ldr	r0, [pc, #84]	; (80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800298a:	f7ff ff59 	bl	8002840 <LL_ADC_IsEnabled>
 800298e:	4603      	mov	r3, r0
 8002990:	4323      	orrs	r3, r4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d112      	bne.n	80029bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800299e:	f023 030f 	bic.w	r3, r3, #15
 80029a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80029a4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029a6:	e009      	b.n	80029bc <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ac:	f043 0220 	orr.w	r2, r3, #32
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80029ba:	e000      	b.n	80029be <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80029c6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	377c      	adds	r7, #124	; 0x7c
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd90      	pop	{r4, r7, pc}
 80029d2:	bf00      	nop
 80029d4:	50040000 	.word	0x50040000
 80029d8:	50040100 	.word	0x50040100
 80029dc:	50040300 	.word	0x50040300
 80029e0:	50040200 	.word	0x50040200

080029e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <__NVIC_SetPriorityGrouping+0x44>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a00:	4013      	ands	r3, r2
 8002a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a16:	4a04      	ldr	r2, [pc, #16]	; (8002a28 <__NVIC_SetPriorityGrouping+0x44>)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	60d3      	str	r3, [r2, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a30:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <__NVIC_GetPriorityGrouping+0x18>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	0a1b      	lsrs	r3, r3, #8
 8002a36:	f003 0307 	and.w	r3, r3, #7
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	e000ed00 	.word	0xe000ed00

08002a48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	db0b      	blt.n	8002a72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	f003 021f 	and.w	r2, r3, #31
 8002a60:	4907      	ldr	r1, [pc, #28]	; (8002a80 <__NVIC_EnableIRQ+0x38>)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	095b      	lsrs	r3, r3, #5
 8002a68:	2001      	movs	r0, #1
 8002a6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	e000e100 	.word	0xe000e100

08002a84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	6039      	str	r1, [r7, #0]
 8002a8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	db0a      	blt.n	8002aae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	490c      	ldr	r1, [pc, #48]	; (8002ad0 <__NVIC_SetPriority+0x4c>)
 8002a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa2:	0112      	lsls	r2, r2, #4
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aac:	e00a      	b.n	8002ac4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	4908      	ldr	r1, [pc, #32]	; (8002ad4 <__NVIC_SetPriority+0x50>)
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	3b04      	subs	r3, #4
 8002abc:	0112      	lsls	r2, r2, #4
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	761a      	strb	r2, [r3, #24]
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	e000e100 	.word	0xe000e100
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b089      	sub	sp, #36	; 0x24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	f1c3 0307 	rsb	r3, r3, #7
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	bf28      	it	cs
 8002af6:	2304      	movcs	r3, #4
 8002af8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	3304      	adds	r3, #4
 8002afe:	2b06      	cmp	r3, #6
 8002b00:	d902      	bls.n	8002b08 <NVIC_EncodePriority+0x30>
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	3b03      	subs	r3, #3
 8002b06:	e000      	b.n	8002b0a <NVIC_EncodePriority+0x32>
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	43da      	mvns	r2, r3
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	401a      	ands	r2, r3
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b20:	f04f 31ff 	mov.w	r1, #4294967295
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2a:	43d9      	mvns	r1, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b30:	4313      	orrs	r3, r2
         );
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3724      	adds	r7, #36	; 0x24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
	...

08002b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b50:	d301      	bcc.n	8002b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b52:	2301      	movs	r3, #1
 8002b54:	e00f      	b.n	8002b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b56:	4a0a      	ldr	r2, [pc, #40]	; (8002b80 <SysTick_Config+0x40>)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b5e:	210f      	movs	r1, #15
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	f7ff ff8e 	bl	8002a84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b68:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <SysTick_Config+0x40>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b6e:	4b04      	ldr	r3, [pc, #16]	; (8002b80 <SysTick_Config+0x40>)
 8002b70:	2207      	movs	r2, #7
 8002b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	e000e010 	.word	0xe000e010

08002b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff ff29 	bl	80029e4 <__NVIC_SetPriorityGrouping>
}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b086      	sub	sp, #24
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
 8002ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bac:	f7ff ff3e 	bl	8002a2c <__NVIC_GetPriorityGrouping>
 8002bb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	68b9      	ldr	r1, [r7, #8]
 8002bb6:	6978      	ldr	r0, [r7, #20]
 8002bb8:	f7ff ff8e 	bl	8002ad8 <NVIC_EncodePriority>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc2:	4611      	mov	r1, r2
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff5d 	bl	8002a84 <__NVIC_SetPriority>
}
 8002bca:	bf00      	nop
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	4603      	mov	r3, r0
 8002bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff31 	bl	8002a48 <__NVIC_EnableIRQ>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f7ff ffa2 	bl	8002b40 <SysTick_Config>
 8002bfc:	4603      	mov	r3, r0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
	...

08002c08 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e098      	b.n	8002d4c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	4b4d      	ldr	r3, [pc, #308]	; (8002d58 <HAL_DMA_Init+0x150>)
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d80f      	bhi.n	8002c46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	4b4b      	ldr	r3, [pc, #300]	; (8002d5c <HAL_DMA_Init+0x154>)
 8002c2e:	4413      	add	r3, r2
 8002c30:	4a4b      	ldr	r2, [pc, #300]	; (8002d60 <HAL_DMA_Init+0x158>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	091b      	lsrs	r3, r3, #4
 8002c38:	009a      	lsls	r2, r3, #2
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a48      	ldr	r2, [pc, #288]	; (8002d64 <HAL_DMA_Init+0x15c>)
 8002c42:	641a      	str	r2, [r3, #64]	; 0x40
 8002c44:	e00e      	b.n	8002c64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <HAL_DMA_Init+0x160>)
 8002c4e:	4413      	add	r3, r2
 8002c50:	4a43      	ldr	r2, [pc, #268]	; (8002d60 <HAL_DMA_Init+0x158>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	009a      	lsls	r2, r3, #2
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a42      	ldr	r2, [pc, #264]	; (8002d6c <HAL_DMA_Init+0x164>)
 8002c62:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cbe:	d039      	beq.n	8002d34 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	4a27      	ldr	r2, [pc, #156]	; (8002d64 <HAL_DMA_Init+0x15c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d11a      	bne.n	8002d00 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002cca:	4b29      	ldr	r3, [pc, #164]	; (8002d70 <HAL_DMA_Init+0x168>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	f003 031c 	and.w	r3, r3, #28
 8002cd6:	210f      	movs	r1, #15
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	4924      	ldr	r1, [pc, #144]	; (8002d70 <HAL_DMA_Init+0x168>)
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ce4:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <HAL_DMA_Init+0x168>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6859      	ldr	r1, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf0:	f003 031c 	and.w	r3, r3, #28
 8002cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf8:	491d      	ldr	r1, [pc, #116]	; (8002d70 <HAL_DMA_Init+0x168>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	600b      	str	r3, [r1, #0]
 8002cfe:	e019      	b.n	8002d34 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002d00:	4b1c      	ldr	r3, [pc, #112]	; (8002d74 <HAL_DMA_Init+0x16c>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d08:	f003 031c 	and.w	r3, r3, #28
 8002d0c:	210f      	movs	r1, #15
 8002d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	4917      	ldr	r1, [pc, #92]	; (8002d74 <HAL_DMA_Init+0x16c>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002d1a:	4b16      	ldr	r3, [pc, #88]	; (8002d74 <HAL_DMA_Init+0x16c>)
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6859      	ldr	r1, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d26:	f003 031c 	and.w	r3, r3, #28
 8002d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2e:	4911      	ldr	r1, [pc, #68]	; (8002d74 <HAL_DMA_Init+0x16c>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	40020407 	.word	0x40020407
 8002d5c:	bffdfff8 	.word	0xbffdfff8
 8002d60:	cccccccd 	.word	0xcccccccd
 8002d64:	40020000 	.word	0x40020000
 8002d68:	bffdfbf8 	.word	0xbffdfbf8
 8002d6c:	40020400 	.word	0x40020400
 8002d70:	400200a8 	.word	0x400200a8
 8002d74:	400204a8 	.word	0x400204a8

08002d78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d86:	2300      	movs	r3, #0
 8002d88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <HAL_DMA_Start_IT+0x20>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e04b      	b.n	8002e30 <HAL_DMA_Start_IT+0xb8>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d13a      	bne.n	8002e22 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2202      	movs	r2, #2
 8002db0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0201 	bic.w	r2, r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 f8e0 	bl	8002f96 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d008      	beq.n	8002df0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f042 020e 	orr.w	r2, r2, #14
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	e00f      	b.n	8002e10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0204 	bic.w	r2, r2, #4
 8002dfe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 020a 	orr.w	r2, r2, #10
 8002e0e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e005      	b.n	8002e2e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e54:	f003 031c 	and.w	r3, r3, #28
 8002e58:	2204      	movs	r2, #4
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d026      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x7a>
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d021      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d107      	bne.n	8002e8c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 0204 	bic.w	r2, r2, #4
 8002e8a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e90:	f003 021c 	and.w	r2, r3, #28
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	2104      	movs	r1, #4
 8002e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e9e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d071      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002eb0:	e06c      	b.n	8002f8c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	f003 031c 	and.w	r3, r3, #28
 8002eba:	2202      	movs	r2, #2
 8002ebc:	409a      	lsls	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d02e      	beq.n	8002f24 <HAL_DMA_IRQHandler+0xec>
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d029      	beq.n	8002f24 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10b      	bne.n	8002ef6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 020a 	bic.w	r2, r2, #10
 8002eec:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002efa:	f003 021c 	and.w	r2, r3, #28
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	2102      	movs	r1, #2
 8002f04:	fa01 f202 	lsl.w	r2, r1, r2
 8002f08:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d038      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f22:	e033      	b.n	8002f8c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f28:	f003 031c 	and.w	r3, r3, #28
 8002f2c:	2208      	movs	r2, #8
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4013      	ands	r3, r2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d02a      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x156>
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d025      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 020e 	bic.w	r2, r2, #14
 8002f50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f56:	f003 021c 	and.w	r2, r3, #28
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	2101      	movs	r1, #1
 8002f60:	fa01 f202 	lsl.w	r2, r1, r2
 8002f64:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d004      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002f8c:	bf00      	nop
 8002f8e:	bf00      	nop
}
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b085      	sub	sp, #20
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	607a      	str	r2, [r7, #4]
 8002fa2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	f003 021c 	and.w	r2, r3, #28
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d108      	bne.n	8002fda <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002fd8:	e007      	b.n	8002fea <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	60da      	str	r2, [r3, #12]
}
 8002fea:	bf00      	nop
 8002fec:	3714      	adds	r7, #20
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b087      	sub	sp, #28
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003006:	e17f      	b.n	8003308 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	2101      	movs	r1, #1
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	4013      	ands	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 8171 	beq.w	8003302 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d00b      	beq.n	8003040 <HAL_GPIO_Init+0x48>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b02      	cmp	r3, #2
 800302e:	d007      	beq.n	8003040 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003034:	2b11      	cmp	r3, #17
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b12      	cmp	r3, #18
 800303e:	d130      	bne.n	80030a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	2203      	movs	r2, #3
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003076:	2201      	movs	r2, #1
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43db      	mvns	r3, r3
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	091b      	lsrs	r3, r3, #4
 800308c:	f003 0201 	and.w	r2, r3, #1
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d118      	bne.n	80030e0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80030b4:	2201      	movs	r2, #1
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4013      	ands	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	08db      	lsrs	r3, r3, #3
 80030ca:	f003 0201 	and.w	r2, r3, #1
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	693a      	ldr	r2, [r7, #16]
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	2203      	movs	r2, #3
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	4013      	ands	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4313      	orrs	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d003      	beq.n	8003120 <HAL_GPIO_Init+0x128>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b12      	cmp	r3, #18
 800311e:	d123      	bne.n	8003168 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	08da      	lsrs	r2, r3, #3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3208      	adds	r2, #8
 8003128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800312c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f003 0307 	and.w	r3, r3, #7
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	220f      	movs	r2, #15
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	43db      	mvns	r3, r3
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	4013      	ands	r3, r2
 8003142:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	08da      	lsrs	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3208      	adds	r2, #8
 8003162:	6939      	ldr	r1, [r7, #16]
 8003164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	2203      	movs	r2, #3
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	43db      	mvns	r3, r3
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	4013      	ands	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0203 	and.w	r2, r3, #3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	4313      	orrs	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80ac 	beq.w	8003302 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	4b5e      	ldr	r3, [pc, #376]	; (8003324 <HAL_GPIO_Init+0x32c>)
 80031ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ae:	4a5d      	ldr	r2, [pc, #372]	; (8003324 <HAL_GPIO_Init+0x32c>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6613      	str	r3, [r2, #96]	; 0x60
 80031b6:	4b5b      	ldr	r3, [pc, #364]	; (8003324 <HAL_GPIO_Init+0x32c>)
 80031b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031c2:	4a59      	ldr	r2, [pc, #356]	; (8003328 <HAL_GPIO_Init+0x330>)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	089b      	lsrs	r3, r3, #2
 80031c8:	3302      	adds	r3, #2
 80031ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	220f      	movs	r2, #15
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031ec:	d025      	beq.n	800323a <HAL_GPIO_Init+0x242>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a4e      	ldr	r2, [pc, #312]	; (800332c <HAL_GPIO_Init+0x334>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d01f      	beq.n	8003236 <HAL_GPIO_Init+0x23e>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a4d      	ldr	r2, [pc, #308]	; (8003330 <HAL_GPIO_Init+0x338>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d019      	beq.n	8003232 <HAL_GPIO_Init+0x23a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a4c      	ldr	r2, [pc, #304]	; (8003334 <HAL_GPIO_Init+0x33c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_GPIO_Init+0x236>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a4b      	ldr	r2, [pc, #300]	; (8003338 <HAL_GPIO_Init+0x340>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00d      	beq.n	800322a <HAL_GPIO_Init+0x232>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a4a      	ldr	r2, [pc, #296]	; (800333c <HAL_GPIO_Init+0x344>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d007      	beq.n	8003226 <HAL_GPIO_Init+0x22e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a49      	ldr	r2, [pc, #292]	; (8003340 <HAL_GPIO_Init+0x348>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d101      	bne.n	8003222 <HAL_GPIO_Init+0x22a>
 800321e:	2306      	movs	r3, #6
 8003220:	e00c      	b.n	800323c <HAL_GPIO_Init+0x244>
 8003222:	2307      	movs	r3, #7
 8003224:	e00a      	b.n	800323c <HAL_GPIO_Init+0x244>
 8003226:	2305      	movs	r3, #5
 8003228:	e008      	b.n	800323c <HAL_GPIO_Init+0x244>
 800322a:	2304      	movs	r3, #4
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x244>
 800322e:	2303      	movs	r3, #3
 8003230:	e004      	b.n	800323c <HAL_GPIO_Init+0x244>
 8003232:	2302      	movs	r3, #2
 8003234:	e002      	b.n	800323c <HAL_GPIO_Init+0x244>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <HAL_GPIO_Init+0x244>
 800323a:	2300      	movs	r3, #0
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	f002 0203 	and.w	r2, r2, #3
 8003242:	0092      	lsls	r2, r2, #2
 8003244:	4093      	lsls	r3, r2
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800324c:	4936      	ldr	r1, [pc, #216]	; (8003328 <HAL_GPIO_Init+0x330>)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	089b      	lsrs	r3, r3, #2
 8003252:	3302      	adds	r3, #2
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800325a:	4b3a      	ldr	r3, [pc, #232]	; (8003344 <HAL_GPIO_Init+0x34c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	43db      	mvns	r3, r3
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4013      	ands	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800327e:	4a31      	ldr	r2, [pc, #196]	; (8003344 <HAL_GPIO_Init+0x34c>)
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003284:	4b2f      	ldr	r3, [pc, #188]	; (8003344 <HAL_GPIO_Init+0x34c>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	43db      	mvns	r3, r3
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4013      	ands	r3, r2
 8003292:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032a8:	4a26      	ldr	r2, [pc, #152]	; (8003344 <HAL_GPIO_Init+0x34c>)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032ae:	4b25      	ldr	r3, [pc, #148]	; (8003344 <HAL_GPIO_Init+0x34c>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	4013      	ands	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032d2:	4a1c      	ldr	r2, [pc, #112]	; (8003344 <HAL_GPIO_Init+0x34c>)
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032d8:	4b1a      	ldr	r3, [pc, #104]	; (8003344 <HAL_GPIO_Init+0x34c>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	4013      	ands	r3, r2
 80032e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032fc:	4a11      	ldr	r2, [pc, #68]	; (8003344 <HAL_GPIO_Init+0x34c>)
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	3301      	adds	r3, #1
 8003306:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	fa22 f303 	lsr.w	r3, r2, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	f47f ae78 	bne.w	8003008 <HAL_GPIO_Init+0x10>
  }
}
 8003318:	bf00      	nop
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	40021000 	.word	0x40021000
 8003328:	40010000 	.word	0x40010000
 800332c:	48000400 	.word	0x48000400
 8003330:	48000800 	.word	0x48000800
 8003334:	48000c00 	.word	0x48000c00
 8003338:	48001000 	.word	0x48001000
 800333c:	48001400 	.word	0x48001400
 8003340:	48001800 	.word	0x48001800
 8003344:	40010400 	.word	0x40010400

08003348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
 8003354:	4613      	mov	r3, r2
 8003356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003358:	787b      	ldrb	r3, [r7, #1]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800335e:	887a      	ldrh	r2, [r7, #2]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003364:	e002      	b.n	800336c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003366:	887a      	ldrh	r2, [r7, #2]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800338a:	887a      	ldrh	r2, [r7, #2]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4013      	ands	r3, r2
 8003390:	041a      	lsls	r2, r3, #16
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	43d9      	mvns	r1, r3
 8003396:	887b      	ldrh	r3, [r7, #2]
 8003398:	400b      	ands	r3, r1
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	619a      	str	r2, [r3, #24]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40007000 	.word	0x40007000

080033c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033d6:	d130      	bne.n	800343a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80033d8:	4b23      	ldr	r3, [pc, #140]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80033e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033e4:	d038      	beq.n	8003458 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033e6:	4b20      	ldr	r3, [pc, #128]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033ee:	4a1e      	ldr	r2, [pc, #120]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033f6:	4b1d      	ldr	r3, [pc, #116]	; (800346c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2232      	movs	r2, #50	; 0x32
 80033fc:	fb02 f303 	mul.w	r3, r2, r3
 8003400:	4a1b      	ldr	r2, [pc, #108]	; (8003470 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003402:	fba2 2303 	umull	r2, r3, r2, r3
 8003406:	0c9b      	lsrs	r3, r3, #18
 8003408:	3301      	adds	r3, #1
 800340a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800340c:	e002      	b.n	8003414 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3b01      	subs	r3, #1
 8003412:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003414:	4b14      	ldr	r3, [pc, #80]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800341c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003420:	d102      	bne.n	8003428 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f2      	bne.n	800340e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003434:	d110      	bne.n	8003458 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e00f      	b.n	800345a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800343a:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003446:	d007      	beq.n	8003458 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003448:	4b07      	ldr	r3, [pc, #28]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003450:	4a05      	ldr	r2, [pc, #20]	; (8003468 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003452:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003456:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40007000 	.word	0x40007000
 800346c:	20000004 	.word	0x20000004
 8003470:	431bde83 	.word	0x431bde83

08003474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b088      	sub	sp, #32
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e3d4      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003486:	4ba1      	ldr	r3, [pc, #644]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 030c 	and.w	r3, r3, #12
 800348e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003490:	4b9e      	ldr	r3, [pc, #632]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 80e4 	beq.w	8003670 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d007      	beq.n	80034be <HAL_RCC_OscConfig+0x4a>
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	f040 808b 	bne.w	80035cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	f040 8087 	bne.w	80035cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034be:	4b93      	ldr	r3, [pc, #588]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d005      	beq.n	80034d6 <HAL_RCC_OscConfig+0x62>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e3ac      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1a      	ldr	r2, [r3, #32]
 80034da:	4b8c      	ldr	r3, [pc, #560]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d004      	beq.n	80034f0 <HAL_RCC_OscConfig+0x7c>
 80034e6:	4b89      	ldr	r3, [pc, #548]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034ee:	e005      	b.n	80034fc <HAL_RCC_OscConfig+0x88>
 80034f0:	4b86      	ldr	r3, [pc, #536]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80034f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034f6:	091b      	lsrs	r3, r3, #4
 80034f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d223      	bcs.n	8003548 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	4618      	mov	r0, r3
 8003506:	f000 fd3f 	bl	8003f88 <RCC_SetFlashLatencyFromMSIRange>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e38d      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003514:	4b7d      	ldr	r3, [pc, #500]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a7c      	ldr	r2, [pc, #496]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800351a:	f043 0308 	orr.w	r3, r3, #8
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b7a      	ldr	r3, [pc, #488]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	4977      	ldr	r1, [pc, #476]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800352e:	4313      	orrs	r3, r2
 8003530:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003532:	4b76      	ldr	r3, [pc, #472]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	4972      	ldr	r1, [pc, #456]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
 8003546:	e025      	b.n	8003594 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003548:	4b70      	ldr	r3, [pc, #448]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a6f      	ldr	r2, [pc, #444]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800354e:	f043 0308 	orr.w	r3, r3, #8
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	4b6d      	ldr	r3, [pc, #436]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	496a      	ldr	r1, [pc, #424]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003562:	4313      	orrs	r3, r2
 8003564:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003566:	4b69      	ldr	r3, [pc, #420]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	021b      	lsls	r3, r3, #8
 8003574:	4965      	ldr	r1, [pc, #404]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003576:	4313      	orrs	r3, r2
 8003578:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d109      	bne.n	8003594 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	4618      	mov	r0, r3
 8003586:	f000 fcff 	bl	8003f88 <RCC_SetFlashLatencyFromMSIRange>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e34d      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003594:	f000 fc36 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8003598:	4601      	mov	r1, r0
 800359a:	4b5c      	ldr	r3, [pc, #368]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	091b      	lsrs	r3, r3, #4
 80035a0:	f003 030f 	and.w	r3, r3, #15
 80035a4:	4a5a      	ldr	r2, [pc, #360]	; (8003710 <HAL_RCC_OscConfig+0x29c>)
 80035a6:	5cd3      	ldrb	r3, [r2, r3]
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	fa21 f303 	lsr.w	r3, r1, r3
 80035b0:	4a58      	ldr	r2, [pc, #352]	; (8003714 <HAL_RCC_OscConfig+0x2a0>)
 80035b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80035b4:	4b58      	ldr	r3, [pc, #352]	; (8003718 <HAL_RCC_OscConfig+0x2a4>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fd fff5 	bl	80015a8 <HAL_InitTick>
 80035be:	4603      	mov	r3, r0
 80035c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d052      	beq.n	800366e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80035c8:	7bfb      	ldrb	r3, [r7, #15]
 80035ca:	e331      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d032      	beq.n	800363a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035d4:	4b4d      	ldr	r3, [pc, #308]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a4c      	ldr	r2, [pc, #304]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035e0:	f7fe f832 	bl	8001648 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035e8:	f7fe f82e 	bl	8001648 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e31a      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035fa:	4b44      	ldr	r3, [pc, #272]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003606:	4b41      	ldr	r3, [pc, #260]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a40      	ldr	r2, [pc, #256]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800360c:	f043 0308 	orr.w	r3, r3, #8
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b3e      	ldr	r3, [pc, #248]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	493b      	ldr	r1, [pc, #236]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003620:	4313      	orrs	r3, r2
 8003622:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003624:	4b39      	ldr	r3, [pc, #228]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	021b      	lsls	r3, r3, #8
 8003632:	4936      	ldr	r1, [pc, #216]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003634:	4313      	orrs	r3, r2
 8003636:	604b      	str	r3, [r1, #4]
 8003638:	e01a      	b.n	8003670 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800363a:	4b34      	ldr	r3, [pc, #208]	; (800370c <HAL_RCC_OscConfig+0x298>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a33      	ldr	r2, [pc, #204]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003640:	f023 0301 	bic.w	r3, r3, #1
 8003644:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003646:	f7fd ffff 	bl	8001648 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800364e:	f7fd fffb 	bl	8001648 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e2e7      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003660:	4b2a      	ldr	r3, [pc, #168]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1f0      	bne.n	800364e <HAL_RCC_OscConfig+0x1da>
 800366c:	e000      	b.n	8003670 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800366e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d074      	beq.n	8003766 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	2b08      	cmp	r3, #8
 8003680:	d005      	beq.n	800368e <HAL_RCC_OscConfig+0x21a>
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	d10e      	bne.n	80036a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2b03      	cmp	r3, #3
 800368c:	d10b      	bne.n	80036a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800368e:	4b1f      	ldr	r3, [pc, #124]	; (800370c <HAL_RCC_OscConfig+0x298>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d064      	beq.n	8003764 <HAL_RCC_OscConfig+0x2f0>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d160      	bne.n	8003764 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e2c4      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ae:	d106      	bne.n	80036be <HAL_RCC_OscConfig+0x24a>
 80036b0:	4b16      	ldr	r3, [pc, #88]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a15      	ldr	r2, [pc, #84]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	e01d      	b.n	80036fa <HAL_RCC_OscConfig+0x286>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036c6:	d10c      	bne.n	80036e2 <HAL_RCC_OscConfig+0x26e>
 80036c8:	4b10      	ldr	r3, [pc, #64]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a0f      	ldr	r2, [pc, #60]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	4b0d      	ldr	r3, [pc, #52]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a0c      	ldr	r2, [pc, #48]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	e00b      	b.n	80036fa <HAL_RCC_OscConfig+0x286>
 80036e2:	4b0a      	ldr	r3, [pc, #40]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a09      	ldr	r2, [pc, #36]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	4b07      	ldr	r3, [pc, #28]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a06      	ldr	r2, [pc, #24]	; (800370c <HAL_RCC_OscConfig+0x298>)
 80036f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036f8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d01c      	beq.n	800373c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003702:	f7fd ffa1 	bl	8001648 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003708:	e011      	b.n	800372e <HAL_RCC_OscConfig+0x2ba>
 800370a:	bf00      	nop
 800370c:	40021000 	.word	0x40021000
 8003710:	08007184 	.word	0x08007184
 8003714:	20000004 	.word	0x20000004
 8003718:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800371c:	f7fd ff94 	bl	8001648 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b64      	cmp	r3, #100	; 0x64
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e280      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800372e:	4baf      	ldr	r3, [pc, #700]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0f0      	beq.n	800371c <HAL_RCC_OscConfig+0x2a8>
 800373a:	e014      	b.n	8003766 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373c:	f7fd ff84 	bl	8001648 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003744:	f7fd ff80 	bl	8001648 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b64      	cmp	r3, #100	; 0x64
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e26c      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003756:	4ba5      	ldr	r3, [pc, #660]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x2d0>
 8003762:	e000      	b.n	8003766 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d060      	beq.n	8003834 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b04      	cmp	r3, #4
 8003776:	d005      	beq.n	8003784 <HAL_RCC_OscConfig+0x310>
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2b0c      	cmp	r3, #12
 800377c:	d119      	bne.n	80037b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2b02      	cmp	r3, #2
 8003782:	d116      	bne.n	80037b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003784:	4b99      	ldr	r3, [pc, #612]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_RCC_OscConfig+0x328>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e249      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379c:	4b93      	ldr	r3, [pc, #588]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	061b      	lsls	r3, r3, #24
 80037aa:	4990      	ldr	r1, [pc, #576]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037b0:	e040      	b.n	8003834 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d023      	beq.n	8003802 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037ba:	4b8c      	ldr	r3, [pc, #560]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a8b      	ldr	r2, [pc, #556]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c6:	f7fd ff3f 	bl	8001648 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ce:	f7fd ff3b 	bl	8001648 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e227      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037e0:	4b82      	ldr	r3, [pc, #520]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ec:	4b7f      	ldr	r3, [pc, #508]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	061b      	lsls	r3, r3, #24
 80037fa:	497c      	ldr	r1, [pc, #496]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	604b      	str	r3, [r1, #4]
 8003800:	e018      	b.n	8003834 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003802:	4b7a      	ldr	r3, [pc, #488]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a79      	ldr	r2, [pc, #484]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003808:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800380c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380e:	f7fd ff1b 	bl	8001648 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003816:	f7fd ff17 	bl	8001648 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e203      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003828:	4b70      	ldr	r3, [pc, #448]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1f0      	bne.n	8003816 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b00      	cmp	r3, #0
 800383e:	d03c      	beq.n	80038ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d01c      	beq.n	8003882 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003848:	4b68      	ldr	r3, [pc, #416]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800384a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800384e:	4a67      	ldr	r2, [pc, #412]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003858:	f7fd fef6 	bl	8001648 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003860:	f7fd fef2 	bl	8001648 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b02      	cmp	r3, #2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e1de      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003872:	4b5e      	ldr	r3, [pc, #376]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003874:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0ef      	beq.n	8003860 <HAL_RCC_OscConfig+0x3ec>
 8003880:	e01b      	b.n	80038ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003882:	4b5a      	ldr	r3, [pc, #360]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003884:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003888:	4a58      	ldr	r2, [pc, #352]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800388a:	f023 0301 	bic.w	r3, r3, #1
 800388e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003892:	f7fd fed9 	bl	8001648 <HAL_GetTick>
 8003896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800389a:	f7fd fed5 	bl	8001648 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e1c1      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038ac:	4b4f      	ldr	r3, [pc, #316]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80038ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1ef      	bne.n	800389a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 80a6 	beq.w	8003a14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038c8:	2300      	movs	r3, #0
 80038ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80038cc:	4b47      	ldr	r3, [pc, #284]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80038ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10d      	bne.n	80038f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038d8:	4b44      	ldr	r3, [pc, #272]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80038da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038dc:	4a43      	ldr	r2, [pc, #268]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80038de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e2:	6593      	str	r3, [r2, #88]	; 0x58
 80038e4:	4b41      	ldr	r3, [pc, #260]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80038e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038f0:	2301      	movs	r3, #1
 80038f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038f4:	4b3e      	ldr	r3, [pc, #248]	; (80039f0 <HAL_RCC_OscConfig+0x57c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d118      	bne.n	8003932 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003900:	4b3b      	ldr	r3, [pc, #236]	; (80039f0 <HAL_RCC_OscConfig+0x57c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a3a      	ldr	r2, [pc, #232]	; (80039f0 <HAL_RCC_OscConfig+0x57c>)
 8003906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800390c:	f7fd fe9c 	bl	8001648 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003914:	f7fd fe98 	bl	8001648 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e184      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003926:	4b32      	ldr	r3, [pc, #200]	; (80039f0 <HAL_RCC_OscConfig+0x57c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d108      	bne.n	800394c <HAL_RCC_OscConfig+0x4d8>
 800393a:	4b2c      	ldr	r3, [pc, #176]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800393c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003940:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800394a:	e024      	b.n	8003996 <HAL_RCC_OscConfig+0x522>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b05      	cmp	r3, #5
 8003952:	d110      	bne.n	8003976 <HAL_RCC_OscConfig+0x502>
 8003954:	4b25      	ldr	r3, [pc, #148]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395a:	4a24      	ldr	r2, [pc, #144]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800395c:	f043 0304 	orr.w	r3, r3, #4
 8003960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003964:	4b21      	ldr	r3, [pc, #132]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800396a:	4a20      	ldr	r2, [pc, #128]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003974:	e00f      	b.n	8003996 <HAL_RCC_OscConfig+0x522>
 8003976:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397c:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800397e:	f023 0301 	bic.w	r3, r3, #1
 8003982:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003986:	4b19      	ldr	r3, [pc, #100]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398c:	4a17      	ldr	r2, [pc, #92]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 800398e:	f023 0304 	bic.w	r3, r3, #4
 8003992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d016      	beq.n	80039cc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399e:	f7fd fe53 	bl	8001648 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7fd fe4f 	bl	8001648 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e139      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039bc:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <HAL_RCC_OscConfig+0x578>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0ed      	beq.n	80039a6 <HAL_RCC_OscConfig+0x532>
 80039ca:	e01a      	b.n	8003a02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039cc:	f7fd fe3c 	bl	8001648 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039d2:	e00f      	b.n	80039f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d4:	f7fd fe38 	bl	8001648 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d906      	bls.n	80039f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e122      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
 80039ea:	bf00      	nop
 80039ec:	40021000 	.word	0x40021000
 80039f0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039f4:	4b90      	ldr	r3, [pc, #576]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 80039f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1e8      	bne.n	80039d4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a02:	7ffb      	ldrb	r3, [r7, #31]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d105      	bne.n	8003a14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a08:	4b8b      	ldr	r3, [pc, #556]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0c:	4a8a      	ldr	r2, [pc, #552]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003a0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a12:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 8108 	beq.w	8003c2e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	f040 80d0 	bne.w	8003bc8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a28:	4b83      	ldr	r3, [pc, #524]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f003 0203 	and.w	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d130      	bne.n	8003a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	3b01      	subs	r3, #1
 8003a48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d127      	bne.n	8003a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a58:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d11f      	bne.n	8003a9e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a68:	2a07      	cmp	r2, #7
 8003a6a:	bf14      	ite	ne
 8003a6c:	2201      	movne	r2, #1
 8003a6e:	2200      	moveq	r2, #0
 8003a70:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d113      	bne.n	8003a9e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a80:	085b      	lsrs	r3, r3, #1
 8003a82:	3b01      	subs	r3, #1
 8003a84:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d109      	bne.n	8003a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	085b      	lsrs	r3, r3, #1
 8003a96:	3b01      	subs	r3, #1
 8003a98:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d06e      	beq.n	8003b7c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	2b0c      	cmp	r3, #12
 8003aa2:	d069      	beq.n	8003b78 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003aa4:	4b64      	ldr	r3, [pc, #400]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d105      	bne.n	8003abc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ab0:	4b61      	ldr	r3, [pc, #388]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0b7      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ac0:	4b5d      	ldr	r3, [pc, #372]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a5c      	ldr	r2, [pc, #368]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003ac6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003aca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003acc:	f7fd fdbc 	bl	8001648 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7fd fdb8 	bl	8001648 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e0a4      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae6:	4b54      	ldr	r3, [pc, #336]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003af2:	4b51      	ldr	r3, [pc, #324]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003af4:	68da      	ldr	r2, [r3, #12]
 8003af6:	4b51      	ldr	r3, [pc, #324]	; (8003c3c <HAL_RCC_OscConfig+0x7c8>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b02:	3a01      	subs	r2, #1
 8003b04:	0112      	lsls	r2, r2, #4
 8003b06:	4311      	orrs	r1, r2
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b0c:	0212      	lsls	r2, r2, #8
 8003b0e:	4311      	orrs	r1, r2
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003b14:	0852      	lsrs	r2, r2, #1
 8003b16:	3a01      	subs	r2, #1
 8003b18:	0552      	lsls	r2, r2, #21
 8003b1a:	4311      	orrs	r1, r2
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b20:	0852      	lsrs	r2, r2, #1
 8003b22:	3a01      	subs	r2, #1
 8003b24:	0652      	lsls	r2, r2, #25
 8003b26:	4311      	orrs	r1, r2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b2c:	0912      	lsrs	r2, r2, #4
 8003b2e:	0452      	lsls	r2, r2, #17
 8003b30:	430a      	orrs	r2, r1
 8003b32:	4941      	ldr	r1, [pc, #260]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b38:	4b3f      	ldr	r3, [pc, #252]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a3e      	ldr	r2, [pc, #248]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b42:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b44:	4b3c      	ldr	r3, [pc, #240]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4a3b      	ldr	r2, [pc, #236]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b50:	f7fd fd7a 	bl	8001648 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b58:	f7fd fd76 	bl	8001648 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e062      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b6a:	4b33      	ldr	r3, [pc, #204]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d0f0      	beq.n	8003b58 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b76:	e05a      	b.n	8003c2e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e059      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b7c:	4b2e      	ldr	r3, [pc, #184]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d152      	bne.n	8003c2e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b88:	4b2b      	ldr	r3, [pc, #172]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a2a      	ldr	r2, [pc, #168]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b94:	4b28      	ldr	r3, [pc, #160]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	4a27      	ldr	r2, [pc, #156]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003b9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ba0:	f7fd fd52 	bl	8001648 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba8:	f7fd fd4e 	bl	8001648 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e03a      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bba:	4b1f      	ldr	r3, [pc, #124]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0f0      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x734>
 8003bc6:	e032      	b.n	8003c2e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	2b0c      	cmp	r3, #12
 8003bcc:	d02d      	beq.n	8003c2a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b1a      	ldr	r3, [pc, #104]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a19      	ldr	r2, [pc, #100]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bd8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003bda:	4b17      	ldr	r3, [pc, #92]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d105      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003be6:	4b14      	ldr	r3, [pc, #80]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	4a13      	ldr	r2, [pc, #76]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bec:	f023 0303 	bic.w	r3, r3, #3
 8003bf0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003bf2:	4b11      	ldr	r3, [pc, #68]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003bf8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c00:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c02:	f7fd fd21 	bl	8001648 <HAL_GetTick>
 8003c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c08:	e008      	b.n	8003c1c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0a:	f7fd fd1d 	bl	8001648 <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e009      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c1c:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <HAL_RCC_OscConfig+0x7c4>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1f0      	bne.n	8003c0a <HAL_RCC_OscConfig+0x796>
 8003c28:	e001      	b.n	8003c2e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3720      	adds	r7, #32
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	f99d808c 	.word	0xf99d808c

08003c40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0c8      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c54:	4b66      	ldr	r3, [pc, #408]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d910      	bls.n	8003c84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c62:	4b63      	ldr	r3, [pc, #396]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f023 0207 	bic.w	r2, r3, #7
 8003c6a:	4961      	ldr	r1, [pc, #388]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c72:	4b5f      	ldr	r3, [pc, #380]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d001      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e0b0      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d04c      	beq.n	8003d2a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	d107      	bne.n	8003ca8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c98:	4b56      	ldr	r3, [pc, #344]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d121      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e09e      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d107      	bne.n	8003cc0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cb0:	4b50      	ldr	r3, [pc, #320]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d115      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e092      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cc8:	4b4a      	ldr	r3, [pc, #296]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d109      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e086      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cd8:	4b46      	ldr	r3, [pc, #280]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d101      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e07e      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ce8:	4b42      	ldr	r3, [pc, #264]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f023 0203 	bic.w	r2, r3, #3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	493f      	ldr	r1, [pc, #252]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cfa:	f7fd fca5 	bl	8001648 <HAL_GetTick>
 8003cfe:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d00:	e00a      	b.n	8003d18 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d02:	f7fd fca1 	bl	8001648 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e066      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d18:	4b36      	ldr	r3, [pc, #216]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 020c 	and.w	r2, r3, #12
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d1eb      	bne.n	8003d02 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d36:	4b2f      	ldr	r3, [pc, #188]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	492c      	ldr	r1, [pc, #176]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d48:	4b29      	ldr	r3, [pc, #164]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d210      	bcs.n	8003d78 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d56:	4b26      	ldr	r3, [pc, #152]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 0207 	bic.w	r2, r3, #7
 8003d5e:	4924      	ldr	r1, [pc, #144]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d66:	4b22      	ldr	r3, [pc, #136]	; (8003df0 <HAL_RCC_ClockConfig+0x1b0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d001      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e036      	b.n	8003de6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d008      	beq.n	8003d96 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d84:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	4918      	ldr	r1, [pc, #96]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0308 	and.w	r3, r3, #8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d009      	beq.n	8003db6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003da2:	4b14      	ldr	r3, [pc, #80]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4910      	ldr	r1, [pc, #64]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003db6:	f000 f825 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8003dba:	4601      	mov	r1, r0
 8003dbc:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <HAL_RCC_ClockConfig+0x1b4>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	091b      	lsrs	r3, r3, #4
 8003dc2:	f003 030f 	and.w	r3, r3, #15
 8003dc6:	4a0c      	ldr	r2, [pc, #48]	; (8003df8 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	5cd3      	ldrb	r3, [r2, r3]
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	fa21 f303 	lsr.w	r3, r1, r3
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <HAL_RCC_ClockConfig+0x1bc>)
 8003dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	; (8003e00 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fd fbe4 	bl	80015a8 <HAL_InitTick>
 8003de0:	4603      	mov	r3, r0
 8003de2:	72fb      	strb	r3, [r7, #11]

  return status;
 8003de4:	7afb      	ldrb	r3, [r7, #11]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40022000 	.word	0x40022000
 8003df4:	40021000 	.word	0x40021000
 8003df8:	08007184 	.word	0x08007184
 8003dfc:	20000004 	.word	0x20000004
 8003e00:	20000008 	.word	0x20000008

08003e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b089      	sub	sp, #36	; 0x24
 8003e08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61fb      	str	r3, [r7, #28]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e12:	4b3d      	ldr	r3, [pc, #244]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 030c 	and.w	r3, r3, #12
 8003e1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e1c:	4b3a      	ldr	r3, [pc, #232]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <HAL_RCC_GetSysClockFreq+0x34>
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	2b0c      	cmp	r3, #12
 8003e30:	d121      	bne.n	8003e76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d11e      	bne.n	8003e76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e38:	4b33      	ldr	r3, [pc, #204]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e44:	4b30      	ldr	r3, [pc, #192]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4a:	0a1b      	lsrs	r3, r3, #8
 8003e4c:	f003 030f 	and.w	r3, r3, #15
 8003e50:	61fb      	str	r3, [r7, #28]
 8003e52:	e005      	b.n	8003e60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e54:	4b2c      	ldr	r3, [pc, #176]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	091b      	lsrs	r3, r3, #4
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e60:	4a2a      	ldr	r2, [pc, #168]	; (8003f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10d      	bne.n	8003e8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e74:	e00a      	b.n	8003e8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	2b04      	cmp	r3, #4
 8003e7a:	d102      	bne.n	8003e82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e7c:	4b24      	ldr	r3, [pc, #144]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e7e:	61bb      	str	r3, [r7, #24]
 8003e80:	e004      	b.n	8003e8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d101      	bne.n	8003e8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e88:	4b22      	ldr	r3, [pc, #136]	; (8003f14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	2b0c      	cmp	r3, #12
 8003e90:	d133      	bne.n	8003efa <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e92:	4b1d      	ldr	r3, [pc, #116]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d002      	beq.n	8003ea8 <HAL_RCC_GetSysClockFreq+0xa4>
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_GetSysClockFreq+0xaa>
 8003ea6:	e005      	b.n	8003eb4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ea8:	4b19      	ldr	r3, [pc, #100]	; (8003f10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003eaa:	617b      	str	r3, [r7, #20]
      break;
 8003eac:	e005      	b.n	8003eba <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003eae:	4b19      	ldr	r3, [pc, #100]	; (8003f14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003eb0:	617b      	str	r3, [r7, #20]
      break;
 8003eb2:	e002      	b.n	8003eba <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	617b      	str	r3, [r7, #20]
      break;
 8003eb8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eba:	4b13      	ldr	r3, [pc, #76]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ec8:	4b0f      	ldr	r3, [pc, #60]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	0a1b      	lsrs	r3, r3, #8
 8003ece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	fb02 f203 	mul.w	r2, r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ede:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ee0:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <HAL_RCC_GetSysClockFreq+0x104>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	0e5b      	lsrs	r3, r3, #25
 8003ee6:	f003 0303 	and.w	r3, r3, #3
 8003eea:	3301      	adds	r3, #1
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003efa:	69bb      	ldr	r3, [r7, #24]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3724      	adds	r7, #36	; 0x24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	0800719c 	.word	0x0800719c
 8003f10:	00f42400 	.word	0x00f42400
 8003f14:	007a1200 	.word	0x007a1200

08003f18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f1c:	4b03      	ldr	r3, [pc, #12]	; (8003f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	20000004 	.word	0x20000004

08003f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f34:	f7ff fff0 	bl	8003f18 <HAL_RCC_GetHCLKFreq>
 8003f38:	4601      	mov	r1, r0
 8003f3a:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	0a1b      	lsrs	r3, r3, #8
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	4a04      	ldr	r2, [pc, #16]	; (8003f58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f46:	5cd3      	ldrb	r3, [r2, r3]
 8003f48:	f003 031f 	and.w	r3, r3, #31
 8003f4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40021000 	.word	0x40021000
 8003f58:	08007194 	.word	0x08007194

08003f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f60:	f7ff ffda 	bl	8003f18 <HAL_RCC_GetHCLKFreq>
 8003f64:	4601      	mov	r1, r0
 8003f66:	4b06      	ldr	r3, [pc, #24]	; (8003f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	0adb      	lsrs	r3, r3, #11
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	4a04      	ldr	r2, [pc, #16]	; (8003f84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f72:	5cd3      	ldrb	r3, [r2, r3]
 8003f74:	f003 031f 	and.w	r3, r3, #31
 8003f78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40021000 	.word	0x40021000
 8003f84:	08007194 	.word	0x08007194

08003f88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f90:	2300      	movs	r3, #0
 8003f92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f94:	4b2a      	ldr	r3, [pc, #168]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003fa0:	f7ff fa04 	bl	80033ac <HAL_PWREx_GetVoltageRange>
 8003fa4:	6178      	str	r0, [r7, #20]
 8003fa6:	e014      	b.n	8003fd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fa8:	4b25      	ldr	r3, [pc, #148]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fac:	4a24      	ldr	r2, [pc, #144]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb2:	6593      	str	r3, [r2, #88]	; 0x58
 8003fb4:	4b22      	ldr	r3, [pc, #136]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003fc0:	f7ff f9f4 	bl	80033ac <HAL_PWREx_GetVoltageRange>
 8003fc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003fc6:	4b1e      	ldr	r3, [pc, #120]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fca:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fd8:	d10b      	bne.n	8003ff2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b80      	cmp	r3, #128	; 0x80
 8003fde:	d919      	bls.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2ba0      	cmp	r3, #160	; 0xa0
 8003fe4:	d902      	bls.n	8003fec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	613b      	str	r3, [r7, #16]
 8003fea:	e013      	b.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fec:	2301      	movs	r3, #1
 8003fee:	613b      	str	r3, [r7, #16]
 8003ff0:	e010      	b.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b80      	cmp	r3, #128	; 0x80
 8003ff6:	d902      	bls.n	8003ffe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	613b      	str	r3, [r7, #16]
 8003ffc:	e00a      	b.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b80      	cmp	r3, #128	; 0x80
 8004002:	d102      	bne.n	800400a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004004:	2302      	movs	r3, #2
 8004006:	613b      	str	r3, [r7, #16]
 8004008:	e004      	b.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b70      	cmp	r3, #112	; 0x70
 800400e:	d101      	bne.n	8004014 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004010:	2301      	movs	r3, #1
 8004012:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004014:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f023 0207 	bic.w	r2, r3, #7
 800401c:	4909      	ldr	r1, [pc, #36]	; (8004044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004024:	4b07      	ldr	r3, [pc, #28]	; (8004044 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	429a      	cmp	r2, r3
 8004030:	d001      	beq.n	8004036 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e000      	b.n	8004038 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40021000 	.word	0x40021000
 8004044:	40022000 	.word	0x40022000

08004048 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004050:	2300      	movs	r3, #0
 8004052:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004054:	2300      	movs	r3, #0
 8004056:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004060:	2b00      	cmp	r3, #0
 8004062:	d03f      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004068:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800406c:	d01c      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800406e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004072:	d802      	bhi.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00e      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004078:	e01f      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x72>
 800407a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800407e:	d003      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004080:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004084:	d01c      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004086:	e018      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004088:	4b85      	ldr	r3, [pc, #532]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	4a84      	ldr	r2, [pc, #528]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800408e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004092:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004094:	e015      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	3304      	adds	r3, #4
 800409a:	2100      	movs	r1, #0
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fab9 	bl	8004614 <RCCEx_PLLSAI1_Config>
 80040a2:	4603      	mov	r3, r0
 80040a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040a6:	e00c      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3320      	adds	r3, #32
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f000 fba0 	bl	80047f4 <RCCEx_PLLSAI2_Config>
 80040b4:	4603      	mov	r3, r0
 80040b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040b8:	e003      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	74fb      	strb	r3, [r7, #19]
      break;
 80040be:	e000      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80040c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10b      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80040c8:	4b75      	ldr	r3, [pc, #468]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040d6:	4972      	ldr	r1, [pc, #456]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80040de:	e001      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e0:	7cfb      	ldrb	r3, [r7, #19]
 80040e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d03f      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040f8:	d01c      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80040fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040fe:	d802      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00e      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004104:	e01f      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004106:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800410a:	d003      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800410c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004110:	d01c      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004112:	e018      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004114:	4b62      	ldr	r3, [pc, #392]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	4a61      	ldr	r2, [pc, #388]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800411a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800411e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004120:	e015      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3304      	adds	r3, #4
 8004126:	2100      	movs	r1, #0
 8004128:	4618      	mov	r0, r3
 800412a:	f000 fa73 	bl	8004614 <RCCEx_PLLSAI1_Config>
 800412e:	4603      	mov	r3, r0
 8004130:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004132:	e00c      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3320      	adds	r3, #32
 8004138:	2100      	movs	r1, #0
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fb5a 	bl	80047f4 <RCCEx_PLLSAI2_Config>
 8004140:	4603      	mov	r3, r0
 8004142:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004144:	e003      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	74fb      	strb	r3, [r7, #19]
      break;
 800414a:	e000      	b.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800414c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800414e:	7cfb      	ldrb	r3, [r7, #19]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10b      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004154:	4b52      	ldr	r3, [pc, #328]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004162:	494f      	ldr	r1, [pc, #316]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004164:	4313      	orrs	r3, r2
 8004166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800416a:	e001      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800416c:	7cfb      	ldrb	r3, [r7, #19]
 800416e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80a0 	beq.w	80042be <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800417e:	2300      	movs	r3, #0
 8004180:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004182:	4b47      	ldr	r3, [pc, #284]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800418e:	2301      	movs	r3, #1
 8004190:	e000      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004192:	2300      	movs	r3, #0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00d      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004198:	4b41      	ldr	r3, [pc, #260]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800419a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800419c:	4a40      	ldr	r2, [pc, #256]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800419e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a2:	6593      	str	r3, [r2, #88]	; 0x58
 80041a4:	4b3e      	ldr	r3, [pc, #248]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80041a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ac:	60bb      	str	r3, [r7, #8]
 80041ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b0:	2301      	movs	r3, #1
 80041b2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041b4:	4b3b      	ldr	r3, [pc, #236]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a3a      	ldr	r2, [pc, #232]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80041ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041c0:	f7fd fa42 	bl	8001648 <HAL_GetTick>
 80041c4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041c6:	e009      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041c8:	f7fd fa3e 	bl	8001648 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d902      	bls.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	74fb      	strb	r3, [r7, #19]
        break;
 80041da:	e005      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041dc:	4b31      	ldr	r3, [pc, #196]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0ef      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80041e8:	7cfb      	ldrb	r3, [r7, #19]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d15c      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041ee:	4b2c      	ldr	r3, [pc, #176]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80041f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01f      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004206:	697a      	ldr	r2, [r7, #20]
 8004208:	429a      	cmp	r2, r3
 800420a:	d019      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800420c:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004216:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004218:	4b21      	ldr	r3, [pc, #132]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800421a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800421e:	4a20      	ldr	r2, [pc, #128]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004224:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004228:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800422e:	4a1c      	ldr	r2, [pc, #112]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004238:	4a19      	ldr	r2, [pc, #100]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d016      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424a:	f7fd f9fd 	bl	8001648 <HAL_GetTick>
 800424e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004250:	e00b      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004252:	f7fd f9f9 	bl	8001648 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004260:	4293      	cmp	r3, r2
 8004262:	d902      	bls.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	74fb      	strb	r3, [r7, #19]
            break;
 8004268:	e006      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800426a:	4b0d      	ldr	r3, [pc, #52]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800426c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0ec      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10c      	bne.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800427e:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004284:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800428e:	4904      	ldr	r1, [pc, #16]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004290:	4313      	orrs	r3, r2
 8004292:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004296:	e009      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004298:	7cfb      	ldrb	r3, [r7, #19]
 800429a:	74bb      	strb	r3, [r7, #18]
 800429c:	e006      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x264>
 800429e:	bf00      	nop
 80042a0:	40021000 	.word	0x40021000
 80042a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ac:	7c7b      	ldrb	r3, [r7, #17]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d105      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042b2:	4b9e      	ldr	r3, [pc, #632]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b6:	4a9d      	ldr	r2, [pc, #628]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ca:	4b98      	ldr	r3, [pc, #608]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d0:	f023 0203 	bic.w	r2, r3, #3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	4994      	ldr	r1, [pc, #592]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00a      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042ec:	4b8f      	ldr	r3, [pc, #572]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f2:	f023 020c 	bic.w	r2, r3, #12
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fa:	498c      	ldr	r1, [pc, #560]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00a      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800430e:	4b87      	ldr	r3, [pc, #540]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431c:	4983      	ldr	r1, [pc, #524]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0308 	and.w	r3, r3, #8
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004330:	4b7e      	ldr	r3, [pc, #504]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004336:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433e:	497b      	ldr	r1, [pc, #492]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004352:	4b76      	ldr	r3, [pc, #472]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004358:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004360:	4972      	ldr	r1, [pc, #456]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004362:	4313      	orrs	r3, r2
 8004364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0320 	and.w	r3, r3, #32
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00a      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004374:	4b6d      	ldr	r3, [pc, #436]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004382:	496a      	ldr	r1, [pc, #424]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004396:	4b65      	ldr	r3, [pc, #404]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a4:	4961      	ldr	r1, [pc, #388]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00a      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80043b8:	4b5c      	ldr	r3, [pc, #368]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043c6:	4959      	ldr	r1, [pc, #356]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00a      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043da:	4b54      	ldr	r3, [pc, #336]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e8:	4950      	ldr	r1, [pc, #320]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00a      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043fc:	4b4b      	ldr	r3, [pc, #300]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004402:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440a:	4948      	ldr	r1, [pc, #288]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800440c:	4313      	orrs	r3, r2
 800440e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00a      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800441e:	4b43      	ldr	r3, [pc, #268]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004424:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442c:	493f      	ldr	r1, [pc, #252]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800442e:	4313      	orrs	r3, r2
 8004430:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d028      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004440:	4b3a      	ldr	r3, [pc, #232]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004446:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444e:	4937      	ldr	r1, [pc, #220]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004450:	4313      	orrs	r3, r2
 8004452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800445a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800445e:	d106      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004460:	4b32      	ldr	r3, [pc, #200]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4a31      	ldr	r2, [pc, #196]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800446a:	60d3      	str	r3, [r2, #12]
 800446c:	e011      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004472:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004476:	d10c      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3304      	adds	r3, #4
 800447c:	2101      	movs	r1, #1
 800447e:	4618      	mov	r0, r3
 8004480:	f000 f8c8 	bl	8004614 <RCCEx_PLLSAI1_Config>
 8004484:	4603      	mov	r3, r0
 8004486:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004488:	7cfb      	ldrb	r3, [r7, #19]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800448e:	7cfb      	ldrb	r3, [r7, #19]
 8004490:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d028      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800449e:	4b23      	ldr	r3, [pc, #140]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80044a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ac:	491f      	ldr	r1, [pc, #124]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044bc:	d106      	bne.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044be:	4b1b      	ldr	r3, [pc, #108]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	4a1a      	ldr	r2, [pc, #104]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80044c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044c8:	60d3      	str	r3, [r2, #12]
 80044ca:	e011      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044d4:	d10c      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3304      	adds	r3, #4
 80044da:	2101      	movs	r1, #1
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 f899 	bl	8004614 <RCCEx_PLLSAI1_Config>
 80044e2:	4603      	mov	r3, r0
 80044e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044e6:	7cfb      	ldrb	r3, [r7, #19]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80044ec:	7cfb      	ldrb	r3, [r7, #19]
 80044ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d02b      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044fc:	4b0b      	ldr	r3, [pc, #44]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004502:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800450a:	4908      	ldr	r1, [pc, #32]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800450c:	4313      	orrs	r3, r2
 800450e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004516:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800451a:	d109      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800451c:	4b03      	ldr	r3, [pc, #12]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	4a02      	ldr	r2, [pc, #8]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004522:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004526:	60d3      	str	r3, [r2, #12]
 8004528:	e014      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004534:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004538:	d10c      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3304      	adds	r3, #4
 800453e:	2101      	movs	r1, #1
 8004540:	4618      	mov	r0, r3
 8004542:	f000 f867 	bl	8004614 <RCCEx_PLLSAI1_Config>
 8004546:	4603      	mov	r3, r0
 8004548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800454a:	7cfb      	ldrb	r3, [r7, #19]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004550:	7cfb      	ldrb	r3, [r7, #19]
 8004552:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d02f      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004560:	4b2b      	ldr	r3, [pc, #172]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004566:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800456e:	4928      	ldr	r1, [pc, #160]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004570:	4313      	orrs	r3, r2
 8004572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800457a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800457e:	d10d      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3304      	adds	r3, #4
 8004584:	2102      	movs	r1, #2
 8004586:	4618      	mov	r0, r3
 8004588:	f000 f844 	bl	8004614 <RCCEx_PLLSAI1_Config>
 800458c:	4603      	mov	r3, r0
 800458e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004590:	7cfb      	ldrb	r3, [r7, #19]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d014      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004596:	7cfb      	ldrb	r3, [r7, #19]
 8004598:	74bb      	strb	r3, [r7, #18]
 800459a:	e011      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	3320      	adds	r3, #32
 80045aa:	2102      	movs	r1, #2
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 f921 	bl	80047f4 <RCCEx_PLLSAI2_Config>
 80045b2:	4603      	mov	r3, r0
 80045b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045b6:	7cfb      	ldrb	r3, [r7, #19]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80045bc:	7cfb      	ldrb	r3, [r7, #19]
 80045be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00a      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045cc:	4b10      	ldr	r3, [pc, #64]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045da:	490d      	ldr	r1, [pc, #52]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00b      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045ee:	4b08      	ldr	r3, [pc, #32]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045fe:	4904      	ldr	r1, [pc, #16]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004600:	4313      	orrs	r3, r2
 8004602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004606:	7cbb      	ldrb	r3, [r7, #18]
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40021000 	.word	0x40021000

08004614 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004622:	4b73      	ldr	r3, [pc, #460]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800462e:	4b70      	ldr	r3, [pc, #448]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f003 0203 	and.w	r2, r3, #3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d10d      	bne.n	800465a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
       ||
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004646:	4b6a      	ldr	r3, [pc, #424]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	091b      	lsrs	r3, r3, #4
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
       ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d044      	beq.n	80046e4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
 800465e:	e041      	b.n	80046e4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b02      	cmp	r3, #2
 8004666:	d00c      	beq.n	8004682 <RCCEx_PLLSAI1_Config+0x6e>
 8004668:	2b03      	cmp	r3, #3
 800466a:	d013      	beq.n	8004694 <RCCEx_PLLSAI1_Config+0x80>
 800466c:	2b01      	cmp	r3, #1
 800466e:	d120      	bne.n	80046b2 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004670:	4b5f      	ldr	r3, [pc, #380]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d11d      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004680:	e01a      	b.n	80046b8 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004682:	4b5b      	ldr	r3, [pc, #364]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800468a:	2b00      	cmp	r3, #0
 800468c:	d116      	bne.n	80046bc <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004692:	e013      	b.n	80046bc <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004694:	4b56      	ldr	r3, [pc, #344]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10f      	bne.n	80046c0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046a0:	4b53      	ldr	r3, [pc, #332]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d109      	bne.n	80046c0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046b0:	e006      	b.n	80046c0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	73fb      	strb	r3, [r7, #15]
      break;
 80046b6:	e004      	b.n	80046c2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046b8:	bf00      	nop
 80046ba:	e002      	b.n	80046c2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046bc:	bf00      	nop
 80046be:	e000      	b.n	80046c2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046c0:	bf00      	nop
    }

    if(status == HAL_OK)
 80046c2:	7bfb      	ldrb	r3, [r7, #15]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10d      	bne.n	80046e4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046c8:	4b49      	ldr	r3, [pc, #292]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6819      	ldr	r1, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	3b01      	subs	r3, #1
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	430b      	orrs	r3, r1
 80046de:	4944      	ldr	r1, [pc, #272]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d17d      	bne.n	80047e6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046ea:	4b41      	ldr	r3, [pc, #260]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a40      	ldr	r2, [pc, #256]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80046f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046f6:	f7fc ffa7 	bl	8001648 <HAL_GetTick>
 80046fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046fc:	e009      	b.n	8004712 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046fe:	f7fc ffa3 	bl	8001648 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d902      	bls.n	8004712 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	73fb      	strb	r3, [r7, #15]
        break;
 8004710:	e005      	b.n	800471e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004712:	4b37      	ldr	r3, [pc, #220]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1ef      	bne.n	80046fe <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800471e:	7bfb      	ldrb	r3, [r7, #15]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d160      	bne.n	80047e6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d111      	bne.n	800474e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472a:	4b31      	ldr	r3, [pc, #196]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6892      	ldr	r2, [r2, #8]
 800473a:	0211      	lsls	r1, r2, #8
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	68d2      	ldr	r2, [r2, #12]
 8004740:	0912      	lsrs	r2, r2, #4
 8004742:	0452      	lsls	r2, r2, #17
 8004744:	430a      	orrs	r2, r1
 8004746:	492a      	ldr	r1, [pc, #168]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004748:	4313      	orrs	r3, r2
 800474a:	610b      	str	r3, [r1, #16]
 800474c:	e027      	b.n	800479e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d112      	bne.n	800477a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004754:	4b26      	ldr	r3, [pc, #152]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800475c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6892      	ldr	r2, [r2, #8]
 8004764:	0211      	lsls	r1, r2, #8
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6912      	ldr	r2, [r2, #16]
 800476a:	0852      	lsrs	r2, r2, #1
 800476c:	3a01      	subs	r2, #1
 800476e:	0552      	lsls	r2, r2, #21
 8004770:	430a      	orrs	r2, r1
 8004772:	491f      	ldr	r1, [pc, #124]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004774:	4313      	orrs	r3, r2
 8004776:	610b      	str	r3, [r1, #16]
 8004778:	e011      	b.n	800479e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800477a:	4b1d      	ldr	r3, [pc, #116]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004782:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	6892      	ldr	r2, [r2, #8]
 800478a:	0211      	lsls	r1, r2, #8
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6952      	ldr	r2, [r2, #20]
 8004790:	0852      	lsrs	r2, r2, #1
 8004792:	3a01      	subs	r2, #1
 8004794:	0652      	lsls	r2, r2, #25
 8004796:	430a      	orrs	r2, r1
 8004798:	4915      	ldr	r1, [pc, #84]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800479a:	4313      	orrs	r3, r2
 800479c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800479e:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a13      	ldr	r2, [pc, #76]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047a8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047aa:	f7fc ff4d 	bl	8001648 <HAL_GetTick>
 80047ae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047b0:	e009      	b.n	80047c6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047b2:	f7fc ff49 	bl	8001648 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d902      	bls.n	80047c6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	73fb      	strb	r3, [r7, #15]
          break;
 80047c4:	e005      	b.n	80047d2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047c6:	4b0a      	ldr	r3, [pc, #40]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0ef      	beq.n	80047b2 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80047d2:	7bfb      	ldrb	r3, [r7, #15]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d106      	bne.n	80047e6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047d8:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047da:	691a      	ldr	r2, [r3, #16]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	4903      	ldr	r1, [pc, #12]	; (80047f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40021000 	.word	0x40021000

080047f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004802:	4b68      	ldr	r3, [pc, #416]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d018      	beq.n	8004840 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800480e:	4b65      	ldr	r3, [pc, #404]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0203 	and.w	r2, r3, #3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d10d      	bne.n	800483a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
       ||
 8004822:	2b00      	cmp	r3, #0
 8004824:	d009      	beq.n	800483a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004826:	4b5f      	ldr	r3, [pc, #380]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	091b      	lsrs	r3, r3, #4
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
       ||
 8004836:	429a      	cmp	r2, r3
 8004838:	d044      	beq.n	80048c4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
 800483e:	e041      	b.n	80048c4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b02      	cmp	r3, #2
 8004846:	d00c      	beq.n	8004862 <RCCEx_PLLSAI2_Config+0x6e>
 8004848:	2b03      	cmp	r3, #3
 800484a:	d013      	beq.n	8004874 <RCCEx_PLLSAI2_Config+0x80>
 800484c:	2b01      	cmp	r3, #1
 800484e:	d120      	bne.n	8004892 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004850:	4b54      	ldr	r3, [pc, #336]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d11d      	bne.n	8004898 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004860:	e01a      	b.n	8004898 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004862:	4b50      	ldr	r3, [pc, #320]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800486a:	2b00      	cmp	r3, #0
 800486c:	d116      	bne.n	800489c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004872:	e013      	b.n	800489c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004874:	4b4b      	ldr	r3, [pc, #300]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10f      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004880:	4b48      	ldr	r3, [pc, #288]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d109      	bne.n	80048a0 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004890:	e006      	b.n	80048a0 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	73fb      	strb	r3, [r7, #15]
      break;
 8004896:	e004      	b.n	80048a2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004898:	bf00      	nop
 800489a:	e002      	b.n	80048a2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800489c:	bf00      	nop
 800489e:	e000      	b.n	80048a2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80048a0:	bf00      	nop
    }

    if(status == HAL_OK)
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10d      	bne.n	80048c4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80048a8:	4b3e      	ldr	r3, [pc, #248]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6819      	ldr	r1, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	3b01      	subs	r3, #1
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	430b      	orrs	r3, r1
 80048be:	4939      	ldr	r1, [pc, #228]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d167      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048ca:	4b36      	ldr	r3, [pc, #216]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a35      	ldr	r2, [pc, #212]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048d6:	f7fc feb7 	bl	8001648 <HAL_GetTick>
 80048da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048dc:	e009      	b.n	80048f2 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048de:	f7fc feb3 	bl	8001648 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d902      	bls.n	80048f2 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	73fb      	strb	r3, [r7, #15]
        break;
 80048f0:	e005      	b.n	80048fe <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048f2:	4b2c      	ldr	r3, [pc, #176]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1ef      	bne.n	80048de <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80048fe:	7bfb      	ldrb	r3, [r7, #15]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d14a      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d111      	bne.n	800492e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800490a:	4b26      	ldr	r3, [pc, #152]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6892      	ldr	r2, [r2, #8]
 800491a:	0211      	lsls	r1, r2, #8
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	68d2      	ldr	r2, [r2, #12]
 8004920:	0912      	lsrs	r2, r2, #4
 8004922:	0452      	lsls	r2, r2, #17
 8004924:	430a      	orrs	r2, r1
 8004926:	491f      	ldr	r1, [pc, #124]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004928:	4313      	orrs	r3, r2
 800492a:	614b      	str	r3, [r1, #20]
 800492c:	e011      	b.n	8004952 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800492e:	4b1d      	ldr	r3, [pc, #116]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004936:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6892      	ldr	r2, [r2, #8]
 800493e:	0211      	lsls	r1, r2, #8
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6912      	ldr	r2, [r2, #16]
 8004944:	0852      	lsrs	r2, r2, #1
 8004946:	3a01      	subs	r2, #1
 8004948:	0652      	lsls	r2, r2, #25
 800494a:	430a      	orrs	r2, r1
 800494c:	4915      	ldr	r1, [pc, #84]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800494e:	4313      	orrs	r3, r2
 8004950:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004952:	4b14      	ldr	r3, [pc, #80]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a13      	ldr	r2, [pc, #76]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800495c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495e:	f7fc fe73 	bl	8001648 <HAL_GetTick>
 8004962:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004964:	e009      	b.n	800497a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004966:	f7fc fe6f 	bl	8001648 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d902      	bls.n	800497a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	73fb      	strb	r3, [r7, #15]
          break;
 8004978:	e005      	b.n	8004986 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800497a:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0ef      	beq.n	8004966 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004986:	7bfb      	ldrb	r3, [r7, #15]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d106      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800498c:	4b05      	ldr	r3, [pc, #20]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800498e:	695a      	ldr	r2, [r3, #20]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	4903      	ldr	r1, [pc, #12]	; (80049a4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004996:	4313      	orrs	r3, r2
 8004998:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800499a:	7bfb      	ldrb	r3, [r7, #15]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3710      	adds	r7, #16
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	40021000 	.word	0x40021000

080049a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e095      	b.n	8004ae6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d108      	bne.n	80049d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ca:	d009      	beq.n	80049e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	61da      	str	r2, [r3, #28]
 80049d2:	e005      	b.n	80049e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fc fc4c 	bl	8001298 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a20:	d902      	bls.n	8004a28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004a22:	2300      	movs	r3, #0
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	e002      	b.n	8004a2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004a36:	d007      	beq.n	8004a48 <HAL_SPI_Init+0xa0>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a40:	d002      	beq.n	8004a48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a58:	431a      	orrs	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a8a:	ea42 0103 	orr.w	r1, r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a92:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	0c1b      	lsrs	r3, r3, #16
 8004aa4:	f003 0204 	and.w	r2, r3, #4
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	f003 0310 	and.w	r3, r3, #16
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	431a      	orrs	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004ac4:	ea42 0103 	orr.w	r1, r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b082      	sub	sp, #8
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e040      	b.n	8004b82 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d106      	bne.n	8004b16 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7fc fc21 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2224      	movs	r2, #36	; 0x24
 8004b1a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f8bf 	bl	8004cb0 <UART_SetConfig>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e022      	b.n	8004b82 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 fb3d 	bl	80051c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f042 0201 	orr.w	r2, r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 fbc4 	bl	8005308 <UART_CheckIdleState>
 8004b80:	4603      	mov	r3, r0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b08a      	sub	sp, #40	; 0x28
 8004b8e:	af02      	add	r7, sp, #8
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	603b      	str	r3, [r7, #0]
 8004b96:	4613      	mov	r3, r2
 8004b98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	f040 8081 	bne.w	8004ca6 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_UART_Transmit+0x26>
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e079      	b.n	8004ca8 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_UART_Transmit+0x38>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e072      	b.n	8004ca8 <HAL_UART_Transmit+0x11e>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2221      	movs	r2, #33	; 0x21
 8004bd4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004bd6:	f7fc fd37 	bl	8001648 <HAL_GetTick>
 8004bda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	88fa      	ldrh	r2, [r7, #6]
 8004be0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	88fa      	ldrh	r2, [r7, #6]
 8004be8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf4:	d108      	bne.n	8004c08 <HAL_UART_Transmit+0x7e>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d104      	bne.n	8004c08 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	61bb      	str	r3, [r7, #24]
 8004c06:	e003      	b.n	8004c10 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004c18:	e02d      	b.n	8004c76 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2200      	movs	r2, #0
 8004c22:	2180      	movs	r1, #128	; 0x80
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 fbb4 	bl	8005392 <UART_WaitOnFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e039      	b.n	8004ca8 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10b      	bne.n	8004c52 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	881a      	ldrh	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c46:	b292      	uxth	r2, r2
 8004c48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	3302      	adds	r3, #2
 8004c4e:	61bb      	str	r3, [r7, #24]
 8004c50:	e008      	b.n	8004c64 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	781a      	ldrb	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	b292      	uxth	r2, r2
 8004c5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	3301      	adds	r3, #1
 8004c62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1cb      	bne.n	8004c1a <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2140      	movs	r1, #64	; 0x40
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 fb80 	bl	8005392 <UART_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e005      	b.n	8004ca8 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e000      	b.n	8004ca8 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004ca6:	2302      	movs	r3, #2
  }
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3720      	adds	r7, #32
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cb0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004cb4:	b088      	sub	sp, #32
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	4bac      	ldr	r3, [pc, #688]	; (8004f90 <UART_SetConfig+0x2e0>)
 8004cde:	4013      	ands	r3, r2
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	69f9      	ldr	r1, [r7, #28]
 8004ce6:	430b      	orrs	r3, r1
 8004ce8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68da      	ldr	r2, [r3, #12]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4aa2      	ldr	r2, [pc, #648]	; (8004f94 <UART_SetConfig+0x2e4>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d004      	beq.n	8004d1a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	69fa      	ldr	r2, [r7, #28]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a99      	ldr	r2, [pc, #612]	; (8004f98 <UART_SetConfig+0x2e8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d121      	bne.n	8004d7c <UART_SetConfig+0xcc>
 8004d38:	4b98      	ldr	r3, [pc, #608]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	2b03      	cmp	r3, #3
 8004d44:	d816      	bhi.n	8004d74 <UART_SetConfig+0xc4>
 8004d46:	a201      	add	r2, pc, #4	; (adr r2, 8004d4c <UART_SetConfig+0x9c>)
 8004d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4c:	08004d5d 	.word	0x08004d5d
 8004d50:	08004d69 	.word	0x08004d69
 8004d54:	08004d63 	.word	0x08004d63
 8004d58:	08004d6f 	.word	0x08004d6f
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	76fb      	strb	r3, [r7, #27]
 8004d60:	e0e8      	b.n	8004f34 <UART_SetConfig+0x284>
 8004d62:	2302      	movs	r3, #2
 8004d64:	76fb      	strb	r3, [r7, #27]
 8004d66:	e0e5      	b.n	8004f34 <UART_SetConfig+0x284>
 8004d68:	2304      	movs	r3, #4
 8004d6a:	76fb      	strb	r3, [r7, #27]
 8004d6c:	e0e2      	b.n	8004f34 <UART_SetConfig+0x284>
 8004d6e:	2308      	movs	r3, #8
 8004d70:	76fb      	strb	r3, [r7, #27]
 8004d72:	e0df      	b.n	8004f34 <UART_SetConfig+0x284>
 8004d74:	2310      	movs	r3, #16
 8004d76:	76fb      	strb	r3, [r7, #27]
 8004d78:	bf00      	nop
 8004d7a:	e0db      	b.n	8004f34 <UART_SetConfig+0x284>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a87      	ldr	r2, [pc, #540]	; (8004fa0 <UART_SetConfig+0x2f0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d134      	bne.n	8004df0 <UART_SetConfig+0x140>
 8004d86:	4b85      	ldr	r3, [pc, #532]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8c:	f003 030c 	and.w	r3, r3, #12
 8004d90:	2b0c      	cmp	r3, #12
 8004d92:	d829      	bhi.n	8004de8 <UART_SetConfig+0x138>
 8004d94:	a201      	add	r2, pc, #4	; (adr r2, 8004d9c <UART_SetConfig+0xec>)
 8004d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9a:	bf00      	nop
 8004d9c:	08004dd1 	.word	0x08004dd1
 8004da0:	08004de9 	.word	0x08004de9
 8004da4:	08004de9 	.word	0x08004de9
 8004da8:	08004de9 	.word	0x08004de9
 8004dac:	08004ddd 	.word	0x08004ddd
 8004db0:	08004de9 	.word	0x08004de9
 8004db4:	08004de9 	.word	0x08004de9
 8004db8:	08004de9 	.word	0x08004de9
 8004dbc:	08004dd7 	.word	0x08004dd7
 8004dc0:	08004de9 	.word	0x08004de9
 8004dc4:	08004de9 	.word	0x08004de9
 8004dc8:	08004de9 	.word	0x08004de9
 8004dcc:	08004de3 	.word	0x08004de3
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	76fb      	strb	r3, [r7, #27]
 8004dd4:	e0ae      	b.n	8004f34 <UART_SetConfig+0x284>
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	76fb      	strb	r3, [r7, #27]
 8004dda:	e0ab      	b.n	8004f34 <UART_SetConfig+0x284>
 8004ddc:	2304      	movs	r3, #4
 8004dde:	76fb      	strb	r3, [r7, #27]
 8004de0:	e0a8      	b.n	8004f34 <UART_SetConfig+0x284>
 8004de2:	2308      	movs	r3, #8
 8004de4:	76fb      	strb	r3, [r7, #27]
 8004de6:	e0a5      	b.n	8004f34 <UART_SetConfig+0x284>
 8004de8:	2310      	movs	r3, #16
 8004dea:	76fb      	strb	r3, [r7, #27]
 8004dec:	bf00      	nop
 8004dee:	e0a1      	b.n	8004f34 <UART_SetConfig+0x284>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a6b      	ldr	r2, [pc, #428]	; (8004fa4 <UART_SetConfig+0x2f4>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d120      	bne.n	8004e3c <UART_SetConfig+0x18c>
 8004dfa:	4b68      	ldr	r3, [pc, #416]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e00:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e04:	2b10      	cmp	r3, #16
 8004e06:	d00f      	beq.n	8004e28 <UART_SetConfig+0x178>
 8004e08:	2b10      	cmp	r3, #16
 8004e0a:	d802      	bhi.n	8004e12 <UART_SetConfig+0x162>
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d005      	beq.n	8004e1c <UART_SetConfig+0x16c>
 8004e10:	e010      	b.n	8004e34 <UART_SetConfig+0x184>
 8004e12:	2b20      	cmp	r3, #32
 8004e14:	d005      	beq.n	8004e22 <UART_SetConfig+0x172>
 8004e16:	2b30      	cmp	r3, #48	; 0x30
 8004e18:	d009      	beq.n	8004e2e <UART_SetConfig+0x17e>
 8004e1a:	e00b      	b.n	8004e34 <UART_SetConfig+0x184>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	76fb      	strb	r3, [r7, #27]
 8004e20:	e088      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e22:	2302      	movs	r3, #2
 8004e24:	76fb      	strb	r3, [r7, #27]
 8004e26:	e085      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	76fb      	strb	r3, [r7, #27]
 8004e2c:	e082      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e2e:	2308      	movs	r3, #8
 8004e30:	76fb      	strb	r3, [r7, #27]
 8004e32:	e07f      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e34:	2310      	movs	r3, #16
 8004e36:	76fb      	strb	r3, [r7, #27]
 8004e38:	bf00      	nop
 8004e3a:	e07b      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a59      	ldr	r2, [pc, #356]	; (8004fa8 <UART_SetConfig+0x2f8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d120      	bne.n	8004e88 <UART_SetConfig+0x1d8>
 8004e46:	4b55      	ldr	r3, [pc, #340]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e50:	2b40      	cmp	r3, #64	; 0x40
 8004e52:	d00f      	beq.n	8004e74 <UART_SetConfig+0x1c4>
 8004e54:	2b40      	cmp	r3, #64	; 0x40
 8004e56:	d802      	bhi.n	8004e5e <UART_SetConfig+0x1ae>
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <UART_SetConfig+0x1b8>
 8004e5c:	e010      	b.n	8004e80 <UART_SetConfig+0x1d0>
 8004e5e:	2b80      	cmp	r3, #128	; 0x80
 8004e60:	d005      	beq.n	8004e6e <UART_SetConfig+0x1be>
 8004e62:	2bc0      	cmp	r3, #192	; 0xc0
 8004e64:	d009      	beq.n	8004e7a <UART_SetConfig+0x1ca>
 8004e66:	e00b      	b.n	8004e80 <UART_SetConfig+0x1d0>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	76fb      	strb	r3, [r7, #27]
 8004e6c:	e062      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	76fb      	strb	r3, [r7, #27]
 8004e72:	e05f      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e74:	2304      	movs	r3, #4
 8004e76:	76fb      	strb	r3, [r7, #27]
 8004e78:	e05c      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e7a:	2308      	movs	r3, #8
 8004e7c:	76fb      	strb	r3, [r7, #27]
 8004e7e:	e059      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e80:	2310      	movs	r3, #16
 8004e82:	76fb      	strb	r3, [r7, #27]
 8004e84:	bf00      	nop
 8004e86:	e055      	b.n	8004f34 <UART_SetConfig+0x284>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a47      	ldr	r2, [pc, #284]	; (8004fac <UART_SetConfig+0x2fc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d124      	bne.n	8004edc <UART_SetConfig+0x22c>
 8004e92:	4b42      	ldr	r3, [pc, #264]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea0:	d012      	beq.n	8004ec8 <UART_SetConfig+0x218>
 8004ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea6:	d802      	bhi.n	8004eae <UART_SetConfig+0x1fe>
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d007      	beq.n	8004ebc <UART_SetConfig+0x20c>
 8004eac:	e012      	b.n	8004ed4 <UART_SetConfig+0x224>
 8004eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eb2:	d006      	beq.n	8004ec2 <UART_SetConfig+0x212>
 8004eb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004eb8:	d009      	beq.n	8004ece <UART_SetConfig+0x21e>
 8004eba:	e00b      	b.n	8004ed4 <UART_SetConfig+0x224>
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	76fb      	strb	r3, [r7, #27]
 8004ec0:	e038      	b.n	8004f34 <UART_SetConfig+0x284>
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	76fb      	strb	r3, [r7, #27]
 8004ec6:	e035      	b.n	8004f34 <UART_SetConfig+0x284>
 8004ec8:	2304      	movs	r3, #4
 8004eca:	76fb      	strb	r3, [r7, #27]
 8004ecc:	e032      	b.n	8004f34 <UART_SetConfig+0x284>
 8004ece:	2308      	movs	r3, #8
 8004ed0:	76fb      	strb	r3, [r7, #27]
 8004ed2:	e02f      	b.n	8004f34 <UART_SetConfig+0x284>
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	76fb      	strb	r3, [r7, #27]
 8004ed8:	bf00      	nop
 8004eda:	e02b      	b.n	8004f34 <UART_SetConfig+0x284>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a2c      	ldr	r2, [pc, #176]	; (8004f94 <UART_SetConfig+0x2e4>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d124      	bne.n	8004f30 <UART_SetConfig+0x280>
 8004ee6:	4b2d      	ldr	r3, [pc, #180]	; (8004f9c <UART_SetConfig+0x2ec>)
 8004ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d012      	beq.n	8004f1c <UART_SetConfig+0x26c>
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004efa:	d802      	bhi.n	8004f02 <UART_SetConfig+0x252>
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d007      	beq.n	8004f10 <UART_SetConfig+0x260>
 8004f00:	e012      	b.n	8004f28 <UART_SetConfig+0x278>
 8004f02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f06:	d006      	beq.n	8004f16 <UART_SetConfig+0x266>
 8004f08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f0c:	d009      	beq.n	8004f22 <UART_SetConfig+0x272>
 8004f0e:	e00b      	b.n	8004f28 <UART_SetConfig+0x278>
 8004f10:	2300      	movs	r3, #0
 8004f12:	76fb      	strb	r3, [r7, #27]
 8004f14:	e00e      	b.n	8004f34 <UART_SetConfig+0x284>
 8004f16:	2302      	movs	r3, #2
 8004f18:	76fb      	strb	r3, [r7, #27]
 8004f1a:	e00b      	b.n	8004f34 <UART_SetConfig+0x284>
 8004f1c:	2304      	movs	r3, #4
 8004f1e:	76fb      	strb	r3, [r7, #27]
 8004f20:	e008      	b.n	8004f34 <UART_SetConfig+0x284>
 8004f22:	2308      	movs	r3, #8
 8004f24:	76fb      	strb	r3, [r7, #27]
 8004f26:	e005      	b.n	8004f34 <UART_SetConfig+0x284>
 8004f28:	2310      	movs	r3, #16
 8004f2a:	76fb      	strb	r3, [r7, #27]
 8004f2c:	bf00      	nop
 8004f2e:	e001      	b.n	8004f34 <UART_SetConfig+0x284>
 8004f30:	2310      	movs	r3, #16
 8004f32:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a16      	ldr	r2, [pc, #88]	; (8004f94 <UART_SetConfig+0x2e4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	f040 8087 	bne.w	800504e <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f40:	7efb      	ldrb	r3, [r7, #27]
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d836      	bhi.n	8004fb4 <UART_SetConfig+0x304>
 8004f46:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <UART_SetConfig+0x29c>)
 8004f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4c:	08004f71 	.word	0x08004f71
 8004f50:	08004fb5 	.word	0x08004fb5
 8004f54:	08004f79 	.word	0x08004f79
 8004f58:	08004fb5 	.word	0x08004fb5
 8004f5c:	08004f7f 	.word	0x08004f7f
 8004f60:	08004fb5 	.word	0x08004fb5
 8004f64:	08004fb5 	.word	0x08004fb5
 8004f68:	08004fb5 	.word	0x08004fb5
 8004f6c:	08004f87 	.word	0x08004f87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f70:	f7fe ffde 	bl	8003f30 <HAL_RCC_GetPCLK1Freq>
 8004f74:	6178      	str	r0, [r7, #20]
        break;
 8004f76:	e022      	b.n	8004fbe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f78:	4b0d      	ldr	r3, [pc, #52]	; (8004fb0 <UART_SetConfig+0x300>)
 8004f7a:	617b      	str	r3, [r7, #20]
        break;
 8004f7c:	e01f      	b.n	8004fbe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f7e:	f7fe ff41 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 8004f82:	6178      	str	r0, [r7, #20]
        break;
 8004f84:	e01b      	b.n	8004fbe <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f8a:	617b      	str	r3, [r7, #20]
        break;
 8004f8c:	e017      	b.n	8004fbe <UART_SetConfig+0x30e>
 8004f8e:	bf00      	nop
 8004f90:	efff69f3 	.word	0xefff69f3
 8004f94:	40008000 	.word	0x40008000
 8004f98:	40013800 	.word	0x40013800
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	40004400 	.word	0x40004400
 8004fa4:	40004800 	.word	0x40004800
 8004fa8:	40004c00 	.word	0x40004c00
 8004fac:	40005000 	.word	0x40005000
 8004fb0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	76bb      	strb	r3, [r7, #26]
        break;
 8004fbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 80f1 	beq.w	80051a8 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	4413      	add	r3, r2
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d305      	bcc.n	8004fe2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d902      	bls.n	8004fe8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	76bb      	strb	r3, [r7, #26]
 8004fe6:	e0df      	b.n	80051a8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	4619      	mov	r1, r3
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	f04f 0400 	mov.w	r4, #0
 8004ff8:	0214      	lsls	r4, r2, #8
 8004ffa:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004ffe:	020b      	lsls	r3, r1, #8
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	6852      	ldr	r2, [r2, #4]
 8005004:	0852      	lsrs	r2, r2, #1
 8005006:	4611      	mov	r1, r2
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	eb13 0b01 	adds.w	fp, r3, r1
 8005010:	eb44 0c02 	adc.w	ip, r4, r2
 8005014:	4658      	mov	r0, fp
 8005016:	4661      	mov	r1, ip
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f04f 0400 	mov.w	r4, #0
 8005020:	461a      	mov	r2, r3
 8005022:	4623      	mov	r3, r4
 8005024:	f7fb f98c 	bl	8000340 <__aeabi_uldivmod>
 8005028:	4603      	mov	r3, r0
 800502a:	460c      	mov	r4, r1
 800502c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005034:	d308      	bcc.n	8005048 <UART_SetConfig+0x398>
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800503c:	d204      	bcs.n	8005048 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	60da      	str	r2, [r3, #12]
 8005046:	e0af      	b.n	80051a8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	76bb      	strb	r3, [r7, #26]
 800504c:	e0ac      	b.n	80051a8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005056:	d15b      	bne.n	8005110 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005058:	7efb      	ldrb	r3, [r7, #27]
 800505a:	2b08      	cmp	r3, #8
 800505c:	d827      	bhi.n	80050ae <UART_SetConfig+0x3fe>
 800505e:	a201      	add	r2, pc, #4	; (adr r2, 8005064 <UART_SetConfig+0x3b4>)
 8005060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005064:	08005089 	.word	0x08005089
 8005068:	08005091 	.word	0x08005091
 800506c:	08005099 	.word	0x08005099
 8005070:	080050af 	.word	0x080050af
 8005074:	0800509f 	.word	0x0800509f
 8005078:	080050af 	.word	0x080050af
 800507c:	080050af 	.word	0x080050af
 8005080:	080050af 	.word	0x080050af
 8005084:	080050a7 	.word	0x080050a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005088:	f7fe ff52 	bl	8003f30 <HAL_RCC_GetPCLK1Freq>
 800508c:	6178      	str	r0, [r7, #20]
        break;
 800508e:	e013      	b.n	80050b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005090:	f7fe ff64 	bl	8003f5c <HAL_RCC_GetPCLK2Freq>
 8005094:	6178      	str	r0, [r7, #20]
        break;
 8005096:	e00f      	b.n	80050b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005098:	4b49      	ldr	r3, [pc, #292]	; (80051c0 <UART_SetConfig+0x510>)
 800509a:	617b      	str	r3, [r7, #20]
        break;
 800509c:	e00c      	b.n	80050b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800509e:	f7fe feb1 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 80050a2:	6178      	str	r0, [r7, #20]
        break;
 80050a4:	e008      	b.n	80050b8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050aa:	617b      	str	r3, [r7, #20]
        break;
 80050ac:	e004      	b.n	80050b8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	76bb      	strb	r3, [r7, #26]
        break;
 80050b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d074      	beq.n	80051a8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	005a      	lsls	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	085b      	lsrs	r3, r3, #1
 80050c8:	441a      	add	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	2b0f      	cmp	r3, #15
 80050da:	d916      	bls.n	800510a <UART_SetConfig+0x45a>
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e2:	d212      	bcs.n	800510a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	f023 030f 	bic.w	r3, r3, #15
 80050ec:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	f003 0307 	and.w	r3, r3, #7
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	89fb      	ldrh	r3, [r7, #14]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	89fa      	ldrh	r2, [r7, #14]
 8005106:	60da      	str	r2, [r3, #12]
 8005108:	e04e      	b.n	80051a8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	76bb      	strb	r3, [r7, #26]
 800510e:	e04b      	b.n	80051a8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005110:	7efb      	ldrb	r3, [r7, #27]
 8005112:	2b08      	cmp	r3, #8
 8005114:	d827      	bhi.n	8005166 <UART_SetConfig+0x4b6>
 8005116:	a201      	add	r2, pc, #4	; (adr r2, 800511c <UART_SetConfig+0x46c>)
 8005118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511c:	08005141 	.word	0x08005141
 8005120:	08005149 	.word	0x08005149
 8005124:	08005151 	.word	0x08005151
 8005128:	08005167 	.word	0x08005167
 800512c:	08005157 	.word	0x08005157
 8005130:	08005167 	.word	0x08005167
 8005134:	08005167 	.word	0x08005167
 8005138:	08005167 	.word	0x08005167
 800513c:	0800515f 	.word	0x0800515f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005140:	f7fe fef6 	bl	8003f30 <HAL_RCC_GetPCLK1Freq>
 8005144:	6178      	str	r0, [r7, #20]
        break;
 8005146:	e013      	b.n	8005170 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005148:	f7fe ff08 	bl	8003f5c <HAL_RCC_GetPCLK2Freq>
 800514c:	6178      	str	r0, [r7, #20]
        break;
 800514e:	e00f      	b.n	8005170 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005150:	4b1b      	ldr	r3, [pc, #108]	; (80051c0 <UART_SetConfig+0x510>)
 8005152:	617b      	str	r3, [r7, #20]
        break;
 8005154:	e00c      	b.n	8005170 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005156:	f7fe fe55 	bl	8003e04 <HAL_RCC_GetSysClockFreq>
 800515a:	6178      	str	r0, [r7, #20]
        break;
 800515c:	e008      	b.n	8005170 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800515e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005162:	617b      	str	r3, [r7, #20]
        break;
 8005164:	e004      	b.n	8005170 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005166:	2300      	movs	r3, #0
 8005168:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	76bb      	strb	r3, [r7, #26]
        break;
 800516e:	bf00      	nop
    }

    if (pclk != 0U)
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d018      	beq.n	80051a8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	085a      	lsrs	r2, r3, #1
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	441a      	add	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	fbb2 f3f3 	udiv	r3, r2, r3
 8005188:	b29b      	uxth	r3, r3
 800518a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	2b0f      	cmp	r3, #15
 8005190:	d908      	bls.n	80051a4 <UART_SetConfig+0x4f4>
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005198:	d204      	bcs.n	80051a4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	60da      	str	r2, [r3, #12]
 80051a2:	e001      	b.n	80051a8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80051b4:	7ebb      	ldrb	r3, [r7, #26]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3720      	adds	r7, #32
 80051ba:	46bd      	mov	sp, r7
 80051bc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80051c0:	00f42400 	.word	0x00f42400

080051c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	f003 0304 	and.w	r3, r3, #4
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	430a      	orrs	r2, r1
 8005252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	f003 0310 	and.w	r3, r3, #16
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	f003 0320 	and.w	r3, r3, #32
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d01a      	beq.n	80052da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052c2:	d10a      	bne.n	80052da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	605a      	str	r2, [r3, #4]
  }
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af02      	add	r7, sp, #8
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005316:	f7fc f997 	bl	8001648 <HAL_GetTick>
 800531a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0308 	and.w	r3, r3, #8
 8005326:	2b08      	cmp	r3, #8
 8005328:	d10e      	bne.n	8005348 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800532a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f82a 	bl	8005392 <UART_WaitOnFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e020      	b.n	800538a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b04      	cmp	r3, #4
 8005354:	d10e      	bne.n	8005374 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005356:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 f814 	bl	8005392 <UART_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e00a      	b.n	800538a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b084      	sub	sp, #16
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	603b      	str	r3, [r7, #0]
 800539e:	4613      	mov	r3, r2
 80053a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053a2:	e05d      	b.n	8005460 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053aa:	d059      	beq.n	8005460 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ac:	f7fc f94c 	bl	8001648 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d302      	bcc.n	80053c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d11b      	bne.n	80053fa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80053d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0201 	bic.w	r2, r2, #1
 80053e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2220      	movs	r2, #32
 80053e6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2220      	movs	r2, #32
 80053ec:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e042      	b.n	8005480 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b00      	cmp	r3, #0
 8005406:	d02b      	beq.n	8005460 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005412:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005416:	d123      	bne.n	8005460 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005420:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005430:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	689a      	ldr	r2, [r3, #8]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f022 0201 	bic.w	r2, r2, #1
 8005440:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2220      	movs	r2, #32
 800544c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2220      	movs	r2, #32
 8005452:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e00f      	b.n	8005480 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	69da      	ldr	r2, [r3, #28]
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	4013      	ands	r3, r2
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	429a      	cmp	r2, r3
 800546e:	bf0c      	ite	eq
 8005470:	2301      	moveq	r3, #1
 8005472:	2300      	movne	r3, #0
 8005474:	b2db      	uxtb	r3, r3
 8005476:	461a      	mov	r2, r3
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	429a      	cmp	r2, r3
 800547c:	d092      	beq.n	80053a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800547e:	2300      	movs	r3, #0
}
 8005480:	4618      	mov	r0, r3
 8005482:	3710      	adds	r7, #16
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <ctime>:
 8005488:	b508      	push	{r3, lr}
 800548a:	f000 f82f 	bl	80054ec <localtime>
 800548e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005492:	f000 bc85 	b.w	8005da0 <asctime>
	...

08005498 <__errno>:
 8005498:	4b01      	ldr	r3, [pc, #4]	; (80054a0 <__errno+0x8>)
 800549a:	6818      	ldr	r0, [r3, #0]
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	20000010 	.word	0x20000010

080054a4 <__libc_init_array>:
 80054a4:	b570      	push	{r4, r5, r6, lr}
 80054a6:	4e0d      	ldr	r6, [pc, #52]	; (80054dc <__libc_init_array+0x38>)
 80054a8:	4c0d      	ldr	r4, [pc, #52]	; (80054e0 <__libc_init_array+0x3c>)
 80054aa:	1ba4      	subs	r4, r4, r6
 80054ac:	10a4      	asrs	r4, r4, #2
 80054ae:	2500      	movs	r5, #0
 80054b0:	42a5      	cmp	r5, r4
 80054b2:	d109      	bne.n	80054c8 <__libc_init_array+0x24>
 80054b4:	4e0b      	ldr	r6, [pc, #44]	; (80054e4 <__libc_init_array+0x40>)
 80054b6:	4c0c      	ldr	r4, [pc, #48]	; (80054e8 <__libc_init_array+0x44>)
 80054b8:	f001 fe12 	bl	80070e0 <_init>
 80054bc:	1ba4      	subs	r4, r4, r6
 80054be:	10a4      	asrs	r4, r4, #2
 80054c0:	2500      	movs	r5, #0
 80054c2:	42a5      	cmp	r5, r4
 80054c4:	d105      	bne.n	80054d2 <__libc_init_array+0x2e>
 80054c6:	bd70      	pop	{r4, r5, r6, pc}
 80054c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80054cc:	4798      	blx	r3
 80054ce:	3501      	adds	r5, #1
 80054d0:	e7ee      	b.n	80054b0 <__libc_init_array+0xc>
 80054d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80054d6:	4798      	blx	r3
 80054d8:	3501      	adds	r5, #1
 80054da:	e7f2      	b.n	80054c2 <__libc_init_array+0x1e>
 80054dc:	08007484 	.word	0x08007484
 80054e0:	08007484 	.word	0x08007484
 80054e4:	08007484 	.word	0x08007484
 80054e8:	08007488 	.word	0x08007488

080054ec <localtime>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4b07      	ldr	r3, [pc, #28]	; (800550c <localtime+0x20>)
 80054f0:	681c      	ldr	r4, [r3, #0]
 80054f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054f4:	4605      	mov	r5, r0
 80054f6:	b91b      	cbnz	r3, 8005500 <localtime+0x14>
 80054f8:	2024      	movs	r0, #36	; 0x24
 80054fa:	f000 f8f5 	bl	80056e8 <malloc>
 80054fe:	63e0      	str	r0, [r4, #60]	; 0x3c
 8005500:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005502:	4628      	mov	r0, r5
 8005504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005508:	f000 b802 	b.w	8005510 <localtime_r>
 800550c:	20000010 	.word	0x20000010

08005510 <localtime_r>:
 8005510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005514:	460c      	mov	r4, r1
 8005516:	4680      	mov	r8, r0
 8005518:	f000 fcd4 	bl	8005ec4 <__gettzinfo>
 800551c:	4621      	mov	r1, r4
 800551e:	4607      	mov	r7, r0
 8005520:	4640      	mov	r0, r8
 8005522:	f000 fcd3 	bl	8005ecc <gmtime_r>
 8005526:	6946      	ldr	r6, [r0, #20]
 8005528:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800552c:	07b2      	lsls	r2, r6, #30
 800552e:	4604      	mov	r4, r0
 8005530:	d105      	bne.n	800553e <localtime_r+0x2e>
 8005532:	2264      	movs	r2, #100	; 0x64
 8005534:	fb96 f3f2 	sdiv	r3, r6, r2
 8005538:	fb02 6313 	mls	r3, r2, r3, r6
 800553c:	bb13      	cbnz	r3, 8005584 <localtime_r+0x74>
 800553e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8005542:	fb96 f5f3 	sdiv	r5, r6, r3
 8005546:	fb03 6515 	mls	r5, r3, r5, r6
 800554a:	fab5 f585 	clz	r5, r5
 800554e:	096d      	lsrs	r5, r5, #5
 8005550:	4b63      	ldr	r3, [pc, #396]	; (80056e0 <localtime_r+0x1d0>)
 8005552:	2230      	movs	r2, #48	; 0x30
 8005554:	fb02 3505 	mla	r5, r2, r5, r3
 8005558:	f000 fa9c 	bl	8005a94 <__tz_lock>
 800555c:	f000 fa9c 	bl	8005a98 <_tzset_unlocked>
 8005560:	4b60      	ldr	r3, [pc, #384]	; (80056e4 <localtime_r+0x1d4>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	b323      	cbz	r3, 80055b0 <localtime_r+0xa0>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	42b3      	cmp	r3, r6
 800556a:	d10d      	bne.n	8005588 <localtime_r+0x78>
 800556c:	683e      	ldr	r6, [r7, #0]
 800556e:	e9d8 0100 	ldrd	r0, r1, [r8]
 8005572:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005576:	b97e      	cbnz	r6, 8005598 <localtime_r+0x88>
 8005578:	4290      	cmp	r0, r2
 800557a:	eb71 0303 	sbcs.w	r3, r1, r3
 800557e:	db0f      	blt.n	80055a0 <localtime_r+0x90>
 8005580:	2301      	movs	r3, #1
 8005582:	e015      	b.n	80055b0 <localtime_r+0xa0>
 8005584:	2501      	movs	r5, #1
 8005586:	e7e3      	b.n	8005550 <localtime_r+0x40>
 8005588:	4630      	mov	r0, r6
 800558a:	f000 f9db 	bl	8005944 <__tzcalc_limits>
 800558e:	2800      	cmp	r0, #0
 8005590:	d1ec      	bne.n	800556c <localtime_r+0x5c>
 8005592:	f04f 33ff 	mov.w	r3, #4294967295
 8005596:	e00b      	b.n	80055b0 <localtime_r+0xa0>
 8005598:	4290      	cmp	r0, r2
 800559a:	eb71 0303 	sbcs.w	r3, r1, r3
 800559e:	db58      	blt.n	8005652 <localtime_r+0x142>
 80055a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80055a4:	4290      	cmp	r0, r2
 80055a6:	eb71 0303 	sbcs.w	r3, r1, r3
 80055aa:	bfb4      	ite	lt
 80055ac:	2301      	movlt	r3, #1
 80055ae:	2300      	movge	r3, #0
 80055b0:	6223      	str	r3, [r4, #32]
 80055b2:	6a23      	ldr	r3, [r4, #32]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	bf0c      	ite	eq
 80055b8:	6d39      	ldreq	r1, [r7, #80]	; 0x50
 80055ba:	6ab9      	ldrne	r1, [r7, #40]	; 0x28
 80055bc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80055c0:	203c      	movs	r0, #60	; 0x3c
 80055c2:	fb91 f6f3 	sdiv	r6, r1, r3
 80055c6:	fb03 1316 	mls	r3, r3, r6, r1
 80055ca:	6861      	ldr	r1, [r4, #4]
 80055cc:	fb93 f2f0 	sdiv	r2, r3, r0
 80055d0:	fb00 3012 	mls	r0, r0, r2, r3
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	1a89      	subs	r1, r1, r2
 80055d8:	68a2      	ldr	r2, [r4, #8]
 80055da:	6061      	str	r1, [r4, #4]
 80055dc:	1a1b      	subs	r3, r3, r0
 80055de:	1b92      	subs	r2, r2, r6
 80055e0:	2b3b      	cmp	r3, #59	; 0x3b
 80055e2:	6023      	str	r3, [r4, #0]
 80055e4:	60a2      	str	r2, [r4, #8]
 80055e6:	dd36      	ble.n	8005656 <localtime_r+0x146>
 80055e8:	3101      	adds	r1, #1
 80055ea:	6061      	str	r1, [r4, #4]
 80055ec:	3b3c      	subs	r3, #60	; 0x3c
 80055ee:	6023      	str	r3, [r4, #0]
 80055f0:	6863      	ldr	r3, [r4, #4]
 80055f2:	2b3b      	cmp	r3, #59	; 0x3b
 80055f4:	dd35      	ble.n	8005662 <localtime_r+0x152>
 80055f6:	3201      	adds	r2, #1
 80055f8:	60a2      	str	r2, [r4, #8]
 80055fa:	3b3c      	subs	r3, #60	; 0x3c
 80055fc:	6063      	str	r3, [r4, #4]
 80055fe:	68a3      	ldr	r3, [r4, #8]
 8005600:	2b17      	cmp	r3, #23
 8005602:	dd34      	ble.n	800566e <localtime_r+0x15e>
 8005604:	69e2      	ldr	r2, [r4, #28]
 8005606:	3201      	adds	r2, #1
 8005608:	61e2      	str	r2, [r4, #28]
 800560a:	69a2      	ldr	r2, [r4, #24]
 800560c:	3201      	adds	r2, #1
 800560e:	2a06      	cmp	r2, #6
 8005610:	bfc8      	it	gt
 8005612:	2200      	movgt	r2, #0
 8005614:	61a2      	str	r2, [r4, #24]
 8005616:	68e2      	ldr	r2, [r4, #12]
 8005618:	3b18      	subs	r3, #24
 800561a:	3201      	adds	r2, #1
 800561c:	60a3      	str	r3, [r4, #8]
 800561e:	6923      	ldr	r3, [r4, #16]
 8005620:	60e2      	str	r2, [r4, #12]
 8005622:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8005626:	428a      	cmp	r2, r1
 8005628:	dd0e      	ble.n	8005648 <localtime_r+0x138>
 800562a:	3301      	adds	r3, #1
 800562c:	2b0c      	cmp	r3, #12
 800562e:	bf0c      	ite	eq
 8005630:	6963      	ldreq	r3, [r4, #20]
 8005632:	6123      	strne	r3, [r4, #16]
 8005634:	eba2 0201 	sub.w	r2, r2, r1
 8005638:	60e2      	str	r2, [r4, #12]
 800563a:	bf01      	itttt	eq
 800563c:	3301      	addeq	r3, #1
 800563e:	2200      	moveq	r2, #0
 8005640:	6122      	streq	r2, [r4, #16]
 8005642:	6163      	streq	r3, [r4, #20]
 8005644:	bf08      	it	eq
 8005646:	61e2      	streq	r2, [r4, #28]
 8005648:	f000 fa25 	bl	8005a96 <__tz_unlock>
 800564c:	4620      	mov	r0, r4
 800564e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005652:	2300      	movs	r3, #0
 8005654:	e7ac      	b.n	80055b0 <localtime_r+0xa0>
 8005656:	2b00      	cmp	r3, #0
 8005658:	daca      	bge.n	80055f0 <localtime_r+0xe0>
 800565a:	3901      	subs	r1, #1
 800565c:	6061      	str	r1, [r4, #4]
 800565e:	333c      	adds	r3, #60	; 0x3c
 8005660:	e7c5      	b.n	80055ee <localtime_r+0xde>
 8005662:	2b00      	cmp	r3, #0
 8005664:	dacb      	bge.n	80055fe <localtime_r+0xee>
 8005666:	3a01      	subs	r2, #1
 8005668:	60a2      	str	r2, [r4, #8]
 800566a:	333c      	adds	r3, #60	; 0x3c
 800566c:	e7c6      	b.n	80055fc <localtime_r+0xec>
 800566e:	2b00      	cmp	r3, #0
 8005670:	daea      	bge.n	8005648 <localtime_r+0x138>
 8005672:	69e2      	ldr	r2, [r4, #28]
 8005674:	3a01      	subs	r2, #1
 8005676:	61e2      	str	r2, [r4, #28]
 8005678:	69a2      	ldr	r2, [r4, #24]
 800567a:	3a01      	subs	r2, #1
 800567c:	bf48      	it	mi
 800567e:	2206      	movmi	r2, #6
 8005680:	61a2      	str	r2, [r4, #24]
 8005682:	68e2      	ldr	r2, [r4, #12]
 8005684:	3318      	adds	r3, #24
 8005686:	3a01      	subs	r2, #1
 8005688:	60e2      	str	r2, [r4, #12]
 800568a:	60a3      	str	r3, [r4, #8]
 800568c:	2a00      	cmp	r2, #0
 800568e:	d1db      	bne.n	8005648 <localtime_r+0x138>
 8005690:	6923      	ldr	r3, [r4, #16]
 8005692:	3b01      	subs	r3, #1
 8005694:	d405      	bmi.n	80056a2 <localtime_r+0x192>
 8005696:	6123      	str	r3, [r4, #16]
 8005698:	6923      	ldr	r3, [r4, #16]
 800569a:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800569e:	60e3      	str	r3, [r4, #12]
 80056a0:	e7d2      	b.n	8005648 <localtime_r+0x138>
 80056a2:	6962      	ldr	r2, [r4, #20]
 80056a4:	230b      	movs	r3, #11
 80056a6:	1e51      	subs	r1, r2, #1
 80056a8:	6123      	str	r3, [r4, #16]
 80056aa:	078b      	lsls	r3, r1, #30
 80056ac:	6161      	str	r1, [r4, #20]
 80056ae:	f202 726b 	addw	r2, r2, #1899	; 0x76b
 80056b2:	d105      	bne.n	80056c0 <localtime_r+0x1b0>
 80056b4:	2164      	movs	r1, #100	; 0x64
 80056b6:	fb92 f3f1 	sdiv	r3, r2, r1
 80056ba:	fb01 2313 	mls	r3, r1, r3, r2
 80056be:	b963      	cbnz	r3, 80056da <localtime_r+0x1ca>
 80056c0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80056c4:	fb92 f3f1 	sdiv	r3, r2, r1
 80056c8:	fb01 2313 	mls	r3, r1, r3, r2
 80056cc:	fab3 f383 	clz	r3, r3
 80056d0:	095b      	lsrs	r3, r3, #5
 80056d2:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80056d6:	61e3      	str	r3, [r4, #28]
 80056d8:	e7de      	b.n	8005698 <localtime_r+0x188>
 80056da:	2301      	movs	r3, #1
 80056dc:	e7f9      	b.n	80056d2 <localtime_r+0x1c2>
 80056de:	bf00      	nop
 80056e0:	080071cc 	.word	0x080071cc
 80056e4:	2000028c 	.word	0x2000028c

080056e8 <malloc>:
 80056e8:	4b02      	ldr	r3, [pc, #8]	; (80056f4 <malloc+0xc>)
 80056ea:	4601      	mov	r1, r0
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	f000 b861 	b.w	80057b4 <_malloc_r>
 80056f2:	bf00      	nop
 80056f4:	20000010 	.word	0x20000010

080056f8 <free>:
 80056f8:	4b02      	ldr	r3, [pc, #8]	; (8005704 <free+0xc>)
 80056fa:	4601      	mov	r1, r0
 80056fc:	6818      	ldr	r0, [r3, #0]
 80056fe:	f000 b80b 	b.w	8005718 <_free_r>
 8005702:	bf00      	nop
 8005704:	20000010 	.word	0x20000010

08005708 <memset>:
 8005708:	4402      	add	r2, r0
 800570a:	4603      	mov	r3, r0
 800570c:	4293      	cmp	r3, r2
 800570e:	d100      	bne.n	8005712 <memset+0xa>
 8005710:	4770      	bx	lr
 8005712:	f803 1b01 	strb.w	r1, [r3], #1
 8005716:	e7f9      	b.n	800570c <memset+0x4>

08005718 <_free_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4605      	mov	r5, r0
 800571c:	2900      	cmp	r1, #0
 800571e:	d045      	beq.n	80057ac <_free_r+0x94>
 8005720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005724:	1f0c      	subs	r4, r1, #4
 8005726:	2b00      	cmp	r3, #0
 8005728:	bfb8      	it	lt
 800572a:	18e4      	addlt	r4, r4, r3
 800572c:	f000 fc7c 	bl	8006028 <__malloc_lock>
 8005730:	4a1f      	ldr	r2, [pc, #124]	; (80057b0 <_free_r+0x98>)
 8005732:	6813      	ldr	r3, [r2, #0]
 8005734:	4610      	mov	r0, r2
 8005736:	b933      	cbnz	r3, 8005746 <_free_r+0x2e>
 8005738:	6063      	str	r3, [r4, #4]
 800573a:	6014      	str	r4, [r2, #0]
 800573c:	4628      	mov	r0, r5
 800573e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005742:	f000 bc72 	b.w	800602a <__malloc_unlock>
 8005746:	42a3      	cmp	r3, r4
 8005748:	d90c      	bls.n	8005764 <_free_r+0x4c>
 800574a:	6821      	ldr	r1, [r4, #0]
 800574c:	1862      	adds	r2, r4, r1
 800574e:	4293      	cmp	r3, r2
 8005750:	bf04      	itt	eq
 8005752:	681a      	ldreq	r2, [r3, #0]
 8005754:	685b      	ldreq	r3, [r3, #4]
 8005756:	6063      	str	r3, [r4, #4]
 8005758:	bf04      	itt	eq
 800575a:	1852      	addeq	r2, r2, r1
 800575c:	6022      	streq	r2, [r4, #0]
 800575e:	6004      	str	r4, [r0, #0]
 8005760:	e7ec      	b.n	800573c <_free_r+0x24>
 8005762:	4613      	mov	r3, r2
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	b10a      	cbz	r2, 800576c <_free_r+0x54>
 8005768:	42a2      	cmp	r2, r4
 800576a:	d9fa      	bls.n	8005762 <_free_r+0x4a>
 800576c:	6819      	ldr	r1, [r3, #0]
 800576e:	1858      	adds	r0, r3, r1
 8005770:	42a0      	cmp	r0, r4
 8005772:	d10b      	bne.n	800578c <_free_r+0x74>
 8005774:	6820      	ldr	r0, [r4, #0]
 8005776:	4401      	add	r1, r0
 8005778:	1858      	adds	r0, r3, r1
 800577a:	4282      	cmp	r2, r0
 800577c:	6019      	str	r1, [r3, #0]
 800577e:	d1dd      	bne.n	800573c <_free_r+0x24>
 8005780:	6810      	ldr	r0, [r2, #0]
 8005782:	6852      	ldr	r2, [r2, #4]
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	4401      	add	r1, r0
 8005788:	6019      	str	r1, [r3, #0]
 800578a:	e7d7      	b.n	800573c <_free_r+0x24>
 800578c:	d902      	bls.n	8005794 <_free_r+0x7c>
 800578e:	230c      	movs	r3, #12
 8005790:	602b      	str	r3, [r5, #0]
 8005792:	e7d3      	b.n	800573c <_free_r+0x24>
 8005794:	6820      	ldr	r0, [r4, #0]
 8005796:	1821      	adds	r1, r4, r0
 8005798:	428a      	cmp	r2, r1
 800579a:	bf04      	itt	eq
 800579c:	6811      	ldreq	r1, [r2, #0]
 800579e:	6852      	ldreq	r2, [r2, #4]
 80057a0:	6062      	str	r2, [r4, #4]
 80057a2:	bf04      	itt	eq
 80057a4:	1809      	addeq	r1, r1, r0
 80057a6:	6021      	streq	r1, [r4, #0]
 80057a8:	605c      	str	r4, [r3, #4]
 80057aa:	e7c7      	b.n	800573c <_free_r+0x24>
 80057ac:	bd38      	pop	{r3, r4, r5, pc}
 80057ae:	bf00      	nop
 80057b0:	20000268 	.word	0x20000268

080057b4 <_malloc_r>:
 80057b4:	b570      	push	{r4, r5, r6, lr}
 80057b6:	1ccd      	adds	r5, r1, #3
 80057b8:	f025 0503 	bic.w	r5, r5, #3
 80057bc:	3508      	adds	r5, #8
 80057be:	2d0c      	cmp	r5, #12
 80057c0:	bf38      	it	cc
 80057c2:	250c      	movcc	r5, #12
 80057c4:	2d00      	cmp	r5, #0
 80057c6:	4606      	mov	r6, r0
 80057c8:	db01      	blt.n	80057ce <_malloc_r+0x1a>
 80057ca:	42a9      	cmp	r1, r5
 80057cc:	d903      	bls.n	80057d6 <_malloc_r+0x22>
 80057ce:	230c      	movs	r3, #12
 80057d0:	6033      	str	r3, [r6, #0]
 80057d2:	2000      	movs	r0, #0
 80057d4:	bd70      	pop	{r4, r5, r6, pc}
 80057d6:	f000 fc27 	bl	8006028 <__malloc_lock>
 80057da:	4a21      	ldr	r2, [pc, #132]	; (8005860 <_malloc_r+0xac>)
 80057dc:	6814      	ldr	r4, [r2, #0]
 80057de:	4621      	mov	r1, r4
 80057e0:	b991      	cbnz	r1, 8005808 <_malloc_r+0x54>
 80057e2:	4c20      	ldr	r4, [pc, #128]	; (8005864 <_malloc_r+0xb0>)
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	b91b      	cbnz	r3, 80057f0 <_malloc_r+0x3c>
 80057e8:	4630      	mov	r0, r6
 80057ea:	f000 f83d 	bl	8005868 <_sbrk_r>
 80057ee:	6020      	str	r0, [r4, #0]
 80057f0:	4629      	mov	r1, r5
 80057f2:	4630      	mov	r0, r6
 80057f4:	f000 f838 	bl	8005868 <_sbrk_r>
 80057f8:	1c43      	adds	r3, r0, #1
 80057fa:	d124      	bne.n	8005846 <_malloc_r+0x92>
 80057fc:	230c      	movs	r3, #12
 80057fe:	6033      	str	r3, [r6, #0]
 8005800:	4630      	mov	r0, r6
 8005802:	f000 fc12 	bl	800602a <__malloc_unlock>
 8005806:	e7e4      	b.n	80057d2 <_malloc_r+0x1e>
 8005808:	680b      	ldr	r3, [r1, #0]
 800580a:	1b5b      	subs	r3, r3, r5
 800580c:	d418      	bmi.n	8005840 <_malloc_r+0x8c>
 800580e:	2b0b      	cmp	r3, #11
 8005810:	d90f      	bls.n	8005832 <_malloc_r+0x7e>
 8005812:	600b      	str	r3, [r1, #0]
 8005814:	50cd      	str	r5, [r1, r3]
 8005816:	18cc      	adds	r4, r1, r3
 8005818:	4630      	mov	r0, r6
 800581a:	f000 fc06 	bl	800602a <__malloc_unlock>
 800581e:	f104 000b 	add.w	r0, r4, #11
 8005822:	1d23      	adds	r3, r4, #4
 8005824:	f020 0007 	bic.w	r0, r0, #7
 8005828:	1ac3      	subs	r3, r0, r3
 800582a:	d0d3      	beq.n	80057d4 <_malloc_r+0x20>
 800582c:	425a      	negs	r2, r3
 800582e:	50e2      	str	r2, [r4, r3]
 8005830:	e7d0      	b.n	80057d4 <_malloc_r+0x20>
 8005832:	428c      	cmp	r4, r1
 8005834:	684b      	ldr	r3, [r1, #4]
 8005836:	bf16      	itet	ne
 8005838:	6063      	strne	r3, [r4, #4]
 800583a:	6013      	streq	r3, [r2, #0]
 800583c:	460c      	movne	r4, r1
 800583e:	e7eb      	b.n	8005818 <_malloc_r+0x64>
 8005840:	460c      	mov	r4, r1
 8005842:	6849      	ldr	r1, [r1, #4]
 8005844:	e7cc      	b.n	80057e0 <_malloc_r+0x2c>
 8005846:	1cc4      	adds	r4, r0, #3
 8005848:	f024 0403 	bic.w	r4, r4, #3
 800584c:	42a0      	cmp	r0, r4
 800584e:	d005      	beq.n	800585c <_malloc_r+0xa8>
 8005850:	1a21      	subs	r1, r4, r0
 8005852:	4630      	mov	r0, r6
 8005854:	f000 f808 	bl	8005868 <_sbrk_r>
 8005858:	3001      	adds	r0, #1
 800585a:	d0cf      	beq.n	80057fc <_malloc_r+0x48>
 800585c:	6025      	str	r5, [r4, #0]
 800585e:	e7db      	b.n	8005818 <_malloc_r+0x64>
 8005860:	20000268 	.word	0x20000268
 8005864:	2000026c 	.word	0x2000026c

08005868 <_sbrk_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4c06      	ldr	r4, [pc, #24]	; (8005884 <_sbrk_r+0x1c>)
 800586c:	2300      	movs	r3, #0
 800586e:	4605      	mov	r5, r0
 8005870:	4608      	mov	r0, r1
 8005872:	6023      	str	r3, [r4, #0]
 8005874:	f7fb fdea 	bl	800144c <_sbrk>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d102      	bne.n	8005882 <_sbrk_r+0x1a>
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	b103      	cbz	r3, 8005882 <_sbrk_r+0x1a>
 8005880:	602b      	str	r3, [r5, #0]
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	20000470 	.word	0x20000470

08005888 <siprintf>:
 8005888:	b40e      	push	{r1, r2, r3}
 800588a:	b500      	push	{lr}
 800588c:	b09c      	sub	sp, #112	; 0x70
 800588e:	ab1d      	add	r3, sp, #116	; 0x74
 8005890:	9002      	str	r0, [sp, #8]
 8005892:	9006      	str	r0, [sp, #24]
 8005894:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005898:	4809      	ldr	r0, [pc, #36]	; (80058c0 <siprintf+0x38>)
 800589a:	9107      	str	r1, [sp, #28]
 800589c:	9104      	str	r1, [sp, #16]
 800589e:	4909      	ldr	r1, [pc, #36]	; (80058c4 <siprintf+0x3c>)
 80058a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80058a4:	9105      	str	r1, [sp, #20]
 80058a6:	6800      	ldr	r0, [r0, #0]
 80058a8:	9301      	str	r3, [sp, #4]
 80058aa:	a902      	add	r1, sp, #8
 80058ac:	f000 fc18 	bl	80060e0 <_svfiprintf_r>
 80058b0:	9b02      	ldr	r3, [sp, #8]
 80058b2:	2200      	movs	r2, #0
 80058b4:	701a      	strb	r2, [r3, #0]
 80058b6:	b01c      	add	sp, #112	; 0x70
 80058b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80058bc:	b003      	add	sp, #12
 80058be:	4770      	bx	lr
 80058c0:	20000010 	.word	0x20000010
 80058c4:	ffff0208 	.word	0xffff0208

080058c8 <strcat>:
 80058c8:	b510      	push	{r4, lr}
 80058ca:	4603      	mov	r3, r0
 80058cc:	781a      	ldrb	r2, [r3, #0]
 80058ce:	1c5c      	adds	r4, r3, #1
 80058d0:	b93a      	cbnz	r2, 80058e2 <strcat+0x1a>
 80058d2:	3b01      	subs	r3, #1
 80058d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058dc:	2a00      	cmp	r2, #0
 80058de:	d1f9      	bne.n	80058d4 <strcat+0xc>
 80058e0:	bd10      	pop	{r4, pc}
 80058e2:	4623      	mov	r3, r4
 80058e4:	e7f2      	b.n	80058cc <strcat+0x4>

080058e6 <strrchr>:
 80058e6:	b538      	push	{r3, r4, r5, lr}
 80058e8:	4603      	mov	r3, r0
 80058ea:	460d      	mov	r5, r1
 80058ec:	b969      	cbnz	r1, 800590a <strrchr+0x24>
 80058ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058f2:	f000 bea1 	b.w	8006638 <strchr>
 80058f6:	1c43      	adds	r3, r0, #1
 80058f8:	4604      	mov	r4, r0
 80058fa:	4629      	mov	r1, r5
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fe9b 	bl	8006638 <strchr>
 8005902:	2800      	cmp	r0, #0
 8005904:	d1f7      	bne.n	80058f6 <strrchr+0x10>
 8005906:	4620      	mov	r0, r4
 8005908:	bd38      	pop	{r3, r4, r5, pc}
 800590a:	2400      	movs	r4, #0
 800590c:	e7f5      	b.n	80058fa <strrchr+0x14>
	...

08005910 <time>:
 8005910:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005912:	4b0b      	ldr	r3, [pc, #44]	; (8005940 <time+0x30>)
 8005914:	4604      	mov	r4, r0
 8005916:	2200      	movs	r2, #0
 8005918:	4669      	mov	r1, sp
 800591a:	6818      	ldr	r0, [r3, #0]
 800591c:	f000 fac0 	bl	8005ea0 <_gettimeofday_r>
 8005920:	2800      	cmp	r0, #0
 8005922:	da05      	bge.n	8005930 <time+0x20>
 8005924:	f04f 32ff 	mov.w	r2, #4294967295
 8005928:	f04f 33ff 	mov.w	r3, #4294967295
 800592c:	e9cd 2300 	strd	r2, r3, [sp]
 8005930:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005934:	b10c      	cbz	r4, 800593a <time+0x2a>
 8005936:	e9c4 0100 	strd	r0, r1, [r4]
 800593a:	b004      	add	sp, #16
 800593c:	bd10      	pop	{r4, pc}
 800593e:	bf00      	nop
 8005940:	20000010 	.word	0x20000010

08005944 <__tzcalc_limits>:
 8005944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005948:	4680      	mov	r8, r0
 800594a:	f000 fabb 	bl	8005ec4 <__gettzinfo>
 800594e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8005952:	4598      	cmp	r8, r3
 8005954:	f340 8098 	ble.w	8005a88 <__tzcalc_limits+0x144>
 8005958:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 800595c:	4443      	add	r3, r8
 800595e:	109b      	asrs	r3, r3, #2
 8005960:	f240 126d 	movw	r2, #365	; 0x16d
 8005964:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8005968:	fb02 3505 	mla	r5, r2, r5, r3
 800596c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8005970:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8005974:	fb93 f3f2 	sdiv	r3, r3, r2
 8005978:	441d      	add	r5, r3
 800597a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800597e:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8005982:	fb98 f7f3 	sdiv	r7, r8, r3
 8005986:	fb03 8717 	mls	r7, r3, r7, r8
 800598a:	4442      	add	r2, r8
 800598c:	fab7 fc87 	clz	ip, r7
 8005990:	fb92 f2f3 	sdiv	r2, r2, r3
 8005994:	f008 0303 	and.w	r3, r8, #3
 8005998:	4415      	add	r5, r2
 800599a:	2264      	movs	r2, #100	; 0x64
 800599c:	f8c0 8004 	str.w	r8, [r0, #4]
 80059a0:	fb98 f6f2 	sdiv	r6, r8, r2
 80059a4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80059a8:	fb02 8616 	mls	r6, r2, r6, r8
 80059ac:	4604      	mov	r4, r0
 80059ae:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	f04f 0e07 	mov.w	lr, #7
 80059b8:	7a22      	ldrb	r2, [r4, #8]
 80059ba:	6963      	ldr	r3, [r4, #20]
 80059bc:	2a4a      	cmp	r2, #74	; 0x4a
 80059be:	d128      	bne.n	8005a12 <__tzcalc_limits+0xce>
 80059c0:	9900      	ldr	r1, [sp, #0]
 80059c2:	18ea      	adds	r2, r5, r3
 80059c4:	b901      	cbnz	r1, 80059c8 <__tzcalc_limits+0x84>
 80059c6:	b906      	cbnz	r6, 80059ca <__tzcalc_limits+0x86>
 80059c8:	bb0f      	cbnz	r7, 8005a0e <__tzcalc_limits+0xca>
 80059ca:	2b3b      	cmp	r3, #59	; 0x3b
 80059cc:	bfd4      	ite	le
 80059ce:	2300      	movle	r3, #0
 80059d0:	2301      	movgt	r3, #1
 80059d2:	4413      	add	r3, r2
 80059d4:	1e5a      	subs	r2, r3, #1
 80059d6:	69a3      	ldr	r3, [r4, #24]
 80059d8:	492c      	ldr	r1, [pc, #176]	; (8005a8c <__tzcalc_limits+0x148>)
 80059da:	fb01 3202 	mla	r2, r1, r2, r3
 80059de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80059e0:	4413      	add	r3, r2
 80059e2:	461a      	mov	r2, r3
 80059e4:	17db      	asrs	r3, r3, #31
 80059e6:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80059ea:	3428      	adds	r4, #40	; 0x28
 80059ec:	45a3      	cmp	fp, r4
 80059ee:	d1e3      	bne.n	80059b8 <__tzcalc_limits+0x74>
 80059f0:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 80059f4:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 80059f8:	4294      	cmp	r4, r2
 80059fa:	eb75 0303 	sbcs.w	r3, r5, r3
 80059fe:	bfb4      	ite	lt
 8005a00:	2301      	movlt	r3, #1
 8005a02:	2300      	movge	r3, #0
 8005a04:	6003      	str	r3, [r0, #0]
 8005a06:	2001      	movs	r0, #1
 8005a08:	b003      	add	sp, #12
 8005a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a0e:	2300      	movs	r3, #0
 8005a10:	e7df      	b.n	80059d2 <__tzcalc_limits+0x8e>
 8005a12:	2a44      	cmp	r2, #68	; 0x44
 8005a14:	d101      	bne.n	8005a1a <__tzcalc_limits+0xd6>
 8005a16:	18ea      	adds	r2, r5, r3
 8005a18:	e7dd      	b.n	80059d6 <__tzcalc_limits+0x92>
 8005a1a:	9a00      	ldr	r2, [sp, #0]
 8005a1c:	bb72      	cbnz	r2, 8005a7c <__tzcalc_limits+0x138>
 8005a1e:	2e00      	cmp	r6, #0
 8005a20:	bf0c      	ite	eq
 8005a22:	46e1      	moveq	r9, ip
 8005a24:	f04f 0901 	movne.w	r9, #1
 8005a28:	2230      	movs	r2, #48	; 0x30
 8005a2a:	fb02 f909 	mul.w	r9, r2, r9
 8005a2e:	68e2      	ldr	r2, [r4, #12]
 8005a30:	9201      	str	r2, [sp, #4]
 8005a32:	f04f 0800 	mov.w	r8, #0
 8005a36:	462a      	mov	r2, r5
 8005a38:	f108 0801 	add.w	r8, r8, #1
 8005a3c:	4914      	ldr	r1, [pc, #80]	; (8005a90 <__tzcalc_limits+0x14c>)
 8005a3e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 8005a42:	448a      	add	sl, r1
 8005a44:	9901      	ldr	r1, [sp, #4]
 8005a46:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8005a4a:	4541      	cmp	r1, r8
 8005a4c:	dc18      	bgt.n	8005a80 <__tzcalc_limits+0x13c>
 8005a4e:	f102 0804 	add.w	r8, r2, #4
 8005a52:	fb98 f9fe 	sdiv	r9, r8, lr
 8005a56:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8005a5a:	eba8 0909 	sub.w	r9, r8, r9
 8005a5e:	ebb3 0909 	subs.w	r9, r3, r9
 8005a62:	6923      	ldr	r3, [r4, #16]
 8005a64:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a68:	bf48      	it	mi
 8005a6a:	f109 0907 	addmi.w	r9, r9, #7
 8005a6e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005a72:	444b      	add	r3, r9
 8005a74:	4553      	cmp	r3, sl
 8005a76:	da05      	bge.n	8005a84 <__tzcalc_limits+0x140>
 8005a78:	441a      	add	r2, r3
 8005a7a:	e7ac      	b.n	80059d6 <__tzcalc_limits+0x92>
 8005a7c:	46e1      	mov	r9, ip
 8005a7e:	e7d3      	b.n	8005a28 <__tzcalc_limits+0xe4>
 8005a80:	4452      	add	r2, sl
 8005a82:	e7d9      	b.n	8005a38 <__tzcalc_limits+0xf4>
 8005a84:	3b07      	subs	r3, #7
 8005a86:	e7f5      	b.n	8005a74 <__tzcalc_limits+0x130>
 8005a88:	2000      	movs	r0, #0
 8005a8a:	e7bd      	b.n	8005a08 <__tzcalc_limits+0xc4>
 8005a8c:	00015180 	.word	0x00015180
 8005a90:	080071cc 	.word	0x080071cc

08005a94 <__tz_lock>:
 8005a94:	4770      	bx	lr

08005a96 <__tz_unlock>:
 8005a96:	4770      	bx	lr

08005a98 <_tzset_unlocked>:
 8005a98:	4b01      	ldr	r3, [pc, #4]	; (8005aa0 <_tzset_unlocked+0x8>)
 8005a9a:	6818      	ldr	r0, [r3, #0]
 8005a9c:	f000 b802 	b.w	8005aa4 <_tzset_unlocked_r>
 8005aa0:	20000010 	.word	0x20000010

08005aa4 <_tzset_unlocked_r>:
 8005aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa8:	b08d      	sub	sp, #52	; 0x34
 8005aaa:	4607      	mov	r7, r0
 8005aac:	f000 fa0a 	bl	8005ec4 <__gettzinfo>
 8005ab0:	49af      	ldr	r1, [pc, #700]	; (8005d70 <_tzset_unlocked_r+0x2cc>)
 8005ab2:	4eb0      	ldr	r6, [pc, #704]	; (8005d74 <_tzset_unlocked_r+0x2d0>)
 8005ab4:	4605      	mov	r5, r0
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	f000 f9ea 	bl	8005e90 <_getenv_r>
 8005abc:	4604      	mov	r4, r0
 8005abe:	b970      	cbnz	r0, 8005ade <_tzset_unlocked_r+0x3a>
 8005ac0:	4bad      	ldr	r3, [pc, #692]	; (8005d78 <_tzset_unlocked_r+0x2d4>)
 8005ac2:	4aae      	ldr	r2, [pc, #696]	; (8005d7c <_tzset_unlocked_r+0x2d8>)
 8005ac4:	6018      	str	r0, [r3, #0]
 8005ac6:	4bae      	ldr	r3, [pc, #696]	; (8005d80 <_tzset_unlocked_r+0x2dc>)
 8005ac8:	6018      	str	r0, [r3, #0]
 8005aca:	4bae      	ldr	r3, [pc, #696]	; (8005d84 <_tzset_unlocked_r+0x2e0>)
 8005acc:	6830      	ldr	r0, [r6, #0]
 8005ace:	e9c3 2200 	strd	r2, r2, [r3]
 8005ad2:	f7ff fe11 	bl	80056f8 <free>
 8005ad6:	6034      	str	r4, [r6, #0]
 8005ad8:	b00d      	add	sp, #52	; 0x34
 8005ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ade:	6831      	ldr	r1, [r6, #0]
 8005ae0:	2900      	cmp	r1, #0
 8005ae2:	d15f      	bne.n	8005ba4 <_tzset_unlocked_r+0x100>
 8005ae4:	6830      	ldr	r0, [r6, #0]
 8005ae6:	f7ff fe07 	bl	80056f8 <free>
 8005aea:	4620      	mov	r0, r4
 8005aec:	f7fa fb70 	bl	80001d0 <strlen>
 8005af0:	1c41      	adds	r1, r0, #1
 8005af2:	4638      	mov	r0, r7
 8005af4:	f7ff fe5e 	bl	80057b4 <_malloc_r>
 8005af8:	6030      	str	r0, [r6, #0]
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d157      	bne.n	8005bae <_tzset_unlocked_r+0x10a>
 8005afe:	7823      	ldrb	r3, [r4, #0]
 8005b00:	4aa1      	ldr	r2, [pc, #644]	; (8005d88 <_tzset_unlocked_r+0x2e4>)
 8005b02:	49a2      	ldr	r1, [pc, #648]	; (8005d8c <_tzset_unlocked_r+0x2e8>)
 8005b04:	2b3a      	cmp	r3, #58	; 0x3a
 8005b06:	bf08      	it	eq
 8005b08:	3401      	addeq	r4, #1
 8005b0a:	ae0a      	add	r6, sp, #40	; 0x28
 8005b0c:	4633      	mov	r3, r6
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f000 fd66 	bl	80065e0 <siscanf>
 8005b14:	2800      	cmp	r0, #0
 8005b16:	dddf      	ble.n	8005ad8 <_tzset_unlocked_r+0x34>
 8005b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b1a:	18e7      	adds	r7, r4, r3
 8005b1c:	5ce3      	ldrb	r3, [r4, r3]
 8005b1e:	2b2d      	cmp	r3, #45	; 0x2d
 8005b20:	d149      	bne.n	8005bb6 <_tzset_unlocked_r+0x112>
 8005b22:	3701      	adds	r7, #1
 8005b24:	f04f 34ff 	mov.w	r4, #4294967295
 8005b28:	f10d 0a20 	add.w	sl, sp, #32
 8005b2c:	f10d 0b1e 	add.w	fp, sp, #30
 8005b30:	f04f 0800 	mov.w	r8, #0
 8005b34:	9603      	str	r6, [sp, #12]
 8005b36:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8005b3a:	f8cd b000 	str.w	fp, [sp]
 8005b3e:	4633      	mov	r3, r6
 8005b40:	aa07      	add	r2, sp, #28
 8005b42:	4993      	ldr	r1, [pc, #588]	; (8005d90 <_tzset_unlocked_r+0x2ec>)
 8005b44:	f8ad 801e 	strh.w	r8, [sp, #30]
 8005b48:	4638      	mov	r0, r7
 8005b4a:	f8ad 8020 	strh.w	r8, [sp, #32]
 8005b4e:	f000 fd47 	bl	80065e0 <siscanf>
 8005b52:	4540      	cmp	r0, r8
 8005b54:	ddc0      	ble.n	8005ad8 <_tzset_unlocked_r+0x34>
 8005b56:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005b5a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8005b5e:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8005d9c <_tzset_unlocked_r+0x2f8>
 8005b62:	213c      	movs	r1, #60	; 0x3c
 8005b64:	fb01 2203 	mla	r2, r1, r3, r2
 8005b68:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8005b6c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005b70:	fb01 2303 	mla	r3, r1, r3, r2
 8005b74:	435c      	muls	r4, r3
 8005b76:	62ac      	str	r4, [r5, #40]	; 0x28
 8005b78:	4c82      	ldr	r4, [pc, #520]	; (8005d84 <_tzset_unlocked_r+0x2e0>)
 8005b7a:	4b83      	ldr	r3, [pc, #524]	; (8005d88 <_tzset_unlocked_r+0x2e4>)
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b80:	4982      	ldr	r1, [pc, #520]	; (8005d8c <_tzset_unlocked_r+0x2e8>)
 8005b82:	441f      	add	r7, r3
 8005b84:	464a      	mov	r2, r9
 8005b86:	4633      	mov	r3, r6
 8005b88:	4638      	mov	r0, r7
 8005b8a:	f000 fd29 	bl	80065e0 <siscanf>
 8005b8e:	4540      	cmp	r0, r8
 8005b90:	dc16      	bgt.n	8005bc0 <_tzset_unlocked_r+0x11c>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	6063      	str	r3, [r4, #4]
 8005b96:	4b78      	ldr	r3, [pc, #480]	; (8005d78 <_tzset_unlocked_r+0x2d4>)
 8005b98:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	4b78      	ldr	r3, [pc, #480]	; (8005d80 <_tzset_unlocked_r+0x2dc>)
 8005b9e:	f8c3 8000 	str.w	r8, [r3]
 8005ba2:	e799      	b.n	8005ad8 <_tzset_unlocked_r+0x34>
 8005ba4:	f7fa fb1c 	bl	80001e0 <strcmp>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	d095      	beq.n	8005ad8 <_tzset_unlocked_r+0x34>
 8005bac:	e79a      	b.n	8005ae4 <_tzset_unlocked_r+0x40>
 8005bae:	4621      	mov	r1, r4
 8005bb0:	f000 fd4f 	bl	8006652 <strcpy>
 8005bb4:	e7a3      	b.n	8005afe <_tzset_unlocked_r+0x5a>
 8005bb6:	2b2b      	cmp	r3, #43	; 0x2b
 8005bb8:	bf08      	it	eq
 8005bba:	3701      	addeq	r7, #1
 8005bbc:	2401      	movs	r4, #1
 8005bbe:	e7b3      	b.n	8005b28 <_tzset_unlocked_r+0x84>
 8005bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bc2:	f8c4 9004 	str.w	r9, [r4, #4]
 8005bc6:	18fc      	adds	r4, r7, r3
 8005bc8:	5cfb      	ldrb	r3, [r7, r3]
 8005bca:	2b2d      	cmp	r3, #45	; 0x2d
 8005bcc:	f040 808b 	bne.w	8005ce6 <_tzset_unlocked_r+0x242>
 8005bd0:	3401      	adds	r4, #1
 8005bd2:	f04f 37ff 	mov.w	r7, #4294967295
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005bdc:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005be0:	f8ad 3020 	strh.w	r3, [sp, #32]
 8005be4:	930a      	str	r3, [sp, #40]	; 0x28
 8005be6:	e9cd a602 	strd	sl, r6, [sp, #8]
 8005bea:	e9cd b600 	strd	fp, r6, [sp]
 8005bee:	4633      	mov	r3, r6
 8005bf0:	aa07      	add	r2, sp, #28
 8005bf2:	4967      	ldr	r1, [pc, #412]	; (8005d90 <_tzset_unlocked_r+0x2ec>)
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	f000 fcf3 	bl	80065e0 <siscanf>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	dc78      	bgt.n	8005cf0 <_tzset_unlocked_r+0x24c>
 8005bfe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005c00:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8005c04:	652b      	str	r3, [r5, #80]	; 0x50
 8005c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c08:	462f      	mov	r7, r5
 8005c0a:	441c      	add	r4, r3
 8005c0c:	f04f 0900 	mov.w	r9, #0
 8005c10:	7823      	ldrb	r3, [r4, #0]
 8005c12:	2b2c      	cmp	r3, #44	; 0x2c
 8005c14:	bf08      	it	eq
 8005c16:	3401      	addeq	r4, #1
 8005c18:	f894 8000 	ldrb.w	r8, [r4]
 8005c1c:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8005c20:	d179      	bne.n	8005d16 <_tzset_unlocked_r+0x272>
 8005c22:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8005c26:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8005c2a:	ab09      	add	r3, sp, #36	; 0x24
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	9603      	str	r6, [sp, #12]
 8005c30:	4633      	mov	r3, r6
 8005c32:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8005c36:	4957      	ldr	r1, [pc, #348]	; (8005d94 <_tzset_unlocked_r+0x2f0>)
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f000 fcd1 	bl	80065e0 <siscanf>
 8005c3e:	2803      	cmp	r0, #3
 8005c40:	f47f af4a 	bne.w	8005ad8 <_tzset_unlocked_r+0x34>
 8005c44:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8005c48:	1e4b      	subs	r3, r1, #1
 8005c4a:	2b0b      	cmp	r3, #11
 8005c4c:	f63f af44 	bhi.w	8005ad8 <_tzset_unlocked_r+0x34>
 8005c50:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8005c54:	1e53      	subs	r3, r2, #1
 8005c56:	2b04      	cmp	r3, #4
 8005c58:	f63f af3e 	bhi.w	8005ad8 <_tzset_unlocked_r+0x34>
 8005c5c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8005c60:	2b06      	cmp	r3, #6
 8005c62:	f63f af39 	bhi.w	8005ad8 <_tzset_unlocked_r+0x34>
 8005c66:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8005c6a:	f887 8008 	strb.w	r8, [r7, #8]
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c72:	eb04 0803 	add.w	r8, r4, r3
 8005c76:	2302      	movs	r3, #2
 8005c78:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005c82:	f8ad 3020 	strh.w	r3, [sp, #32]
 8005c86:	930a      	str	r3, [sp, #40]	; 0x28
 8005c88:	f898 3000 	ldrb.w	r3, [r8]
 8005c8c:	2b2f      	cmp	r3, #47	; 0x2f
 8005c8e:	d109      	bne.n	8005ca4 <_tzset_unlocked_r+0x200>
 8005c90:	e9cd a602 	strd	sl, r6, [sp, #8]
 8005c94:	e9cd b600 	strd	fp, r6, [sp]
 8005c98:	4633      	mov	r3, r6
 8005c9a:	aa07      	add	r2, sp, #28
 8005c9c:	493e      	ldr	r1, [pc, #248]	; (8005d98 <_tzset_unlocked_r+0x2f4>)
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	f000 fc9e 	bl	80065e0 <siscanf>
 8005ca4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005ca8:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8005cac:	213c      	movs	r1, #60	; 0x3c
 8005cae:	fb01 2203 	mla	r2, r1, r3, r2
 8005cb2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8005cb6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005cba:	fb01 2303 	mla	r3, r1, r3, r2
 8005cbe:	61bb      	str	r3, [r7, #24]
 8005cc0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005cc2:	3728      	adds	r7, #40	; 0x28
 8005cc4:	4444      	add	r4, r8
 8005cc6:	f1b9 0f00 	cmp.w	r9, #0
 8005cca:	d021      	beq.n	8005d10 <_tzset_unlocked_r+0x26c>
 8005ccc:	6868      	ldr	r0, [r5, #4]
 8005cce:	f7ff fe39 	bl	8005944 <__tzcalc_limits>
 8005cd2:	4b29      	ldr	r3, [pc, #164]	; (8005d78 <_tzset_unlocked_r+0x2d4>)
 8005cd4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005cd6:	601a      	str	r2, [r3, #0]
 8005cd8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005cda:	1a9b      	subs	r3, r3, r2
 8005cdc:	4a28      	ldr	r2, [pc, #160]	; (8005d80 <_tzset_unlocked_r+0x2dc>)
 8005cde:	bf18      	it	ne
 8005ce0:	2301      	movne	r3, #1
 8005ce2:	6013      	str	r3, [r2, #0]
 8005ce4:	e6f8      	b.n	8005ad8 <_tzset_unlocked_r+0x34>
 8005ce6:	2b2b      	cmp	r3, #43	; 0x2b
 8005ce8:	bf08      	it	eq
 8005cea:	3401      	addeq	r4, #1
 8005cec:	2701      	movs	r7, #1
 8005cee:	e772      	b.n	8005bd6 <_tzset_unlocked_r+0x132>
 8005cf0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005cf4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8005cf8:	213c      	movs	r1, #60	; 0x3c
 8005cfa:	fb01 2203 	mla	r2, r1, r3, r2
 8005cfe:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8005d02:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005d06:	fb01 2303 	mla	r3, r1, r3, r2
 8005d0a:	435f      	muls	r7, r3
 8005d0c:	652f      	str	r7, [r5, #80]	; 0x50
 8005d0e:	e77a      	b.n	8005c06 <_tzset_unlocked_r+0x162>
 8005d10:	f04f 0901 	mov.w	r9, #1
 8005d14:	e77c      	b.n	8005c10 <_tzset_unlocked_r+0x16c>
 8005d16:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8005d1a:	bf06      	itte	eq
 8005d1c:	3401      	addeq	r4, #1
 8005d1e:	4643      	moveq	r3, r8
 8005d20:	2344      	movne	r3, #68	; 0x44
 8005d22:	220a      	movs	r2, #10
 8005d24:	a90b      	add	r1, sp, #44	; 0x2c
 8005d26:	4620      	mov	r0, r4
 8005d28:	9305      	str	r3, [sp, #20]
 8005d2a:	f000 fd39 	bl	80067a0 <strtoul>
 8005d2e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8005d32:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8005d36:	45a0      	cmp	r8, r4
 8005d38:	9b05      	ldr	r3, [sp, #20]
 8005d3a:	d114      	bne.n	8005d66 <_tzset_unlocked_r+0x2c2>
 8005d3c:	234d      	movs	r3, #77	; 0x4d
 8005d3e:	f1b9 0f00 	cmp.w	r9, #0
 8005d42:	d107      	bne.n	8005d54 <_tzset_unlocked_r+0x2b0>
 8005d44:	722b      	strb	r3, [r5, #8]
 8005d46:	2103      	movs	r1, #3
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8005d4e:	f8c5 9014 	str.w	r9, [r5, #20]
 8005d52:	e790      	b.n	8005c76 <_tzset_unlocked_r+0x1d2>
 8005d54:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8005d58:	220b      	movs	r2, #11
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8005d60:	2300      	movs	r3, #0
 8005d62:	63eb      	str	r3, [r5, #60]	; 0x3c
 8005d64:	e787      	b.n	8005c76 <_tzset_unlocked_r+0x1d2>
 8005d66:	b280      	uxth	r0, r0
 8005d68:	723b      	strb	r3, [r7, #8]
 8005d6a:	6178      	str	r0, [r7, #20]
 8005d6c:	e783      	b.n	8005c76 <_tzset_unlocked_r+0x1d2>
 8005d6e:	bf00      	nop
 8005d70:	0800722c 	.word	0x0800722c
 8005d74:	20000288 	.word	0x20000288
 8005d78:	20000290 	.word	0x20000290
 8005d7c:	0800722f 	.word	0x0800722f
 8005d80:	2000028c 	.word	0x2000028c
 8005d84:	20000074 	.word	0x20000074
 8005d88:	2000027b 	.word	0x2000027b
 8005d8c:	08007233 	.word	0x08007233
 8005d90:	08007256 	.word	0x08007256
 8005d94:	08007242 	.word	0x08007242
 8005d98:	08007255 	.word	0x08007255
 8005d9c:	20000270 	.word	0x20000270

08005da0 <asctime>:
 8005da0:	4b09      	ldr	r3, [pc, #36]	; (8005dc8 <asctime+0x28>)
 8005da2:	b570      	push	{r4, r5, r6, lr}
 8005da4:	681c      	ldr	r4, [r3, #0]
 8005da6:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8005da8:	4606      	mov	r6, r0
 8005daa:	b93d      	cbnz	r5, 8005dbc <asctime+0x1c>
 8005dac:	201a      	movs	r0, #26
 8005dae:	f7ff fc9b 	bl	80056e8 <malloc>
 8005db2:	221a      	movs	r2, #26
 8005db4:	6420      	str	r0, [r4, #64]	; 0x40
 8005db6:	4629      	mov	r1, r5
 8005db8:	f7ff fca6 	bl	8005708 <memset>
 8005dbc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005dbe:	4630      	mov	r0, r6
 8005dc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005dc4:	f000 b802 	b.w	8005dcc <asctime_r>
 8005dc8:	20000010 	.word	0x20000010

08005dcc <asctime_r>:
 8005dcc:	b510      	push	{r4, lr}
 8005dce:	460c      	mov	r4, r1
 8005dd0:	6941      	ldr	r1, [r0, #20]
 8005dd2:	6903      	ldr	r3, [r0, #16]
 8005dd4:	6982      	ldr	r2, [r0, #24]
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8005ddc:	9104      	str	r1, [sp, #16]
 8005dde:	6801      	ldr	r1, [r0, #0]
 8005de0:	9103      	str	r1, [sp, #12]
 8005de2:	6841      	ldr	r1, [r0, #4]
 8005de4:	9102      	str	r1, [sp, #8]
 8005de6:	6881      	ldr	r1, [r0, #8]
 8005de8:	9101      	str	r1, [sp, #4]
 8005dea:	68c1      	ldr	r1, [r0, #12]
 8005dec:	9100      	str	r1, [sp, #0]
 8005dee:	4907      	ldr	r1, [pc, #28]	; (8005e0c <asctime_r+0x40>)
 8005df0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005df4:	440b      	add	r3, r1
 8005df6:	4906      	ldr	r1, [pc, #24]	; (8005e10 <asctime_r+0x44>)
 8005df8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005dfc:	440a      	add	r2, r1
 8005dfe:	4620      	mov	r0, r4
 8005e00:	4904      	ldr	r1, [pc, #16]	; (8005e14 <asctime_r+0x48>)
 8005e02:	f7ff fd41 	bl	8005888 <siprintf>
 8005e06:	4620      	mov	r0, r4
 8005e08:	b006      	add	sp, #24
 8005e0a:	bd10      	pop	{r4, pc}
 8005e0c:	0800729d 	.word	0x0800729d
 8005e10:	08007288 	.word	0x08007288
 8005e14:	08007268 	.word	0x08007268

08005e18 <_findenv_r>:
 8005e18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e1c:	4607      	mov	r7, r0
 8005e1e:	468b      	mov	fp, r1
 8005e20:	4690      	mov	r8, r2
 8005e22:	f000 fcd3 	bl	80067cc <__env_lock>
 8005e26:	4b19      	ldr	r3, [pc, #100]	; (8005e8c <_findenv_r+0x74>)
 8005e28:	681d      	ldr	r5, [r3, #0]
 8005e2a:	469a      	mov	sl, r3
 8005e2c:	b13d      	cbz	r5, 8005e3e <_findenv_r+0x26>
 8005e2e:	465c      	mov	r4, fp
 8005e30:	4623      	mov	r3, r4
 8005e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e36:	b32a      	cbz	r2, 8005e84 <_findenv_r+0x6c>
 8005e38:	2a3d      	cmp	r2, #61	; 0x3d
 8005e3a:	461c      	mov	r4, r3
 8005e3c:	d1f8      	bne.n	8005e30 <_findenv_r+0x18>
 8005e3e:	4638      	mov	r0, r7
 8005e40:	f000 fcc5 	bl	80067ce <__env_unlock>
 8005e44:	2000      	movs	r0, #0
 8005e46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4a:	464d      	mov	r5, r9
 8005e4c:	46a9      	mov	r9, r5
 8005e4e:	f859 0b04 	ldr.w	r0, [r9], #4
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d0f3      	beq.n	8005e3e <_findenv_r+0x26>
 8005e56:	4622      	mov	r2, r4
 8005e58:	4659      	mov	r1, fp
 8005e5a:	f000 fc02 	bl	8006662 <strncmp>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d1f3      	bne.n	8005e4a <_findenv_r+0x32>
 8005e62:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8005e66:	191e      	adds	r6, r3, r4
 8005e68:	5d1b      	ldrb	r3, [r3, r4]
 8005e6a:	2b3d      	cmp	r3, #61	; 0x3d
 8005e6c:	d1ed      	bne.n	8005e4a <_findenv_r+0x32>
 8005e6e:	f8da 3000 	ldr.w	r3, [sl]
 8005e72:	1aed      	subs	r5, r5, r3
 8005e74:	10ad      	asrs	r5, r5, #2
 8005e76:	4638      	mov	r0, r7
 8005e78:	f8c8 5000 	str.w	r5, [r8]
 8005e7c:	f000 fca7 	bl	80067ce <__env_unlock>
 8005e80:	1c70      	adds	r0, r6, #1
 8005e82:	e7e0      	b.n	8005e46 <_findenv_r+0x2e>
 8005e84:	eba4 040b 	sub.w	r4, r4, fp
 8005e88:	e7e0      	b.n	8005e4c <_findenv_r+0x34>
 8005e8a:	bf00      	nop
 8005e8c:	20000000 	.word	0x20000000

08005e90 <_getenv_r>:
 8005e90:	b507      	push	{r0, r1, r2, lr}
 8005e92:	aa01      	add	r2, sp, #4
 8005e94:	f7ff ffc0 	bl	8005e18 <_findenv_r>
 8005e98:	b003      	add	sp, #12
 8005e9a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005ea0 <_gettimeofday_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4c07      	ldr	r4, [pc, #28]	; (8005ec0 <_gettimeofday_r+0x20>)
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	4608      	mov	r0, r1
 8005eaa:	4611      	mov	r1, r2
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	f001 f90f 	bl	80070d0 <_gettimeofday>
 8005eb2:	1c43      	adds	r3, r0, #1
 8005eb4:	d102      	bne.n	8005ebc <_gettimeofday_r+0x1c>
 8005eb6:	6823      	ldr	r3, [r4, #0]
 8005eb8:	b103      	cbz	r3, 8005ebc <_gettimeofday_r+0x1c>
 8005eba:	602b      	str	r3, [r5, #0]
 8005ebc:	bd38      	pop	{r3, r4, r5, pc}
 8005ebe:	bf00      	nop
 8005ec0:	20000470 	.word	0x20000470

08005ec4 <__gettzinfo>:
 8005ec4:	4800      	ldr	r0, [pc, #0]	; (8005ec8 <__gettzinfo+0x4>)
 8005ec6:	4770      	bx	lr
 8005ec8:	20000080 	.word	0x20000080

08005ecc <gmtime_r>:
 8005ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed0:	e9d0 8900 	ldrd	r8, r9, [r0]
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	4a50      	ldr	r2, [pc, #320]	; (8006018 <gmtime_r+0x14c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4640      	mov	r0, r8
 8005edc:	4649      	mov	r1, r9
 8005ede:	f7fa f9df 	bl	80002a0 <__aeabi_ldivmod>
 8005ee2:	4a4d      	ldr	r2, [pc, #308]	; (8006018 <gmtime_r+0x14c>)
 8005ee4:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 8005ee8:	2300      	movs	r3, #0
 8005eea:	4640      	mov	r0, r8
 8005eec:	4649      	mov	r1, r9
 8005eee:	f7fa f9d7 	bl	80002a0 <__aeabi_ldivmod>
 8005ef2:	2a00      	cmp	r2, #0
 8005ef4:	bfbc      	itt	lt
 8005ef6:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8005efa:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8005efe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005f02:	fb92 f3f1 	sdiv	r3, r2, r1
 8005f06:	fb01 2213 	mls	r2, r1, r3, r2
 8005f0a:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8005f0e:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 8005f12:	60a3      	str	r3, [r4, #8]
 8005f14:	bfb8      	it	lt
 8005f16:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 8005f1a:	fb92 f3f1 	sdiv	r3, r2, r1
 8005f1e:	fb01 2213 	mls	r2, r1, r3, r2
 8005f22:	6063      	str	r3, [r4, #4]
 8005f24:	6022      	str	r2, [r4, #0]
 8005f26:	1ceb      	adds	r3, r5, #3
 8005f28:	2207      	movs	r2, #7
 8005f2a:	fb93 f2f2 	sdiv	r2, r3, r2
 8005f2e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8005f32:	1a9b      	subs	r3, r3, r2
 8005f34:	bf48      	it	mi
 8005f36:	3307      	addmi	r3, #7
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	61a3      	str	r3, [r4, #24]
 8005f3c:	bfb8      	it	lt
 8005f3e:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 8005f42:	4836      	ldr	r0, [pc, #216]	; (800601c <gmtime_r+0x150>)
 8005f44:	bfae      	itee	ge
 8005f46:	fb95 f0f0 	sdivge	r0, r5, r0
 8005f4a:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8005f4e:	fb93 f0f0 	sdivlt	r0, r3, r0
 8005f52:	4b33      	ldr	r3, [pc, #204]	; (8006020 <gmtime_r+0x154>)
 8005f54:	fb03 5300 	mla	r3, r3, r0, r5
 8005f58:	f648 61ac 	movw	r1, #36524	; 0x8eac
 8005f5c:	fbb3 f1f1 	udiv	r1, r3, r1
 8005f60:	4419      	add	r1, r3
 8005f62:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8005f66:	fbb3 f2f7 	udiv	r2, r3, r7
 8005f6a:	1a89      	subs	r1, r1, r2
 8005f6c:	4a2d      	ldr	r2, [pc, #180]	; (8006024 <gmtime_r+0x158>)
 8005f6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f72:	1a8a      	subs	r2, r1, r2
 8005f74:	f648 6194 	movw	r1, #36500	; 0x8e94
 8005f78:	fbb2 f1f1 	udiv	r1, r2, r1
 8005f7c:	440b      	add	r3, r1
 8005f7e:	f240 166d 	movw	r6, #365	; 0x16d
 8005f82:	fbb2 f5f6 	udiv	r5, r2, r6
 8005f86:	fbb2 f2f7 	udiv	r2, r2, r7
 8005f8a:	1a9a      	subs	r2, r3, r2
 8005f8c:	fb06 2315 	mls	r3, r6, r5, r2
 8005f90:	2199      	movs	r1, #153	; 0x99
 8005f92:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8005f96:	1c5e      	adds	r6, r3, #1
 8005f98:	3202      	adds	r2, #2
 8005f9a:	fbb2 f2f1 	udiv	r2, r2, r1
 8005f9e:	2a0a      	cmp	r2, #10
 8005fa0:	fb01 f102 	mul.w	r1, r1, r2
 8005fa4:	f101 0102 	add.w	r1, r1, #2
 8005fa8:	f04f 0705 	mov.w	r7, #5
 8005fac:	fbb1 f1f7 	udiv	r1, r1, r7
 8005fb0:	eba6 0101 	sub.w	r1, r6, r1
 8005fb4:	bf34      	ite	cc
 8005fb6:	2602      	movcc	r6, #2
 8005fb8:	f06f 0609 	mvncs.w	r6, #9
 8005fbc:	4416      	add	r6, r2
 8005fbe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005fc2:	fb02 5000 	mla	r0, r2, r0, r5
 8005fc6:	2e01      	cmp	r6, #1
 8005fc8:	bf98      	it	ls
 8005fca:	3001      	addls	r0, #1
 8005fcc:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8005fd0:	d30c      	bcc.n	8005fec <gmtime_r+0x120>
 8005fd2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005fd6:	61e3      	str	r3, [r4, #28]
 8005fd8:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 8005fdc:	2300      	movs	r3, #0
 8005fde:	e9c4 6004 	strd	r6, r0, [r4, #16]
 8005fe2:	60e1      	str	r1, [r4, #12]
 8005fe4:	6223      	str	r3, [r4, #32]
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fec:	07aa      	lsls	r2, r5, #30
 8005fee:	d105      	bne.n	8005ffc <gmtime_r+0x130>
 8005ff0:	2764      	movs	r7, #100	; 0x64
 8005ff2:	fbb5 f2f7 	udiv	r2, r5, r7
 8005ff6:	fb07 5212 	mls	r2, r7, r2, r5
 8005ffa:	b95a      	cbnz	r2, 8006014 <gmtime_r+0x148>
 8005ffc:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8006000:	fbb5 f2f7 	udiv	r2, r5, r7
 8006004:	fb07 5212 	mls	r2, r7, r2, r5
 8006008:	fab2 f282 	clz	r2, r2
 800600c:	0952      	lsrs	r2, r2, #5
 800600e:	333b      	adds	r3, #59	; 0x3b
 8006010:	4413      	add	r3, r2
 8006012:	e7e0      	b.n	8005fd6 <gmtime_r+0x10a>
 8006014:	2201      	movs	r2, #1
 8006016:	e7fa      	b.n	800600e <gmtime_r+0x142>
 8006018:	00015180 	.word	0x00015180
 800601c:	00023ab1 	.word	0x00023ab1
 8006020:	fffdc54f 	.word	0xfffdc54f
 8006024:	00023ab0 	.word	0x00023ab0

08006028 <__malloc_lock>:
 8006028:	4770      	bx	lr

0800602a <__malloc_unlock>:
 800602a:	4770      	bx	lr

0800602c <__ssputs_r>:
 800602c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006030:	688e      	ldr	r6, [r1, #8]
 8006032:	429e      	cmp	r6, r3
 8006034:	4682      	mov	sl, r0
 8006036:	460c      	mov	r4, r1
 8006038:	4690      	mov	r8, r2
 800603a:	4699      	mov	r9, r3
 800603c:	d837      	bhi.n	80060ae <__ssputs_r+0x82>
 800603e:	898a      	ldrh	r2, [r1, #12]
 8006040:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006044:	d031      	beq.n	80060aa <__ssputs_r+0x7e>
 8006046:	6825      	ldr	r5, [r4, #0]
 8006048:	6909      	ldr	r1, [r1, #16]
 800604a:	1a6f      	subs	r7, r5, r1
 800604c:	6965      	ldr	r5, [r4, #20]
 800604e:	2302      	movs	r3, #2
 8006050:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006054:	fb95 f5f3 	sdiv	r5, r5, r3
 8006058:	f109 0301 	add.w	r3, r9, #1
 800605c:	443b      	add	r3, r7
 800605e:	429d      	cmp	r5, r3
 8006060:	bf38      	it	cc
 8006062:	461d      	movcc	r5, r3
 8006064:	0553      	lsls	r3, r2, #21
 8006066:	d530      	bpl.n	80060ca <__ssputs_r+0x9e>
 8006068:	4629      	mov	r1, r5
 800606a:	f7ff fba3 	bl	80057b4 <_malloc_r>
 800606e:	4606      	mov	r6, r0
 8006070:	b950      	cbnz	r0, 8006088 <__ssputs_r+0x5c>
 8006072:	230c      	movs	r3, #12
 8006074:	f8ca 3000 	str.w	r3, [sl]
 8006078:	89a3      	ldrh	r3, [r4, #12]
 800607a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800607e:	81a3      	strh	r3, [r4, #12]
 8006080:	f04f 30ff 	mov.w	r0, #4294967295
 8006084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006088:	463a      	mov	r2, r7
 800608a:	6921      	ldr	r1, [r4, #16]
 800608c:	f000 fbc4 	bl	8006818 <memcpy>
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609a:	81a3      	strh	r3, [r4, #12]
 800609c:	6126      	str	r6, [r4, #16]
 800609e:	6165      	str	r5, [r4, #20]
 80060a0:	443e      	add	r6, r7
 80060a2:	1bed      	subs	r5, r5, r7
 80060a4:	6026      	str	r6, [r4, #0]
 80060a6:	60a5      	str	r5, [r4, #8]
 80060a8:	464e      	mov	r6, r9
 80060aa:	454e      	cmp	r6, r9
 80060ac:	d900      	bls.n	80060b0 <__ssputs_r+0x84>
 80060ae:	464e      	mov	r6, r9
 80060b0:	4632      	mov	r2, r6
 80060b2:	4641      	mov	r1, r8
 80060b4:	6820      	ldr	r0, [r4, #0]
 80060b6:	f000 fbba 	bl	800682e <memmove>
 80060ba:	68a3      	ldr	r3, [r4, #8]
 80060bc:	1b9b      	subs	r3, r3, r6
 80060be:	60a3      	str	r3, [r4, #8]
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	441e      	add	r6, r3
 80060c4:	6026      	str	r6, [r4, #0]
 80060c6:	2000      	movs	r0, #0
 80060c8:	e7dc      	b.n	8006084 <__ssputs_r+0x58>
 80060ca:	462a      	mov	r2, r5
 80060cc:	f000 fbc8 	bl	8006860 <_realloc_r>
 80060d0:	4606      	mov	r6, r0
 80060d2:	2800      	cmp	r0, #0
 80060d4:	d1e2      	bne.n	800609c <__ssputs_r+0x70>
 80060d6:	6921      	ldr	r1, [r4, #16]
 80060d8:	4650      	mov	r0, sl
 80060da:	f7ff fb1d 	bl	8005718 <_free_r>
 80060de:	e7c8      	b.n	8006072 <__ssputs_r+0x46>

080060e0 <_svfiprintf_r>:
 80060e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e4:	461d      	mov	r5, r3
 80060e6:	898b      	ldrh	r3, [r1, #12]
 80060e8:	061f      	lsls	r7, r3, #24
 80060ea:	b09d      	sub	sp, #116	; 0x74
 80060ec:	4680      	mov	r8, r0
 80060ee:	460c      	mov	r4, r1
 80060f0:	4616      	mov	r6, r2
 80060f2:	d50f      	bpl.n	8006114 <_svfiprintf_r+0x34>
 80060f4:	690b      	ldr	r3, [r1, #16]
 80060f6:	b96b      	cbnz	r3, 8006114 <_svfiprintf_r+0x34>
 80060f8:	2140      	movs	r1, #64	; 0x40
 80060fa:	f7ff fb5b 	bl	80057b4 <_malloc_r>
 80060fe:	6020      	str	r0, [r4, #0]
 8006100:	6120      	str	r0, [r4, #16]
 8006102:	b928      	cbnz	r0, 8006110 <_svfiprintf_r+0x30>
 8006104:	230c      	movs	r3, #12
 8006106:	f8c8 3000 	str.w	r3, [r8]
 800610a:	f04f 30ff 	mov.w	r0, #4294967295
 800610e:	e0c8      	b.n	80062a2 <_svfiprintf_r+0x1c2>
 8006110:	2340      	movs	r3, #64	; 0x40
 8006112:	6163      	str	r3, [r4, #20]
 8006114:	2300      	movs	r3, #0
 8006116:	9309      	str	r3, [sp, #36]	; 0x24
 8006118:	2320      	movs	r3, #32
 800611a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800611e:	2330      	movs	r3, #48	; 0x30
 8006120:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006124:	9503      	str	r5, [sp, #12]
 8006126:	f04f 0b01 	mov.w	fp, #1
 800612a:	4637      	mov	r7, r6
 800612c:	463d      	mov	r5, r7
 800612e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006132:	b10b      	cbz	r3, 8006138 <_svfiprintf_r+0x58>
 8006134:	2b25      	cmp	r3, #37	; 0x25
 8006136:	d13e      	bne.n	80061b6 <_svfiprintf_r+0xd6>
 8006138:	ebb7 0a06 	subs.w	sl, r7, r6
 800613c:	d00b      	beq.n	8006156 <_svfiprintf_r+0x76>
 800613e:	4653      	mov	r3, sl
 8006140:	4632      	mov	r2, r6
 8006142:	4621      	mov	r1, r4
 8006144:	4640      	mov	r0, r8
 8006146:	f7ff ff71 	bl	800602c <__ssputs_r>
 800614a:	3001      	adds	r0, #1
 800614c:	f000 80a4 	beq.w	8006298 <_svfiprintf_r+0x1b8>
 8006150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006152:	4453      	add	r3, sl
 8006154:	9309      	str	r3, [sp, #36]	; 0x24
 8006156:	783b      	ldrb	r3, [r7, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 809d 	beq.w	8006298 <_svfiprintf_r+0x1b8>
 800615e:	2300      	movs	r3, #0
 8006160:	f04f 32ff 	mov.w	r2, #4294967295
 8006164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006168:	9304      	str	r3, [sp, #16]
 800616a:	9307      	str	r3, [sp, #28]
 800616c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006170:	931a      	str	r3, [sp, #104]	; 0x68
 8006172:	462f      	mov	r7, r5
 8006174:	2205      	movs	r2, #5
 8006176:	f817 1b01 	ldrb.w	r1, [r7], #1
 800617a:	4850      	ldr	r0, [pc, #320]	; (80062bc <_svfiprintf_r+0x1dc>)
 800617c:	f7fa f840 	bl	8000200 <memchr>
 8006180:	9b04      	ldr	r3, [sp, #16]
 8006182:	b9d0      	cbnz	r0, 80061ba <_svfiprintf_r+0xda>
 8006184:	06d9      	lsls	r1, r3, #27
 8006186:	bf44      	itt	mi
 8006188:	2220      	movmi	r2, #32
 800618a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800618e:	071a      	lsls	r2, r3, #28
 8006190:	bf44      	itt	mi
 8006192:	222b      	movmi	r2, #43	; 0x2b
 8006194:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006198:	782a      	ldrb	r2, [r5, #0]
 800619a:	2a2a      	cmp	r2, #42	; 0x2a
 800619c:	d015      	beq.n	80061ca <_svfiprintf_r+0xea>
 800619e:	9a07      	ldr	r2, [sp, #28]
 80061a0:	462f      	mov	r7, r5
 80061a2:	2000      	movs	r0, #0
 80061a4:	250a      	movs	r5, #10
 80061a6:	4639      	mov	r1, r7
 80061a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061ac:	3b30      	subs	r3, #48	; 0x30
 80061ae:	2b09      	cmp	r3, #9
 80061b0:	d94d      	bls.n	800624e <_svfiprintf_r+0x16e>
 80061b2:	b1b8      	cbz	r0, 80061e4 <_svfiprintf_r+0x104>
 80061b4:	e00f      	b.n	80061d6 <_svfiprintf_r+0xf6>
 80061b6:	462f      	mov	r7, r5
 80061b8:	e7b8      	b.n	800612c <_svfiprintf_r+0x4c>
 80061ba:	4a40      	ldr	r2, [pc, #256]	; (80062bc <_svfiprintf_r+0x1dc>)
 80061bc:	1a80      	subs	r0, r0, r2
 80061be:	fa0b f000 	lsl.w	r0, fp, r0
 80061c2:	4318      	orrs	r0, r3
 80061c4:	9004      	str	r0, [sp, #16]
 80061c6:	463d      	mov	r5, r7
 80061c8:	e7d3      	b.n	8006172 <_svfiprintf_r+0x92>
 80061ca:	9a03      	ldr	r2, [sp, #12]
 80061cc:	1d11      	adds	r1, r2, #4
 80061ce:	6812      	ldr	r2, [r2, #0]
 80061d0:	9103      	str	r1, [sp, #12]
 80061d2:	2a00      	cmp	r2, #0
 80061d4:	db01      	blt.n	80061da <_svfiprintf_r+0xfa>
 80061d6:	9207      	str	r2, [sp, #28]
 80061d8:	e004      	b.n	80061e4 <_svfiprintf_r+0x104>
 80061da:	4252      	negs	r2, r2
 80061dc:	f043 0302 	orr.w	r3, r3, #2
 80061e0:	9207      	str	r2, [sp, #28]
 80061e2:	9304      	str	r3, [sp, #16]
 80061e4:	783b      	ldrb	r3, [r7, #0]
 80061e6:	2b2e      	cmp	r3, #46	; 0x2e
 80061e8:	d10c      	bne.n	8006204 <_svfiprintf_r+0x124>
 80061ea:	787b      	ldrb	r3, [r7, #1]
 80061ec:	2b2a      	cmp	r3, #42	; 0x2a
 80061ee:	d133      	bne.n	8006258 <_svfiprintf_r+0x178>
 80061f0:	9b03      	ldr	r3, [sp, #12]
 80061f2:	1d1a      	adds	r2, r3, #4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	9203      	str	r2, [sp, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	bfb8      	it	lt
 80061fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006200:	3702      	adds	r7, #2
 8006202:	9305      	str	r3, [sp, #20]
 8006204:	4d2e      	ldr	r5, [pc, #184]	; (80062c0 <_svfiprintf_r+0x1e0>)
 8006206:	7839      	ldrb	r1, [r7, #0]
 8006208:	2203      	movs	r2, #3
 800620a:	4628      	mov	r0, r5
 800620c:	f7f9 fff8 	bl	8000200 <memchr>
 8006210:	b138      	cbz	r0, 8006222 <_svfiprintf_r+0x142>
 8006212:	2340      	movs	r3, #64	; 0x40
 8006214:	1b40      	subs	r0, r0, r5
 8006216:	fa03 f000 	lsl.w	r0, r3, r0
 800621a:	9b04      	ldr	r3, [sp, #16]
 800621c:	4303      	orrs	r3, r0
 800621e:	3701      	adds	r7, #1
 8006220:	9304      	str	r3, [sp, #16]
 8006222:	7839      	ldrb	r1, [r7, #0]
 8006224:	4827      	ldr	r0, [pc, #156]	; (80062c4 <_svfiprintf_r+0x1e4>)
 8006226:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800622a:	2206      	movs	r2, #6
 800622c:	1c7e      	adds	r6, r7, #1
 800622e:	f7f9 ffe7 	bl	8000200 <memchr>
 8006232:	2800      	cmp	r0, #0
 8006234:	d038      	beq.n	80062a8 <_svfiprintf_r+0x1c8>
 8006236:	4b24      	ldr	r3, [pc, #144]	; (80062c8 <_svfiprintf_r+0x1e8>)
 8006238:	bb13      	cbnz	r3, 8006280 <_svfiprintf_r+0x1a0>
 800623a:	9b03      	ldr	r3, [sp, #12]
 800623c:	3307      	adds	r3, #7
 800623e:	f023 0307 	bic.w	r3, r3, #7
 8006242:	3308      	adds	r3, #8
 8006244:	9303      	str	r3, [sp, #12]
 8006246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006248:	444b      	add	r3, r9
 800624a:	9309      	str	r3, [sp, #36]	; 0x24
 800624c:	e76d      	b.n	800612a <_svfiprintf_r+0x4a>
 800624e:	fb05 3202 	mla	r2, r5, r2, r3
 8006252:	2001      	movs	r0, #1
 8006254:	460f      	mov	r7, r1
 8006256:	e7a6      	b.n	80061a6 <_svfiprintf_r+0xc6>
 8006258:	2300      	movs	r3, #0
 800625a:	3701      	adds	r7, #1
 800625c:	9305      	str	r3, [sp, #20]
 800625e:	4619      	mov	r1, r3
 8006260:	250a      	movs	r5, #10
 8006262:	4638      	mov	r0, r7
 8006264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006268:	3a30      	subs	r2, #48	; 0x30
 800626a:	2a09      	cmp	r2, #9
 800626c:	d903      	bls.n	8006276 <_svfiprintf_r+0x196>
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0c8      	beq.n	8006204 <_svfiprintf_r+0x124>
 8006272:	9105      	str	r1, [sp, #20]
 8006274:	e7c6      	b.n	8006204 <_svfiprintf_r+0x124>
 8006276:	fb05 2101 	mla	r1, r5, r1, r2
 800627a:	2301      	movs	r3, #1
 800627c:	4607      	mov	r7, r0
 800627e:	e7f0      	b.n	8006262 <_svfiprintf_r+0x182>
 8006280:	ab03      	add	r3, sp, #12
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	4622      	mov	r2, r4
 8006286:	4b11      	ldr	r3, [pc, #68]	; (80062cc <_svfiprintf_r+0x1ec>)
 8006288:	a904      	add	r1, sp, #16
 800628a:	4640      	mov	r0, r8
 800628c:	f3af 8000 	nop.w
 8006290:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006294:	4681      	mov	r9, r0
 8006296:	d1d6      	bne.n	8006246 <_svfiprintf_r+0x166>
 8006298:	89a3      	ldrh	r3, [r4, #12]
 800629a:	065b      	lsls	r3, r3, #25
 800629c:	f53f af35 	bmi.w	800610a <_svfiprintf_r+0x2a>
 80062a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062a2:	b01d      	add	sp, #116	; 0x74
 80062a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a8:	ab03      	add	r3, sp, #12
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	4622      	mov	r2, r4
 80062ae:	4b07      	ldr	r3, [pc, #28]	; (80062cc <_svfiprintf_r+0x1ec>)
 80062b0:	a904      	add	r1, sp, #16
 80062b2:	4640      	mov	r0, r8
 80062b4:	f000 f882 	bl	80063bc <_printf_i>
 80062b8:	e7ea      	b.n	8006290 <_svfiprintf_r+0x1b0>
 80062ba:	bf00      	nop
 80062bc:	080072c1 	.word	0x080072c1
 80062c0:	080072c7 	.word	0x080072c7
 80062c4:	080072cb 	.word	0x080072cb
 80062c8:	00000000 	.word	0x00000000
 80062cc:	0800602d 	.word	0x0800602d

080062d0 <_printf_common>:
 80062d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d4:	4691      	mov	r9, r2
 80062d6:	461f      	mov	r7, r3
 80062d8:	688a      	ldr	r2, [r1, #8]
 80062da:	690b      	ldr	r3, [r1, #16]
 80062dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062e0:	4293      	cmp	r3, r2
 80062e2:	bfb8      	it	lt
 80062e4:	4613      	movlt	r3, r2
 80062e6:	f8c9 3000 	str.w	r3, [r9]
 80062ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062ee:	4606      	mov	r6, r0
 80062f0:	460c      	mov	r4, r1
 80062f2:	b112      	cbz	r2, 80062fa <_printf_common+0x2a>
 80062f4:	3301      	adds	r3, #1
 80062f6:	f8c9 3000 	str.w	r3, [r9]
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	0699      	lsls	r1, r3, #26
 80062fe:	bf42      	ittt	mi
 8006300:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006304:	3302      	addmi	r3, #2
 8006306:	f8c9 3000 	strmi.w	r3, [r9]
 800630a:	6825      	ldr	r5, [r4, #0]
 800630c:	f015 0506 	ands.w	r5, r5, #6
 8006310:	d107      	bne.n	8006322 <_printf_common+0x52>
 8006312:	f104 0a19 	add.w	sl, r4, #25
 8006316:	68e3      	ldr	r3, [r4, #12]
 8006318:	f8d9 2000 	ldr.w	r2, [r9]
 800631c:	1a9b      	subs	r3, r3, r2
 800631e:	42ab      	cmp	r3, r5
 8006320:	dc28      	bgt.n	8006374 <_printf_common+0xa4>
 8006322:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006326:	6822      	ldr	r2, [r4, #0]
 8006328:	3300      	adds	r3, #0
 800632a:	bf18      	it	ne
 800632c:	2301      	movne	r3, #1
 800632e:	0692      	lsls	r2, r2, #26
 8006330:	d42d      	bmi.n	800638e <_printf_common+0xbe>
 8006332:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006336:	4639      	mov	r1, r7
 8006338:	4630      	mov	r0, r6
 800633a:	47c0      	blx	r8
 800633c:	3001      	adds	r0, #1
 800633e:	d020      	beq.n	8006382 <_printf_common+0xb2>
 8006340:	6823      	ldr	r3, [r4, #0]
 8006342:	68e5      	ldr	r5, [r4, #12]
 8006344:	f8d9 2000 	ldr.w	r2, [r9]
 8006348:	f003 0306 	and.w	r3, r3, #6
 800634c:	2b04      	cmp	r3, #4
 800634e:	bf08      	it	eq
 8006350:	1aad      	subeq	r5, r5, r2
 8006352:	68a3      	ldr	r3, [r4, #8]
 8006354:	6922      	ldr	r2, [r4, #16]
 8006356:	bf0c      	ite	eq
 8006358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800635c:	2500      	movne	r5, #0
 800635e:	4293      	cmp	r3, r2
 8006360:	bfc4      	itt	gt
 8006362:	1a9b      	subgt	r3, r3, r2
 8006364:	18ed      	addgt	r5, r5, r3
 8006366:	f04f 0900 	mov.w	r9, #0
 800636a:	341a      	adds	r4, #26
 800636c:	454d      	cmp	r5, r9
 800636e:	d11a      	bne.n	80063a6 <_printf_common+0xd6>
 8006370:	2000      	movs	r0, #0
 8006372:	e008      	b.n	8006386 <_printf_common+0xb6>
 8006374:	2301      	movs	r3, #1
 8006376:	4652      	mov	r2, sl
 8006378:	4639      	mov	r1, r7
 800637a:	4630      	mov	r0, r6
 800637c:	47c0      	blx	r8
 800637e:	3001      	adds	r0, #1
 8006380:	d103      	bne.n	800638a <_printf_common+0xba>
 8006382:	f04f 30ff 	mov.w	r0, #4294967295
 8006386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800638a:	3501      	adds	r5, #1
 800638c:	e7c3      	b.n	8006316 <_printf_common+0x46>
 800638e:	18e1      	adds	r1, r4, r3
 8006390:	1c5a      	adds	r2, r3, #1
 8006392:	2030      	movs	r0, #48	; 0x30
 8006394:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006398:	4422      	add	r2, r4
 800639a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800639e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063a2:	3302      	adds	r3, #2
 80063a4:	e7c5      	b.n	8006332 <_printf_common+0x62>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4622      	mov	r2, r4
 80063aa:	4639      	mov	r1, r7
 80063ac:	4630      	mov	r0, r6
 80063ae:	47c0      	blx	r8
 80063b0:	3001      	adds	r0, #1
 80063b2:	d0e6      	beq.n	8006382 <_printf_common+0xb2>
 80063b4:	f109 0901 	add.w	r9, r9, #1
 80063b8:	e7d8      	b.n	800636c <_printf_common+0x9c>
	...

080063bc <_printf_i>:
 80063bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80063c4:	460c      	mov	r4, r1
 80063c6:	7e09      	ldrb	r1, [r1, #24]
 80063c8:	b085      	sub	sp, #20
 80063ca:	296e      	cmp	r1, #110	; 0x6e
 80063cc:	4617      	mov	r7, r2
 80063ce:	4606      	mov	r6, r0
 80063d0:	4698      	mov	r8, r3
 80063d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063d4:	f000 80b3 	beq.w	800653e <_printf_i+0x182>
 80063d8:	d822      	bhi.n	8006420 <_printf_i+0x64>
 80063da:	2963      	cmp	r1, #99	; 0x63
 80063dc:	d036      	beq.n	800644c <_printf_i+0x90>
 80063de:	d80a      	bhi.n	80063f6 <_printf_i+0x3a>
 80063e0:	2900      	cmp	r1, #0
 80063e2:	f000 80b9 	beq.w	8006558 <_printf_i+0x19c>
 80063e6:	2958      	cmp	r1, #88	; 0x58
 80063e8:	f000 8083 	beq.w	80064f2 <_printf_i+0x136>
 80063ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80063f4:	e032      	b.n	800645c <_printf_i+0xa0>
 80063f6:	2964      	cmp	r1, #100	; 0x64
 80063f8:	d001      	beq.n	80063fe <_printf_i+0x42>
 80063fa:	2969      	cmp	r1, #105	; 0x69
 80063fc:	d1f6      	bne.n	80063ec <_printf_i+0x30>
 80063fe:	6820      	ldr	r0, [r4, #0]
 8006400:	6813      	ldr	r3, [r2, #0]
 8006402:	0605      	lsls	r5, r0, #24
 8006404:	f103 0104 	add.w	r1, r3, #4
 8006408:	d52a      	bpl.n	8006460 <_printf_i+0xa4>
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6011      	str	r1, [r2, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	da03      	bge.n	800641a <_printf_i+0x5e>
 8006412:	222d      	movs	r2, #45	; 0x2d
 8006414:	425b      	negs	r3, r3
 8006416:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800641a:	486f      	ldr	r0, [pc, #444]	; (80065d8 <_printf_i+0x21c>)
 800641c:	220a      	movs	r2, #10
 800641e:	e039      	b.n	8006494 <_printf_i+0xd8>
 8006420:	2973      	cmp	r1, #115	; 0x73
 8006422:	f000 809d 	beq.w	8006560 <_printf_i+0x1a4>
 8006426:	d808      	bhi.n	800643a <_printf_i+0x7e>
 8006428:	296f      	cmp	r1, #111	; 0x6f
 800642a:	d020      	beq.n	800646e <_printf_i+0xb2>
 800642c:	2970      	cmp	r1, #112	; 0x70
 800642e:	d1dd      	bne.n	80063ec <_printf_i+0x30>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	f043 0320 	orr.w	r3, r3, #32
 8006436:	6023      	str	r3, [r4, #0]
 8006438:	e003      	b.n	8006442 <_printf_i+0x86>
 800643a:	2975      	cmp	r1, #117	; 0x75
 800643c:	d017      	beq.n	800646e <_printf_i+0xb2>
 800643e:	2978      	cmp	r1, #120	; 0x78
 8006440:	d1d4      	bne.n	80063ec <_printf_i+0x30>
 8006442:	2378      	movs	r3, #120	; 0x78
 8006444:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006448:	4864      	ldr	r0, [pc, #400]	; (80065dc <_printf_i+0x220>)
 800644a:	e055      	b.n	80064f8 <_printf_i+0x13c>
 800644c:	6813      	ldr	r3, [r2, #0]
 800644e:	1d19      	adds	r1, r3, #4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6011      	str	r1, [r2, #0]
 8006454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006458:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800645c:	2301      	movs	r3, #1
 800645e:	e08c      	b.n	800657a <_printf_i+0x1be>
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6011      	str	r1, [r2, #0]
 8006464:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006468:	bf18      	it	ne
 800646a:	b21b      	sxthne	r3, r3
 800646c:	e7cf      	b.n	800640e <_printf_i+0x52>
 800646e:	6813      	ldr	r3, [r2, #0]
 8006470:	6825      	ldr	r5, [r4, #0]
 8006472:	1d18      	adds	r0, r3, #4
 8006474:	6010      	str	r0, [r2, #0]
 8006476:	0628      	lsls	r0, r5, #24
 8006478:	d501      	bpl.n	800647e <_printf_i+0xc2>
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	e002      	b.n	8006484 <_printf_i+0xc8>
 800647e:	0668      	lsls	r0, r5, #25
 8006480:	d5fb      	bpl.n	800647a <_printf_i+0xbe>
 8006482:	881b      	ldrh	r3, [r3, #0]
 8006484:	4854      	ldr	r0, [pc, #336]	; (80065d8 <_printf_i+0x21c>)
 8006486:	296f      	cmp	r1, #111	; 0x6f
 8006488:	bf14      	ite	ne
 800648a:	220a      	movne	r2, #10
 800648c:	2208      	moveq	r2, #8
 800648e:	2100      	movs	r1, #0
 8006490:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006494:	6865      	ldr	r5, [r4, #4]
 8006496:	60a5      	str	r5, [r4, #8]
 8006498:	2d00      	cmp	r5, #0
 800649a:	f2c0 8095 	blt.w	80065c8 <_printf_i+0x20c>
 800649e:	6821      	ldr	r1, [r4, #0]
 80064a0:	f021 0104 	bic.w	r1, r1, #4
 80064a4:	6021      	str	r1, [r4, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d13d      	bne.n	8006526 <_printf_i+0x16a>
 80064aa:	2d00      	cmp	r5, #0
 80064ac:	f040 808e 	bne.w	80065cc <_printf_i+0x210>
 80064b0:	4665      	mov	r5, ip
 80064b2:	2a08      	cmp	r2, #8
 80064b4:	d10b      	bne.n	80064ce <_printf_i+0x112>
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	07db      	lsls	r3, r3, #31
 80064ba:	d508      	bpl.n	80064ce <_printf_i+0x112>
 80064bc:	6923      	ldr	r3, [r4, #16]
 80064be:	6862      	ldr	r2, [r4, #4]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	bfde      	ittt	le
 80064c4:	2330      	movle	r3, #48	; 0x30
 80064c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064ce:	ebac 0305 	sub.w	r3, ip, r5
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	f8cd 8000 	str.w	r8, [sp]
 80064d8:	463b      	mov	r3, r7
 80064da:	aa03      	add	r2, sp, #12
 80064dc:	4621      	mov	r1, r4
 80064de:	4630      	mov	r0, r6
 80064e0:	f7ff fef6 	bl	80062d0 <_printf_common>
 80064e4:	3001      	adds	r0, #1
 80064e6:	d14d      	bne.n	8006584 <_printf_i+0x1c8>
 80064e8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ec:	b005      	add	sp, #20
 80064ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064f2:	4839      	ldr	r0, [pc, #228]	; (80065d8 <_printf_i+0x21c>)
 80064f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80064f8:	6813      	ldr	r3, [r2, #0]
 80064fa:	6821      	ldr	r1, [r4, #0]
 80064fc:	1d1d      	adds	r5, r3, #4
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6015      	str	r5, [r2, #0]
 8006502:	060a      	lsls	r2, r1, #24
 8006504:	d50b      	bpl.n	800651e <_printf_i+0x162>
 8006506:	07ca      	lsls	r2, r1, #31
 8006508:	bf44      	itt	mi
 800650a:	f041 0120 	orrmi.w	r1, r1, #32
 800650e:	6021      	strmi	r1, [r4, #0]
 8006510:	b91b      	cbnz	r3, 800651a <_printf_i+0x15e>
 8006512:	6822      	ldr	r2, [r4, #0]
 8006514:	f022 0220 	bic.w	r2, r2, #32
 8006518:	6022      	str	r2, [r4, #0]
 800651a:	2210      	movs	r2, #16
 800651c:	e7b7      	b.n	800648e <_printf_i+0xd2>
 800651e:	064d      	lsls	r5, r1, #25
 8006520:	bf48      	it	mi
 8006522:	b29b      	uxthmi	r3, r3
 8006524:	e7ef      	b.n	8006506 <_printf_i+0x14a>
 8006526:	4665      	mov	r5, ip
 8006528:	fbb3 f1f2 	udiv	r1, r3, r2
 800652c:	fb02 3311 	mls	r3, r2, r1, r3
 8006530:	5cc3      	ldrb	r3, [r0, r3]
 8006532:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006536:	460b      	mov	r3, r1
 8006538:	2900      	cmp	r1, #0
 800653a:	d1f5      	bne.n	8006528 <_printf_i+0x16c>
 800653c:	e7b9      	b.n	80064b2 <_printf_i+0xf6>
 800653e:	6813      	ldr	r3, [r2, #0]
 8006540:	6825      	ldr	r5, [r4, #0]
 8006542:	6961      	ldr	r1, [r4, #20]
 8006544:	1d18      	adds	r0, r3, #4
 8006546:	6010      	str	r0, [r2, #0]
 8006548:	0628      	lsls	r0, r5, #24
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	d501      	bpl.n	8006552 <_printf_i+0x196>
 800654e:	6019      	str	r1, [r3, #0]
 8006550:	e002      	b.n	8006558 <_printf_i+0x19c>
 8006552:	066a      	lsls	r2, r5, #25
 8006554:	d5fb      	bpl.n	800654e <_printf_i+0x192>
 8006556:	8019      	strh	r1, [r3, #0]
 8006558:	2300      	movs	r3, #0
 800655a:	6123      	str	r3, [r4, #16]
 800655c:	4665      	mov	r5, ip
 800655e:	e7b9      	b.n	80064d4 <_printf_i+0x118>
 8006560:	6813      	ldr	r3, [r2, #0]
 8006562:	1d19      	adds	r1, r3, #4
 8006564:	6011      	str	r1, [r2, #0]
 8006566:	681d      	ldr	r5, [r3, #0]
 8006568:	6862      	ldr	r2, [r4, #4]
 800656a:	2100      	movs	r1, #0
 800656c:	4628      	mov	r0, r5
 800656e:	f7f9 fe47 	bl	8000200 <memchr>
 8006572:	b108      	cbz	r0, 8006578 <_printf_i+0x1bc>
 8006574:	1b40      	subs	r0, r0, r5
 8006576:	6060      	str	r0, [r4, #4]
 8006578:	6863      	ldr	r3, [r4, #4]
 800657a:	6123      	str	r3, [r4, #16]
 800657c:	2300      	movs	r3, #0
 800657e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006582:	e7a7      	b.n	80064d4 <_printf_i+0x118>
 8006584:	6923      	ldr	r3, [r4, #16]
 8006586:	462a      	mov	r2, r5
 8006588:	4639      	mov	r1, r7
 800658a:	4630      	mov	r0, r6
 800658c:	47c0      	blx	r8
 800658e:	3001      	adds	r0, #1
 8006590:	d0aa      	beq.n	80064e8 <_printf_i+0x12c>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	079b      	lsls	r3, r3, #30
 8006596:	d413      	bmi.n	80065c0 <_printf_i+0x204>
 8006598:	68e0      	ldr	r0, [r4, #12]
 800659a:	9b03      	ldr	r3, [sp, #12]
 800659c:	4298      	cmp	r0, r3
 800659e:	bfb8      	it	lt
 80065a0:	4618      	movlt	r0, r3
 80065a2:	e7a3      	b.n	80064ec <_printf_i+0x130>
 80065a4:	2301      	movs	r3, #1
 80065a6:	464a      	mov	r2, r9
 80065a8:	4639      	mov	r1, r7
 80065aa:	4630      	mov	r0, r6
 80065ac:	47c0      	blx	r8
 80065ae:	3001      	adds	r0, #1
 80065b0:	d09a      	beq.n	80064e8 <_printf_i+0x12c>
 80065b2:	3501      	adds	r5, #1
 80065b4:	68e3      	ldr	r3, [r4, #12]
 80065b6:	9a03      	ldr	r2, [sp, #12]
 80065b8:	1a9b      	subs	r3, r3, r2
 80065ba:	42ab      	cmp	r3, r5
 80065bc:	dcf2      	bgt.n	80065a4 <_printf_i+0x1e8>
 80065be:	e7eb      	b.n	8006598 <_printf_i+0x1dc>
 80065c0:	2500      	movs	r5, #0
 80065c2:	f104 0919 	add.w	r9, r4, #25
 80065c6:	e7f5      	b.n	80065b4 <_printf_i+0x1f8>
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1ac      	bne.n	8006526 <_printf_i+0x16a>
 80065cc:	7803      	ldrb	r3, [r0, #0]
 80065ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065d6:	e76c      	b.n	80064b2 <_printf_i+0xf6>
 80065d8:	080072d2 	.word	0x080072d2
 80065dc:	080072e3 	.word	0x080072e3

080065e0 <siscanf>:
 80065e0:	b40e      	push	{r1, r2, r3}
 80065e2:	b530      	push	{r4, r5, lr}
 80065e4:	b09c      	sub	sp, #112	; 0x70
 80065e6:	ac1f      	add	r4, sp, #124	; 0x7c
 80065e8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80065ec:	f854 5b04 	ldr.w	r5, [r4], #4
 80065f0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80065f4:	9002      	str	r0, [sp, #8]
 80065f6:	9006      	str	r0, [sp, #24]
 80065f8:	f7f9 fdea 	bl	80001d0 <strlen>
 80065fc:	4b0b      	ldr	r3, [pc, #44]	; (800662c <siscanf+0x4c>)
 80065fe:	9003      	str	r0, [sp, #12]
 8006600:	9007      	str	r0, [sp, #28]
 8006602:	930b      	str	r3, [sp, #44]	; 0x2c
 8006604:	480a      	ldr	r0, [pc, #40]	; (8006630 <siscanf+0x50>)
 8006606:	9401      	str	r4, [sp, #4]
 8006608:	2300      	movs	r3, #0
 800660a:	930f      	str	r3, [sp, #60]	; 0x3c
 800660c:	9314      	str	r3, [sp, #80]	; 0x50
 800660e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006612:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006616:	462a      	mov	r2, r5
 8006618:	4623      	mov	r3, r4
 800661a:	a902      	add	r1, sp, #8
 800661c:	6800      	ldr	r0, [r0, #0]
 800661e:	f000 f99f 	bl	8006960 <__ssvfiscanf_r>
 8006622:	b01c      	add	sp, #112	; 0x70
 8006624:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006628:	b003      	add	sp, #12
 800662a:	4770      	bx	lr
 800662c:	08006635 	.word	0x08006635
 8006630:	20000010 	.word	0x20000010

08006634 <__seofread>:
 8006634:	2000      	movs	r0, #0
 8006636:	4770      	bx	lr

08006638 <strchr>:
 8006638:	b2c9      	uxtb	r1, r1
 800663a:	4603      	mov	r3, r0
 800663c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006640:	b11a      	cbz	r2, 800664a <strchr+0x12>
 8006642:	428a      	cmp	r2, r1
 8006644:	d1f9      	bne.n	800663a <strchr+0x2>
 8006646:	4618      	mov	r0, r3
 8006648:	4770      	bx	lr
 800664a:	2900      	cmp	r1, #0
 800664c:	bf18      	it	ne
 800664e:	2300      	movne	r3, #0
 8006650:	e7f9      	b.n	8006646 <strchr+0xe>

08006652 <strcpy>:
 8006652:	4603      	mov	r3, r0
 8006654:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006658:	f803 2b01 	strb.w	r2, [r3], #1
 800665c:	2a00      	cmp	r2, #0
 800665e:	d1f9      	bne.n	8006654 <strcpy+0x2>
 8006660:	4770      	bx	lr

08006662 <strncmp>:
 8006662:	b510      	push	{r4, lr}
 8006664:	b16a      	cbz	r2, 8006682 <strncmp+0x20>
 8006666:	3901      	subs	r1, #1
 8006668:	1884      	adds	r4, r0, r2
 800666a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800666e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006672:	4293      	cmp	r3, r2
 8006674:	d103      	bne.n	800667e <strncmp+0x1c>
 8006676:	42a0      	cmp	r0, r4
 8006678:	d001      	beq.n	800667e <strncmp+0x1c>
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1f5      	bne.n	800666a <strncmp+0x8>
 800667e:	1a98      	subs	r0, r3, r2
 8006680:	bd10      	pop	{r4, pc}
 8006682:	4610      	mov	r0, r2
 8006684:	e7fc      	b.n	8006680 <strncmp+0x1e>

08006686 <_strtoul_l.isra.0>:
 8006686:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800668a:	4680      	mov	r8, r0
 800668c:	4689      	mov	r9, r1
 800668e:	4692      	mov	sl, r2
 8006690:	461e      	mov	r6, r3
 8006692:	460f      	mov	r7, r1
 8006694:	463d      	mov	r5, r7
 8006696:	9808      	ldr	r0, [sp, #32]
 8006698:	f815 4b01 	ldrb.w	r4, [r5], #1
 800669c:	f000 f898 	bl	80067d0 <__locale_ctype_ptr_l>
 80066a0:	4420      	add	r0, r4
 80066a2:	7843      	ldrb	r3, [r0, #1]
 80066a4:	f013 0308 	ands.w	r3, r3, #8
 80066a8:	d130      	bne.n	800670c <_strtoul_l.isra.0+0x86>
 80066aa:	2c2d      	cmp	r4, #45	; 0x2d
 80066ac:	d130      	bne.n	8006710 <_strtoul_l.isra.0+0x8a>
 80066ae:	787c      	ldrb	r4, [r7, #1]
 80066b0:	1cbd      	adds	r5, r7, #2
 80066b2:	2101      	movs	r1, #1
 80066b4:	2e00      	cmp	r6, #0
 80066b6:	d05c      	beq.n	8006772 <_strtoul_l.isra.0+0xec>
 80066b8:	2e10      	cmp	r6, #16
 80066ba:	d109      	bne.n	80066d0 <_strtoul_l.isra.0+0x4a>
 80066bc:	2c30      	cmp	r4, #48	; 0x30
 80066be:	d107      	bne.n	80066d0 <_strtoul_l.isra.0+0x4a>
 80066c0:	782b      	ldrb	r3, [r5, #0]
 80066c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80066c6:	2b58      	cmp	r3, #88	; 0x58
 80066c8:	d14e      	bne.n	8006768 <_strtoul_l.isra.0+0xe2>
 80066ca:	786c      	ldrb	r4, [r5, #1]
 80066cc:	2610      	movs	r6, #16
 80066ce:	3502      	adds	r5, #2
 80066d0:	f04f 32ff 	mov.w	r2, #4294967295
 80066d4:	2300      	movs	r3, #0
 80066d6:	fbb2 f2f6 	udiv	r2, r2, r6
 80066da:	fb06 fc02 	mul.w	ip, r6, r2
 80066de:	ea6f 0c0c 	mvn.w	ip, ip
 80066e2:	4618      	mov	r0, r3
 80066e4:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80066e8:	2f09      	cmp	r7, #9
 80066ea:	d817      	bhi.n	800671c <_strtoul_l.isra.0+0x96>
 80066ec:	463c      	mov	r4, r7
 80066ee:	42a6      	cmp	r6, r4
 80066f0:	dd23      	ble.n	800673a <_strtoul_l.isra.0+0xb4>
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	db1e      	blt.n	8006734 <_strtoul_l.isra.0+0xae>
 80066f6:	4282      	cmp	r2, r0
 80066f8:	d31c      	bcc.n	8006734 <_strtoul_l.isra.0+0xae>
 80066fa:	d101      	bne.n	8006700 <_strtoul_l.isra.0+0x7a>
 80066fc:	45a4      	cmp	ip, r4
 80066fe:	db19      	blt.n	8006734 <_strtoul_l.isra.0+0xae>
 8006700:	fb00 4006 	mla	r0, r0, r6, r4
 8006704:	2301      	movs	r3, #1
 8006706:	f815 4b01 	ldrb.w	r4, [r5], #1
 800670a:	e7eb      	b.n	80066e4 <_strtoul_l.isra.0+0x5e>
 800670c:	462f      	mov	r7, r5
 800670e:	e7c1      	b.n	8006694 <_strtoul_l.isra.0+0xe>
 8006710:	2c2b      	cmp	r4, #43	; 0x2b
 8006712:	bf04      	itt	eq
 8006714:	1cbd      	addeq	r5, r7, #2
 8006716:	787c      	ldrbeq	r4, [r7, #1]
 8006718:	4619      	mov	r1, r3
 800671a:	e7cb      	b.n	80066b4 <_strtoul_l.isra.0+0x2e>
 800671c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006720:	2f19      	cmp	r7, #25
 8006722:	d801      	bhi.n	8006728 <_strtoul_l.isra.0+0xa2>
 8006724:	3c37      	subs	r4, #55	; 0x37
 8006726:	e7e2      	b.n	80066ee <_strtoul_l.isra.0+0x68>
 8006728:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800672c:	2f19      	cmp	r7, #25
 800672e:	d804      	bhi.n	800673a <_strtoul_l.isra.0+0xb4>
 8006730:	3c57      	subs	r4, #87	; 0x57
 8006732:	e7dc      	b.n	80066ee <_strtoul_l.isra.0+0x68>
 8006734:	f04f 33ff 	mov.w	r3, #4294967295
 8006738:	e7e5      	b.n	8006706 <_strtoul_l.isra.0+0x80>
 800673a:	2b00      	cmp	r3, #0
 800673c:	da09      	bge.n	8006752 <_strtoul_l.isra.0+0xcc>
 800673e:	2322      	movs	r3, #34	; 0x22
 8006740:	f8c8 3000 	str.w	r3, [r8]
 8006744:	f04f 30ff 	mov.w	r0, #4294967295
 8006748:	f1ba 0f00 	cmp.w	sl, #0
 800674c:	d107      	bne.n	800675e <_strtoul_l.isra.0+0xd8>
 800674e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006752:	b101      	cbz	r1, 8006756 <_strtoul_l.isra.0+0xd0>
 8006754:	4240      	negs	r0, r0
 8006756:	f1ba 0f00 	cmp.w	sl, #0
 800675a:	d0f8      	beq.n	800674e <_strtoul_l.isra.0+0xc8>
 800675c:	b10b      	cbz	r3, 8006762 <_strtoul_l.isra.0+0xdc>
 800675e:	f105 39ff 	add.w	r9, r5, #4294967295
 8006762:	f8ca 9000 	str.w	r9, [sl]
 8006766:	e7f2      	b.n	800674e <_strtoul_l.isra.0+0xc8>
 8006768:	2430      	movs	r4, #48	; 0x30
 800676a:	2e00      	cmp	r6, #0
 800676c:	d1b0      	bne.n	80066d0 <_strtoul_l.isra.0+0x4a>
 800676e:	2608      	movs	r6, #8
 8006770:	e7ae      	b.n	80066d0 <_strtoul_l.isra.0+0x4a>
 8006772:	2c30      	cmp	r4, #48	; 0x30
 8006774:	d0a4      	beq.n	80066c0 <_strtoul_l.isra.0+0x3a>
 8006776:	260a      	movs	r6, #10
 8006778:	e7aa      	b.n	80066d0 <_strtoul_l.isra.0+0x4a>
	...

0800677c <_strtoul_r>:
 800677c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800677e:	4c06      	ldr	r4, [pc, #24]	; (8006798 <_strtoul_r+0x1c>)
 8006780:	4d06      	ldr	r5, [pc, #24]	; (800679c <_strtoul_r+0x20>)
 8006782:	6824      	ldr	r4, [r4, #0]
 8006784:	6a24      	ldr	r4, [r4, #32]
 8006786:	2c00      	cmp	r4, #0
 8006788:	bf08      	it	eq
 800678a:	462c      	moveq	r4, r5
 800678c:	9400      	str	r4, [sp, #0]
 800678e:	f7ff ff7a 	bl	8006686 <_strtoul_l.isra.0>
 8006792:	b003      	add	sp, #12
 8006794:	bd30      	pop	{r4, r5, pc}
 8006796:	bf00      	nop
 8006798:	20000010 	.word	0x20000010
 800679c:	200000d8 	.word	0x200000d8

080067a0 <strtoul>:
 80067a0:	4b08      	ldr	r3, [pc, #32]	; (80067c4 <strtoul+0x24>)
 80067a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067a4:	681c      	ldr	r4, [r3, #0]
 80067a6:	4d08      	ldr	r5, [pc, #32]	; (80067c8 <strtoul+0x28>)
 80067a8:	6a23      	ldr	r3, [r4, #32]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	bf08      	it	eq
 80067ae:	462b      	moveq	r3, r5
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	4613      	mov	r3, r2
 80067b4:	460a      	mov	r2, r1
 80067b6:	4601      	mov	r1, r0
 80067b8:	4620      	mov	r0, r4
 80067ba:	f7ff ff64 	bl	8006686 <_strtoul_l.isra.0>
 80067be:	b003      	add	sp, #12
 80067c0:	bd30      	pop	{r4, r5, pc}
 80067c2:	bf00      	nop
 80067c4:	20000010 	.word	0x20000010
 80067c8:	200000d8 	.word	0x200000d8

080067cc <__env_lock>:
 80067cc:	4770      	bx	lr

080067ce <__env_unlock>:
 80067ce:	4770      	bx	lr

080067d0 <__locale_ctype_ptr_l>:
 80067d0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80067d4:	4770      	bx	lr
	...

080067d8 <__locale_ctype_ptr>:
 80067d8:	4b04      	ldr	r3, [pc, #16]	; (80067ec <__locale_ctype_ptr+0x14>)
 80067da:	4a05      	ldr	r2, [pc, #20]	; (80067f0 <__locale_ctype_ptr+0x18>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	bf08      	it	eq
 80067e4:	4613      	moveq	r3, r2
 80067e6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80067ea:	4770      	bx	lr
 80067ec:	20000010 	.word	0x20000010
 80067f0:	200000d8 	.word	0x200000d8

080067f4 <__ascii_mbtowc>:
 80067f4:	b082      	sub	sp, #8
 80067f6:	b901      	cbnz	r1, 80067fa <__ascii_mbtowc+0x6>
 80067f8:	a901      	add	r1, sp, #4
 80067fa:	b142      	cbz	r2, 800680e <__ascii_mbtowc+0x1a>
 80067fc:	b14b      	cbz	r3, 8006812 <__ascii_mbtowc+0x1e>
 80067fe:	7813      	ldrb	r3, [r2, #0]
 8006800:	600b      	str	r3, [r1, #0]
 8006802:	7812      	ldrb	r2, [r2, #0]
 8006804:	1c10      	adds	r0, r2, #0
 8006806:	bf18      	it	ne
 8006808:	2001      	movne	r0, #1
 800680a:	b002      	add	sp, #8
 800680c:	4770      	bx	lr
 800680e:	4610      	mov	r0, r2
 8006810:	e7fb      	b.n	800680a <__ascii_mbtowc+0x16>
 8006812:	f06f 0001 	mvn.w	r0, #1
 8006816:	e7f8      	b.n	800680a <__ascii_mbtowc+0x16>

08006818 <memcpy>:
 8006818:	b510      	push	{r4, lr}
 800681a:	1e43      	subs	r3, r0, #1
 800681c:	440a      	add	r2, r1
 800681e:	4291      	cmp	r1, r2
 8006820:	d100      	bne.n	8006824 <memcpy+0xc>
 8006822:	bd10      	pop	{r4, pc}
 8006824:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006828:	f803 4f01 	strb.w	r4, [r3, #1]!
 800682c:	e7f7      	b.n	800681e <memcpy+0x6>

0800682e <memmove>:
 800682e:	4288      	cmp	r0, r1
 8006830:	b510      	push	{r4, lr}
 8006832:	eb01 0302 	add.w	r3, r1, r2
 8006836:	d807      	bhi.n	8006848 <memmove+0x1a>
 8006838:	1e42      	subs	r2, r0, #1
 800683a:	4299      	cmp	r1, r3
 800683c:	d00a      	beq.n	8006854 <memmove+0x26>
 800683e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006842:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006846:	e7f8      	b.n	800683a <memmove+0xc>
 8006848:	4283      	cmp	r3, r0
 800684a:	d9f5      	bls.n	8006838 <memmove+0xa>
 800684c:	1881      	adds	r1, r0, r2
 800684e:	1ad2      	subs	r2, r2, r3
 8006850:	42d3      	cmn	r3, r2
 8006852:	d100      	bne.n	8006856 <memmove+0x28>
 8006854:	bd10      	pop	{r4, pc}
 8006856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800685a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800685e:	e7f7      	b.n	8006850 <memmove+0x22>

08006860 <_realloc_r>:
 8006860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006862:	4607      	mov	r7, r0
 8006864:	4614      	mov	r4, r2
 8006866:	460e      	mov	r6, r1
 8006868:	b921      	cbnz	r1, 8006874 <_realloc_r+0x14>
 800686a:	4611      	mov	r1, r2
 800686c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006870:	f7fe bfa0 	b.w	80057b4 <_malloc_r>
 8006874:	b922      	cbnz	r2, 8006880 <_realloc_r+0x20>
 8006876:	f7fe ff4f 	bl	8005718 <_free_r>
 800687a:	4625      	mov	r5, r4
 800687c:	4628      	mov	r0, r5
 800687e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006880:	f000 fc1d 	bl	80070be <_malloc_usable_size_r>
 8006884:	42a0      	cmp	r0, r4
 8006886:	d20f      	bcs.n	80068a8 <_realloc_r+0x48>
 8006888:	4621      	mov	r1, r4
 800688a:	4638      	mov	r0, r7
 800688c:	f7fe ff92 	bl	80057b4 <_malloc_r>
 8006890:	4605      	mov	r5, r0
 8006892:	2800      	cmp	r0, #0
 8006894:	d0f2      	beq.n	800687c <_realloc_r+0x1c>
 8006896:	4631      	mov	r1, r6
 8006898:	4622      	mov	r2, r4
 800689a:	f7ff ffbd 	bl	8006818 <memcpy>
 800689e:	4631      	mov	r1, r6
 80068a0:	4638      	mov	r0, r7
 80068a2:	f7fe ff39 	bl	8005718 <_free_r>
 80068a6:	e7e9      	b.n	800687c <_realloc_r+0x1c>
 80068a8:	4635      	mov	r5, r6
 80068aa:	e7e7      	b.n	800687c <_realloc_r+0x1c>

080068ac <_sungetc_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	1c4b      	adds	r3, r1, #1
 80068b0:	4614      	mov	r4, r2
 80068b2:	d103      	bne.n	80068bc <_sungetc_r+0x10>
 80068b4:	f04f 35ff 	mov.w	r5, #4294967295
 80068b8:	4628      	mov	r0, r5
 80068ba:	bd38      	pop	{r3, r4, r5, pc}
 80068bc:	8993      	ldrh	r3, [r2, #12]
 80068be:	f023 0320 	bic.w	r3, r3, #32
 80068c2:	8193      	strh	r3, [r2, #12]
 80068c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068c6:	6852      	ldr	r2, [r2, #4]
 80068c8:	b2cd      	uxtb	r5, r1
 80068ca:	b18b      	cbz	r3, 80068f0 <_sungetc_r+0x44>
 80068cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80068ce:	4293      	cmp	r3, r2
 80068d0:	dd08      	ble.n	80068e4 <_sungetc_r+0x38>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	1e5a      	subs	r2, r3, #1
 80068d6:	6022      	str	r2, [r4, #0]
 80068d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80068dc:	6863      	ldr	r3, [r4, #4]
 80068de:	3301      	adds	r3, #1
 80068e0:	6063      	str	r3, [r4, #4]
 80068e2:	e7e9      	b.n	80068b8 <_sungetc_r+0xc>
 80068e4:	4621      	mov	r1, r4
 80068e6:	f000 fba3 	bl	8007030 <__submore>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	d0f1      	beq.n	80068d2 <_sungetc_r+0x26>
 80068ee:	e7e1      	b.n	80068b4 <_sungetc_r+0x8>
 80068f0:	6921      	ldr	r1, [r4, #16]
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	b151      	cbz	r1, 800690c <_sungetc_r+0x60>
 80068f6:	4299      	cmp	r1, r3
 80068f8:	d208      	bcs.n	800690c <_sungetc_r+0x60>
 80068fa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80068fe:	42a9      	cmp	r1, r5
 8006900:	d104      	bne.n	800690c <_sungetc_r+0x60>
 8006902:	3b01      	subs	r3, #1
 8006904:	3201      	adds	r2, #1
 8006906:	6023      	str	r3, [r4, #0]
 8006908:	6062      	str	r2, [r4, #4]
 800690a:	e7d5      	b.n	80068b8 <_sungetc_r+0xc>
 800690c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8006910:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006914:	6363      	str	r3, [r4, #52]	; 0x34
 8006916:	2303      	movs	r3, #3
 8006918:	63a3      	str	r3, [r4, #56]	; 0x38
 800691a:	4623      	mov	r3, r4
 800691c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	2301      	movs	r3, #1
 8006924:	e7dc      	b.n	80068e0 <_sungetc_r+0x34>

08006926 <__ssrefill_r>:
 8006926:	b510      	push	{r4, lr}
 8006928:	460c      	mov	r4, r1
 800692a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800692c:	b169      	cbz	r1, 800694a <__ssrefill_r+0x24>
 800692e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006932:	4299      	cmp	r1, r3
 8006934:	d001      	beq.n	800693a <__ssrefill_r+0x14>
 8006936:	f7fe feef 	bl	8005718 <_free_r>
 800693a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800693c:	6063      	str	r3, [r4, #4]
 800693e:	2000      	movs	r0, #0
 8006940:	6360      	str	r0, [r4, #52]	; 0x34
 8006942:	b113      	cbz	r3, 800694a <__ssrefill_r+0x24>
 8006944:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	bd10      	pop	{r4, pc}
 800694a:	6923      	ldr	r3, [r4, #16]
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	2300      	movs	r3, #0
 8006950:	6063      	str	r3, [r4, #4]
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	f043 0320 	orr.w	r3, r3, #32
 8006958:	81a3      	strh	r3, [r4, #12]
 800695a:	f04f 30ff 	mov.w	r0, #4294967295
 800695e:	e7f3      	b.n	8006948 <__ssrefill_r+0x22>

08006960 <__ssvfiscanf_r>:
 8006960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006964:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8006968:	460c      	mov	r4, r1
 800696a:	2100      	movs	r1, #0
 800696c:	9144      	str	r1, [sp, #272]	; 0x110
 800696e:	9145      	str	r1, [sp, #276]	; 0x114
 8006970:	499f      	ldr	r1, [pc, #636]	; (8006bf0 <__ssvfiscanf_r+0x290>)
 8006972:	91a0      	str	r1, [sp, #640]	; 0x280
 8006974:	f10d 0804 	add.w	r8, sp, #4
 8006978:	499e      	ldr	r1, [pc, #632]	; (8006bf4 <__ssvfiscanf_r+0x294>)
 800697a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8006bf8 <__ssvfiscanf_r+0x298>
 800697e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8006982:	4606      	mov	r6, r0
 8006984:	4692      	mov	sl, r2
 8006986:	91a1      	str	r1, [sp, #644]	; 0x284
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	270a      	movs	r7, #10
 800698c:	f89a 3000 	ldrb.w	r3, [sl]
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 812a 	beq.w	8006bea <__ssvfiscanf_r+0x28a>
 8006996:	4655      	mov	r5, sl
 8006998:	f7ff ff1e 	bl	80067d8 <__locale_ctype_ptr>
 800699c:	f815 bb01 	ldrb.w	fp, [r5], #1
 80069a0:	4458      	add	r0, fp
 80069a2:	7843      	ldrb	r3, [r0, #1]
 80069a4:	f013 0308 	ands.w	r3, r3, #8
 80069a8:	d01c      	beq.n	80069e4 <__ssvfiscanf_r+0x84>
 80069aa:	6863      	ldr	r3, [r4, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dd12      	ble.n	80069d6 <__ssvfiscanf_r+0x76>
 80069b0:	f7ff ff12 	bl	80067d8 <__locale_ctype_ptr>
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	781a      	ldrb	r2, [r3, #0]
 80069b8:	4410      	add	r0, r2
 80069ba:	7842      	ldrb	r2, [r0, #1]
 80069bc:	0712      	lsls	r2, r2, #28
 80069be:	d401      	bmi.n	80069c4 <__ssvfiscanf_r+0x64>
 80069c0:	46aa      	mov	sl, r5
 80069c2:	e7e3      	b.n	800698c <__ssvfiscanf_r+0x2c>
 80069c4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80069c6:	3201      	adds	r2, #1
 80069c8:	9245      	str	r2, [sp, #276]	; 0x114
 80069ca:	6862      	ldr	r2, [r4, #4]
 80069cc:	3301      	adds	r3, #1
 80069ce:	3a01      	subs	r2, #1
 80069d0:	6062      	str	r2, [r4, #4]
 80069d2:	6023      	str	r3, [r4, #0]
 80069d4:	e7e9      	b.n	80069aa <__ssvfiscanf_r+0x4a>
 80069d6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80069d8:	4621      	mov	r1, r4
 80069da:	4630      	mov	r0, r6
 80069dc:	4798      	blx	r3
 80069de:	2800      	cmp	r0, #0
 80069e0:	d0e6      	beq.n	80069b0 <__ssvfiscanf_r+0x50>
 80069e2:	e7ed      	b.n	80069c0 <__ssvfiscanf_r+0x60>
 80069e4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80069e8:	f040 8082 	bne.w	8006af0 <__ssvfiscanf_r+0x190>
 80069ec:	9343      	str	r3, [sp, #268]	; 0x10c
 80069ee:	9341      	str	r3, [sp, #260]	; 0x104
 80069f0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80069f4:	2b2a      	cmp	r3, #42	; 0x2a
 80069f6:	d103      	bne.n	8006a00 <__ssvfiscanf_r+0xa0>
 80069f8:	2310      	movs	r3, #16
 80069fa:	9341      	str	r3, [sp, #260]	; 0x104
 80069fc:	f10a 0502 	add.w	r5, sl, #2
 8006a00:	46aa      	mov	sl, r5
 8006a02:	f815 1b01 	ldrb.w	r1, [r5], #1
 8006a06:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006a0a:	2a09      	cmp	r2, #9
 8006a0c:	d922      	bls.n	8006a54 <__ssvfiscanf_r+0xf4>
 8006a0e:	2203      	movs	r2, #3
 8006a10:	4879      	ldr	r0, [pc, #484]	; (8006bf8 <__ssvfiscanf_r+0x298>)
 8006a12:	f7f9 fbf5 	bl	8000200 <memchr>
 8006a16:	b138      	cbz	r0, 8006a28 <__ssvfiscanf_r+0xc8>
 8006a18:	eba0 0309 	sub.w	r3, r0, r9
 8006a1c:	2001      	movs	r0, #1
 8006a1e:	4098      	lsls	r0, r3
 8006a20:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006a22:	4318      	orrs	r0, r3
 8006a24:	9041      	str	r0, [sp, #260]	; 0x104
 8006a26:	46aa      	mov	sl, r5
 8006a28:	f89a 3000 	ldrb.w	r3, [sl]
 8006a2c:	2b67      	cmp	r3, #103	; 0x67
 8006a2e:	f10a 0501 	add.w	r5, sl, #1
 8006a32:	d82b      	bhi.n	8006a8c <__ssvfiscanf_r+0x12c>
 8006a34:	2b65      	cmp	r3, #101	; 0x65
 8006a36:	f080 809f 	bcs.w	8006b78 <__ssvfiscanf_r+0x218>
 8006a3a:	2b47      	cmp	r3, #71	; 0x47
 8006a3c:	d810      	bhi.n	8006a60 <__ssvfiscanf_r+0x100>
 8006a3e:	2b45      	cmp	r3, #69	; 0x45
 8006a40:	f080 809a 	bcs.w	8006b78 <__ssvfiscanf_r+0x218>
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d06c      	beq.n	8006b22 <__ssvfiscanf_r+0x1c2>
 8006a48:	2b25      	cmp	r3, #37	; 0x25
 8006a4a:	d051      	beq.n	8006af0 <__ssvfiscanf_r+0x190>
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	9347      	str	r3, [sp, #284]	; 0x11c
 8006a50:	9742      	str	r7, [sp, #264]	; 0x108
 8006a52:	e027      	b.n	8006aa4 <__ssvfiscanf_r+0x144>
 8006a54:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8006a56:	fb07 1303 	mla	r3, r7, r3, r1
 8006a5a:	3b30      	subs	r3, #48	; 0x30
 8006a5c:	9343      	str	r3, [sp, #268]	; 0x10c
 8006a5e:	e7cf      	b.n	8006a00 <__ssvfiscanf_r+0xa0>
 8006a60:	2b5b      	cmp	r3, #91	; 0x5b
 8006a62:	d06a      	beq.n	8006b3a <__ssvfiscanf_r+0x1da>
 8006a64:	d80c      	bhi.n	8006a80 <__ssvfiscanf_r+0x120>
 8006a66:	2b58      	cmp	r3, #88	; 0x58
 8006a68:	d1f0      	bne.n	8006a4c <__ssvfiscanf_r+0xec>
 8006a6a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a70:	9241      	str	r2, [sp, #260]	; 0x104
 8006a72:	2210      	movs	r2, #16
 8006a74:	9242      	str	r2, [sp, #264]	; 0x108
 8006a76:	2b6e      	cmp	r3, #110	; 0x6e
 8006a78:	bf8c      	ite	hi
 8006a7a:	2304      	movhi	r3, #4
 8006a7c:	2303      	movls	r3, #3
 8006a7e:	e010      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006a80:	2b63      	cmp	r3, #99	; 0x63
 8006a82:	d065      	beq.n	8006b50 <__ssvfiscanf_r+0x1f0>
 8006a84:	2b64      	cmp	r3, #100	; 0x64
 8006a86:	d1e1      	bne.n	8006a4c <__ssvfiscanf_r+0xec>
 8006a88:	9742      	str	r7, [sp, #264]	; 0x108
 8006a8a:	e7f4      	b.n	8006a76 <__ssvfiscanf_r+0x116>
 8006a8c:	2b70      	cmp	r3, #112	; 0x70
 8006a8e:	d04b      	beq.n	8006b28 <__ssvfiscanf_r+0x1c8>
 8006a90:	d826      	bhi.n	8006ae0 <__ssvfiscanf_r+0x180>
 8006a92:	2b6e      	cmp	r3, #110	; 0x6e
 8006a94:	d062      	beq.n	8006b5c <__ssvfiscanf_r+0x1fc>
 8006a96:	d84c      	bhi.n	8006b32 <__ssvfiscanf_r+0x1d2>
 8006a98:	2b69      	cmp	r3, #105	; 0x69
 8006a9a:	d1d7      	bne.n	8006a4c <__ssvfiscanf_r+0xec>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	9342      	str	r3, [sp, #264]	; 0x108
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	9347      	str	r3, [sp, #284]	; 0x11c
 8006aa4:	6863      	ldr	r3, [r4, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	dd68      	ble.n	8006b7c <__ssvfiscanf_r+0x21c>
 8006aaa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006aac:	0659      	lsls	r1, r3, #25
 8006aae:	d407      	bmi.n	8006ac0 <__ssvfiscanf_r+0x160>
 8006ab0:	f7ff fe92 	bl	80067d8 <__locale_ctype_ptr>
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	781a      	ldrb	r2, [r3, #0]
 8006ab8:	4410      	add	r0, r2
 8006aba:	7842      	ldrb	r2, [r0, #1]
 8006abc:	0712      	lsls	r2, r2, #28
 8006abe:	d464      	bmi.n	8006b8a <__ssvfiscanf_r+0x22a>
 8006ac0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	dc73      	bgt.n	8006bae <__ssvfiscanf_r+0x24e>
 8006ac6:	466b      	mov	r3, sp
 8006ac8:	4622      	mov	r2, r4
 8006aca:	a941      	add	r1, sp, #260	; 0x104
 8006acc:	4630      	mov	r0, r6
 8006ace:	f000 f897 	bl	8006c00 <_scanf_chars>
 8006ad2:	2801      	cmp	r0, #1
 8006ad4:	f000 8089 	beq.w	8006bea <__ssvfiscanf_r+0x28a>
 8006ad8:	2802      	cmp	r0, #2
 8006ada:	f47f af71 	bne.w	80069c0 <__ssvfiscanf_r+0x60>
 8006ade:	e01d      	b.n	8006b1c <__ssvfiscanf_r+0x1bc>
 8006ae0:	2b75      	cmp	r3, #117	; 0x75
 8006ae2:	d0d1      	beq.n	8006a88 <__ssvfiscanf_r+0x128>
 8006ae4:	2b78      	cmp	r3, #120	; 0x78
 8006ae6:	d0c0      	beq.n	8006a6a <__ssvfiscanf_r+0x10a>
 8006ae8:	2b73      	cmp	r3, #115	; 0x73
 8006aea:	d1af      	bne.n	8006a4c <__ssvfiscanf_r+0xec>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e7d8      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006af0:	6863      	ldr	r3, [r4, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	dd0c      	ble.n	8006b10 <__ssvfiscanf_r+0x1b0>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	781a      	ldrb	r2, [r3, #0]
 8006afa:	455a      	cmp	r2, fp
 8006afc:	d175      	bne.n	8006bea <__ssvfiscanf_r+0x28a>
 8006afe:	3301      	adds	r3, #1
 8006b00:	6862      	ldr	r2, [r4, #4]
 8006b02:	6023      	str	r3, [r4, #0]
 8006b04:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006b06:	3a01      	subs	r2, #1
 8006b08:	3301      	adds	r3, #1
 8006b0a:	6062      	str	r2, [r4, #4]
 8006b0c:	9345      	str	r3, [sp, #276]	; 0x114
 8006b0e:	e757      	b.n	80069c0 <__ssvfiscanf_r+0x60>
 8006b10:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006b12:	4621      	mov	r1, r4
 8006b14:	4630      	mov	r0, r6
 8006b16:	4798      	blx	r3
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	d0ec      	beq.n	8006af6 <__ssvfiscanf_r+0x196>
 8006b1c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d159      	bne.n	8006bd6 <__ssvfiscanf_r+0x276>
 8006b22:	f04f 30ff 	mov.w	r0, #4294967295
 8006b26:	e05c      	b.n	8006be2 <__ssvfiscanf_r+0x282>
 8006b28:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006b2a:	f042 0220 	orr.w	r2, r2, #32
 8006b2e:	9241      	str	r2, [sp, #260]	; 0x104
 8006b30:	e79b      	b.n	8006a6a <__ssvfiscanf_r+0x10a>
 8006b32:	2308      	movs	r3, #8
 8006b34:	9342      	str	r3, [sp, #264]	; 0x108
 8006b36:	2304      	movs	r3, #4
 8006b38:	e7b3      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	4640      	mov	r0, r8
 8006b3e:	f000 f9b7 	bl	8006eb0 <__sccl>
 8006b42:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b48:	9341      	str	r3, [sp, #260]	; 0x104
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e7a8      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006b50:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006b52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b56:	9341      	str	r3, [sp, #260]	; 0x104
 8006b58:	2300      	movs	r3, #0
 8006b5a:	e7a2      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006b5c:	9841      	ldr	r0, [sp, #260]	; 0x104
 8006b5e:	06c3      	lsls	r3, r0, #27
 8006b60:	f53f af2e 	bmi.w	80069c0 <__ssvfiscanf_r+0x60>
 8006b64:	9b00      	ldr	r3, [sp, #0]
 8006b66:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006b68:	1d19      	adds	r1, r3, #4
 8006b6a:	9100      	str	r1, [sp, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	07c0      	lsls	r0, r0, #31
 8006b70:	bf4c      	ite	mi
 8006b72:	801a      	strhmi	r2, [r3, #0]
 8006b74:	601a      	strpl	r2, [r3, #0]
 8006b76:	e723      	b.n	80069c0 <__ssvfiscanf_r+0x60>
 8006b78:	2305      	movs	r3, #5
 8006b7a:	e792      	b.n	8006aa2 <__ssvfiscanf_r+0x142>
 8006b7c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006b7e:	4621      	mov	r1, r4
 8006b80:	4630      	mov	r0, r6
 8006b82:	4798      	blx	r3
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d090      	beq.n	8006aaa <__ssvfiscanf_r+0x14a>
 8006b88:	e7c8      	b.n	8006b1c <__ssvfiscanf_r+0x1bc>
 8006b8a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006b8c:	3201      	adds	r2, #1
 8006b8e:	9245      	str	r2, [sp, #276]	; 0x114
 8006b90:	6862      	ldr	r2, [r4, #4]
 8006b92:	3a01      	subs	r2, #1
 8006b94:	2a00      	cmp	r2, #0
 8006b96:	6062      	str	r2, [r4, #4]
 8006b98:	dd02      	ble.n	8006ba0 <__ssvfiscanf_r+0x240>
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	e787      	b.n	8006ab0 <__ssvfiscanf_r+0x150>
 8006ba0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4798      	blx	r3
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	d081      	beq.n	8006ab0 <__ssvfiscanf_r+0x150>
 8006bac:	e7b6      	b.n	8006b1c <__ssvfiscanf_r+0x1bc>
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	dc06      	bgt.n	8006bc0 <__ssvfiscanf_r+0x260>
 8006bb2:	466b      	mov	r3, sp
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	a941      	add	r1, sp, #260	; 0x104
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f000 f885 	bl	8006cc8 <_scanf_i>
 8006bbe:	e788      	b.n	8006ad2 <__ssvfiscanf_r+0x172>
 8006bc0:	4b0e      	ldr	r3, [pc, #56]	; (8006bfc <__ssvfiscanf_r+0x29c>)
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f43f aefc 	beq.w	80069c0 <__ssvfiscanf_r+0x60>
 8006bc8:	466b      	mov	r3, sp
 8006bca:	4622      	mov	r2, r4
 8006bcc:	a941      	add	r1, sp, #260	; 0x104
 8006bce:	4630      	mov	r0, r6
 8006bd0:	f3af 8000 	nop.w
 8006bd4:	e77d      	b.n	8006ad2 <__ssvfiscanf_r+0x172>
 8006bd6:	89a3      	ldrh	r3, [r4, #12]
 8006bd8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006bdc:	bf18      	it	ne
 8006bde:	f04f 30ff 	movne.w	r0, #4294967295
 8006be2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8006be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bea:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006bec:	e7f9      	b.n	8006be2 <__ssvfiscanf_r+0x282>
 8006bee:	bf00      	nop
 8006bf0:	080068ad 	.word	0x080068ad
 8006bf4:	08006927 	.word	0x08006927
 8006bf8:	080072c7 	.word	0x080072c7
 8006bfc:	00000000 	.word	0x00000000

08006c00 <_scanf_chars>:
 8006c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c04:	4615      	mov	r5, r2
 8006c06:	688a      	ldr	r2, [r1, #8]
 8006c08:	4680      	mov	r8, r0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	b932      	cbnz	r2, 8006c1c <_scanf_chars+0x1c>
 8006c0e:	698a      	ldr	r2, [r1, #24]
 8006c10:	2a00      	cmp	r2, #0
 8006c12:	bf14      	ite	ne
 8006c14:	f04f 32ff 	movne.w	r2, #4294967295
 8006c18:	2201      	moveq	r2, #1
 8006c1a:	608a      	str	r2, [r1, #8]
 8006c1c:	6822      	ldr	r2, [r4, #0]
 8006c1e:	06d1      	lsls	r1, r2, #27
 8006c20:	bf5f      	itttt	pl
 8006c22:	681a      	ldrpl	r2, [r3, #0]
 8006c24:	1d11      	addpl	r1, r2, #4
 8006c26:	6019      	strpl	r1, [r3, #0]
 8006c28:	6817      	ldrpl	r7, [r2, #0]
 8006c2a:	2600      	movs	r6, #0
 8006c2c:	69a3      	ldr	r3, [r4, #24]
 8006c2e:	b1db      	cbz	r3, 8006c68 <_scanf_chars+0x68>
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d107      	bne.n	8006c44 <_scanf_chars+0x44>
 8006c34:	682b      	ldr	r3, [r5, #0]
 8006c36:	6962      	ldr	r2, [r4, #20]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	5cd3      	ldrb	r3, [r2, r3]
 8006c3c:	b9a3      	cbnz	r3, 8006c68 <_scanf_chars+0x68>
 8006c3e:	2e00      	cmp	r6, #0
 8006c40:	d132      	bne.n	8006ca8 <_scanf_chars+0xa8>
 8006c42:	e006      	b.n	8006c52 <_scanf_chars+0x52>
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d007      	beq.n	8006c58 <_scanf_chars+0x58>
 8006c48:	2e00      	cmp	r6, #0
 8006c4a:	d12d      	bne.n	8006ca8 <_scanf_chars+0xa8>
 8006c4c:	69a3      	ldr	r3, [r4, #24]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d12a      	bne.n	8006ca8 <_scanf_chars+0xa8>
 8006c52:	2001      	movs	r0, #1
 8006c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c58:	f7ff fdbe 	bl	80067d8 <__locale_ctype_ptr>
 8006c5c:	682b      	ldr	r3, [r5, #0]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	4418      	add	r0, r3
 8006c62:	7843      	ldrb	r3, [r0, #1]
 8006c64:	071b      	lsls	r3, r3, #28
 8006c66:	d4ef      	bmi.n	8006c48 <_scanf_chars+0x48>
 8006c68:	6823      	ldr	r3, [r4, #0]
 8006c6a:	06da      	lsls	r2, r3, #27
 8006c6c:	bf5e      	ittt	pl
 8006c6e:	682b      	ldrpl	r3, [r5, #0]
 8006c70:	781b      	ldrbpl	r3, [r3, #0]
 8006c72:	703b      	strbpl	r3, [r7, #0]
 8006c74:	682a      	ldr	r2, [r5, #0]
 8006c76:	686b      	ldr	r3, [r5, #4]
 8006c78:	f102 0201 	add.w	r2, r2, #1
 8006c7c:	602a      	str	r2, [r5, #0]
 8006c7e:	68a2      	ldr	r2, [r4, #8]
 8006c80:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c84:	f102 32ff 	add.w	r2, r2, #4294967295
 8006c88:	606b      	str	r3, [r5, #4]
 8006c8a:	f106 0601 	add.w	r6, r6, #1
 8006c8e:	bf58      	it	pl
 8006c90:	3701      	addpl	r7, #1
 8006c92:	60a2      	str	r2, [r4, #8]
 8006c94:	b142      	cbz	r2, 8006ca8 <_scanf_chars+0xa8>
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	dcc8      	bgt.n	8006c2c <_scanf_chars+0x2c>
 8006c9a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c9e:	4629      	mov	r1, r5
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	4798      	blx	r3
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d0c1      	beq.n	8006c2c <_scanf_chars+0x2c>
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	f013 0310 	ands.w	r3, r3, #16
 8006cae:	d105      	bne.n	8006cbc <_scanf_chars+0xbc>
 8006cb0:	68e2      	ldr	r2, [r4, #12]
 8006cb2:	3201      	adds	r2, #1
 8006cb4:	60e2      	str	r2, [r4, #12]
 8006cb6:	69a2      	ldr	r2, [r4, #24]
 8006cb8:	b102      	cbz	r2, 8006cbc <_scanf_chars+0xbc>
 8006cba:	703b      	strb	r3, [r7, #0]
 8006cbc:	6923      	ldr	r3, [r4, #16]
 8006cbe:	441e      	add	r6, r3
 8006cc0:	6126      	str	r6, [r4, #16]
 8006cc2:	2000      	movs	r0, #0
 8006cc4:	e7c6      	b.n	8006c54 <_scanf_chars+0x54>
	...

08006cc8 <_scanf_i>:
 8006cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ccc:	469a      	mov	sl, r3
 8006cce:	4b74      	ldr	r3, [pc, #464]	; (8006ea0 <_scanf_i+0x1d8>)
 8006cd0:	460c      	mov	r4, r1
 8006cd2:	4683      	mov	fp, r0
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	ab03      	add	r3, sp, #12
 8006cde:	68a7      	ldr	r7, [r4, #8]
 8006ce0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006ce4:	4b6f      	ldr	r3, [pc, #444]	; (8006ea4 <_scanf_i+0x1dc>)
 8006ce6:	69a1      	ldr	r1, [r4, #24]
 8006ce8:	4a6f      	ldr	r2, [pc, #444]	; (8006ea8 <_scanf_i+0x1e0>)
 8006cea:	2903      	cmp	r1, #3
 8006cec:	bf08      	it	eq
 8006cee:	461a      	moveq	r2, r3
 8006cf0:	1e7b      	subs	r3, r7, #1
 8006cf2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8006cf6:	bf84      	itt	hi
 8006cf8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006cfc:	60a3      	strhi	r3, [r4, #8]
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	9200      	str	r2, [sp, #0]
 8006d02:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8006d06:	bf88      	it	hi
 8006d08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006d0c:	f104 091c 	add.w	r9, r4, #28
 8006d10:	6023      	str	r3, [r4, #0]
 8006d12:	bf8c      	ite	hi
 8006d14:	197f      	addhi	r7, r7, r5
 8006d16:	2700      	movls	r7, #0
 8006d18:	464b      	mov	r3, r9
 8006d1a:	f04f 0800 	mov.w	r8, #0
 8006d1e:	9301      	str	r3, [sp, #4]
 8006d20:	6831      	ldr	r1, [r6, #0]
 8006d22:	ab03      	add	r3, sp, #12
 8006d24:	2202      	movs	r2, #2
 8006d26:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006d2a:	7809      	ldrb	r1, [r1, #0]
 8006d2c:	f7f9 fa68 	bl	8000200 <memchr>
 8006d30:	9b01      	ldr	r3, [sp, #4]
 8006d32:	b330      	cbz	r0, 8006d82 <_scanf_i+0xba>
 8006d34:	f1b8 0f01 	cmp.w	r8, #1
 8006d38:	d15a      	bne.n	8006df0 <_scanf_i+0x128>
 8006d3a:	6862      	ldr	r2, [r4, #4]
 8006d3c:	b92a      	cbnz	r2, 8006d4a <_scanf_i+0x82>
 8006d3e:	6822      	ldr	r2, [r4, #0]
 8006d40:	2108      	movs	r1, #8
 8006d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d46:	6061      	str	r1, [r4, #4]
 8006d48:	6022      	str	r2, [r4, #0]
 8006d4a:	6822      	ldr	r2, [r4, #0]
 8006d4c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8006d50:	6022      	str	r2, [r4, #0]
 8006d52:	68a2      	ldr	r2, [r4, #8]
 8006d54:	1e51      	subs	r1, r2, #1
 8006d56:	60a1      	str	r1, [r4, #8]
 8006d58:	b19a      	cbz	r2, 8006d82 <_scanf_i+0xba>
 8006d5a:	6832      	ldr	r2, [r6, #0]
 8006d5c:	1c51      	adds	r1, r2, #1
 8006d5e:	6031      	str	r1, [r6, #0]
 8006d60:	7812      	ldrb	r2, [r2, #0]
 8006d62:	701a      	strb	r2, [r3, #0]
 8006d64:	1c5d      	adds	r5, r3, #1
 8006d66:	6873      	ldr	r3, [r6, #4]
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	6073      	str	r3, [r6, #4]
 8006d6e:	dc07      	bgt.n	8006d80 <_scanf_i+0xb8>
 8006d70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006d74:	4631      	mov	r1, r6
 8006d76:	4658      	mov	r0, fp
 8006d78:	4798      	blx	r3
 8006d7a:	2800      	cmp	r0, #0
 8006d7c:	f040 8086 	bne.w	8006e8c <_scanf_i+0x1c4>
 8006d80:	462b      	mov	r3, r5
 8006d82:	f108 0801 	add.w	r8, r8, #1
 8006d86:	f1b8 0f03 	cmp.w	r8, #3
 8006d8a:	d1c8      	bne.n	8006d1e <_scanf_i+0x56>
 8006d8c:	6862      	ldr	r2, [r4, #4]
 8006d8e:	b90a      	cbnz	r2, 8006d94 <_scanf_i+0xcc>
 8006d90:	220a      	movs	r2, #10
 8006d92:	6062      	str	r2, [r4, #4]
 8006d94:	6862      	ldr	r2, [r4, #4]
 8006d96:	4945      	ldr	r1, [pc, #276]	; (8006eac <_scanf_i+0x1e4>)
 8006d98:	6960      	ldr	r0, [r4, #20]
 8006d9a:	9301      	str	r3, [sp, #4]
 8006d9c:	1a89      	subs	r1, r1, r2
 8006d9e:	f000 f887 	bl	8006eb0 <__sccl>
 8006da2:	9b01      	ldr	r3, [sp, #4]
 8006da4:	f04f 0800 	mov.w	r8, #0
 8006da8:	461d      	mov	r5, r3
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	6822      	ldr	r2, [r4, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d03a      	beq.n	8006e28 <_scanf_i+0x160>
 8006db2:	6831      	ldr	r1, [r6, #0]
 8006db4:	6960      	ldr	r0, [r4, #20]
 8006db6:	f891 c000 	ldrb.w	ip, [r1]
 8006dba:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d032      	beq.n	8006e28 <_scanf_i+0x160>
 8006dc2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006dc6:	d121      	bne.n	8006e0c <_scanf_i+0x144>
 8006dc8:	0510      	lsls	r0, r2, #20
 8006dca:	d51f      	bpl.n	8006e0c <_scanf_i+0x144>
 8006dcc:	f108 0801 	add.w	r8, r8, #1
 8006dd0:	b117      	cbz	r7, 8006dd8 <_scanf_i+0x110>
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	3f01      	subs	r7, #1
 8006dd6:	60a3      	str	r3, [r4, #8]
 8006dd8:	6873      	ldr	r3, [r6, #4]
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	6073      	str	r3, [r6, #4]
 8006de0:	dd1b      	ble.n	8006e1a <_scanf_i+0x152>
 8006de2:	6833      	ldr	r3, [r6, #0]
 8006de4:	3301      	adds	r3, #1
 8006de6:	6033      	str	r3, [r6, #0]
 8006de8:	68a3      	ldr	r3, [r4, #8]
 8006dea:	3b01      	subs	r3, #1
 8006dec:	60a3      	str	r3, [r4, #8]
 8006dee:	e7dc      	b.n	8006daa <_scanf_i+0xe2>
 8006df0:	f1b8 0f02 	cmp.w	r8, #2
 8006df4:	d1ad      	bne.n	8006d52 <_scanf_i+0x8a>
 8006df6:	6822      	ldr	r2, [r4, #0]
 8006df8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8006dfc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006e00:	d1bf      	bne.n	8006d82 <_scanf_i+0xba>
 8006e02:	2110      	movs	r1, #16
 8006e04:	6061      	str	r1, [r4, #4]
 8006e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e0a:	e7a1      	b.n	8006d50 <_scanf_i+0x88>
 8006e0c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8006e10:	6022      	str	r2, [r4, #0]
 8006e12:	780b      	ldrb	r3, [r1, #0]
 8006e14:	702b      	strb	r3, [r5, #0]
 8006e16:	3501      	adds	r5, #1
 8006e18:	e7de      	b.n	8006dd8 <_scanf_i+0x110>
 8006e1a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4658      	mov	r0, fp
 8006e22:	4798      	blx	r3
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d0df      	beq.n	8006de8 <_scanf_i+0x120>
 8006e28:	6823      	ldr	r3, [r4, #0]
 8006e2a:	05d9      	lsls	r1, r3, #23
 8006e2c:	d50c      	bpl.n	8006e48 <_scanf_i+0x180>
 8006e2e:	454d      	cmp	r5, r9
 8006e30:	d908      	bls.n	8006e44 <_scanf_i+0x17c>
 8006e32:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006e36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e3a:	4632      	mov	r2, r6
 8006e3c:	4658      	mov	r0, fp
 8006e3e:	4798      	blx	r3
 8006e40:	1e6f      	subs	r7, r5, #1
 8006e42:	463d      	mov	r5, r7
 8006e44:	454d      	cmp	r5, r9
 8006e46:	d029      	beq.n	8006e9c <_scanf_i+0x1d4>
 8006e48:	6822      	ldr	r2, [r4, #0]
 8006e4a:	f012 0210 	ands.w	r2, r2, #16
 8006e4e:	d113      	bne.n	8006e78 <_scanf_i+0x1b0>
 8006e50:	702a      	strb	r2, [r5, #0]
 8006e52:	6863      	ldr	r3, [r4, #4]
 8006e54:	9e00      	ldr	r6, [sp, #0]
 8006e56:	4649      	mov	r1, r9
 8006e58:	4658      	mov	r0, fp
 8006e5a:	47b0      	blx	r6
 8006e5c:	f8da 3000 	ldr.w	r3, [sl]
 8006e60:	6821      	ldr	r1, [r4, #0]
 8006e62:	1d1a      	adds	r2, r3, #4
 8006e64:	f8ca 2000 	str.w	r2, [sl]
 8006e68:	f011 0f20 	tst.w	r1, #32
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	d010      	beq.n	8006e92 <_scanf_i+0x1ca>
 8006e70:	6018      	str	r0, [r3, #0]
 8006e72:	68e3      	ldr	r3, [r4, #12]
 8006e74:	3301      	adds	r3, #1
 8006e76:	60e3      	str	r3, [r4, #12]
 8006e78:	eba5 0509 	sub.w	r5, r5, r9
 8006e7c:	44a8      	add	r8, r5
 8006e7e:	6925      	ldr	r5, [r4, #16]
 8006e80:	4445      	add	r5, r8
 8006e82:	6125      	str	r5, [r4, #16]
 8006e84:	2000      	movs	r0, #0
 8006e86:	b007      	add	sp, #28
 8006e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8c:	f04f 0800 	mov.w	r8, #0
 8006e90:	e7ca      	b.n	8006e28 <_scanf_i+0x160>
 8006e92:	07ca      	lsls	r2, r1, #31
 8006e94:	bf4c      	ite	mi
 8006e96:	8018      	strhmi	r0, [r3, #0]
 8006e98:	6018      	strpl	r0, [r3, #0]
 8006e9a:	e7ea      	b.n	8006e72 <_scanf_i+0x1aa>
 8006e9c:	2001      	movs	r0, #1
 8006e9e:	e7f2      	b.n	8006e86 <_scanf_i+0x1be>
 8006ea0:	08007178 	.word	0x08007178
 8006ea4:	0800700d 	.word	0x0800700d
 8006ea8:	0800677d 	.word	0x0800677d
 8006eac:	0800730e 	.word	0x0800730e

08006eb0 <__sccl>:
 8006eb0:	b570      	push	{r4, r5, r6, lr}
 8006eb2:	780b      	ldrb	r3, [r1, #0]
 8006eb4:	2b5e      	cmp	r3, #94	; 0x5e
 8006eb6:	bf13      	iteet	ne
 8006eb8:	1c4a      	addne	r2, r1, #1
 8006eba:	1c8a      	addeq	r2, r1, #2
 8006ebc:	784b      	ldrbeq	r3, [r1, #1]
 8006ebe:	2100      	movne	r1, #0
 8006ec0:	bf08      	it	eq
 8006ec2:	2101      	moveq	r1, #1
 8006ec4:	1e44      	subs	r4, r0, #1
 8006ec6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8006eca:	f804 1f01 	strb.w	r1, [r4, #1]!
 8006ece:	42ac      	cmp	r4, r5
 8006ed0:	d1fb      	bne.n	8006eca <__sccl+0x1a>
 8006ed2:	b913      	cbnz	r3, 8006eda <__sccl+0x2a>
 8006ed4:	3a01      	subs	r2, #1
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	bd70      	pop	{r4, r5, r6, pc}
 8006eda:	f081 0401 	eor.w	r4, r1, #1
 8006ede:	54c4      	strb	r4, [r0, r3]
 8006ee0:	1c51      	adds	r1, r2, #1
 8006ee2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8006ee6:	2d2d      	cmp	r5, #45	; 0x2d
 8006ee8:	f101 36ff 	add.w	r6, r1, #4294967295
 8006eec:	460a      	mov	r2, r1
 8006eee:	d006      	beq.n	8006efe <__sccl+0x4e>
 8006ef0:	2d5d      	cmp	r5, #93	; 0x5d
 8006ef2:	d0f0      	beq.n	8006ed6 <__sccl+0x26>
 8006ef4:	b90d      	cbnz	r5, 8006efa <__sccl+0x4a>
 8006ef6:	4632      	mov	r2, r6
 8006ef8:	e7ed      	b.n	8006ed6 <__sccl+0x26>
 8006efa:	462b      	mov	r3, r5
 8006efc:	e7ef      	b.n	8006ede <__sccl+0x2e>
 8006efe:	780e      	ldrb	r6, [r1, #0]
 8006f00:	2e5d      	cmp	r6, #93	; 0x5d
 8006f02:	d0fa      	beq.n	8006efa <__sccl+0x4a>
 8006f04:	42b3      	cmp	r3, r6
 8006f06:	dcf8      	bgt.n	8006efa <__sccl+0x4a>
 8006f08:	3301      	adds	r3, #1
 8006f0a:	429e      	cmp	r6, r3
 8006f0c:	54c4      	strb	r4, [r0, r3]
 8006f0e:	dcfb      	bgt.n	8006f08 <__sccl+0x58>
 8006f10:	3102      	adds	r1, #2
 8006f12:	e7e6      	b.n	8006ee2 <__sccl+0x32>

08006f14 <_strtol_l.isra.0>:
 8006f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f18:	4680      	mov	r8, r0
 8006f1a:	4689      	mov	r9, r1
 8006f1c:	4692      	mov	sl, r2
 8006f1e:	461e      	mov	r6, r3
 8006f20:	460f      	mov	r7, r1
 8006f22:	463d      	mov	r5, r7
 8006f24:	9808      	ldr	r0, [sp, #32]
 8006f26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f2a:	f7ff fc51 	bl	80067d0 <__locale_ctype_ptr_l>
 8006f2e:	4420      	add	r0, r4
 8006f30:	7843      	ldrb	r3, [r0, #1]
 8006f32:	f013 0308 	ands.w	r3, r3, #8
 8006f36:	d132      	bne.n	8006f9e <_strtol_l.isra.0+0x8a>
 8006f38:	2c2d      	cmp	r4, #45	; 0x2d
 8006f3a:	d132      	bne.n	8006fa2 <_strtol_l.isra.0+0x8e>
 8006f3c:	787c      	ldrb	r4, [r7, #1]
 8006f3e:	1cbd      	adds	r5, r7, #2
 8006f40:	2201      	movs	r2, #1
 8006f42:	2e00      	cmp	r6, #0
 8006f44:	d05d      	beq.n	8007002 <_strtol_l.isra.0+0xee>
 8006f46:	2e10      	cmp	r6, #16
 8006f48:	d109      	bne.n	8006f5e <_strtol_l.isra.0+0x4a>
 8006f4a:	2c30      	cmp	r4, #48	; 0x30
 8006f4c:	d107      	bne.n	8006f5e <_strtol_l.isra.0+0x4a>
 8006f4e:	782b      	ldrb	r3, [r5, #0]
 8006f50:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f54:	2b58      	cmp	r3, #88	; 0x58
 8006f56:	d14f      	bne.n	8006ff8 <_strtol_l.isra.0+0xe4>
 8006f58:	786c      	ldrb	r4, [r5, #1]
 8006f5a:	2610      	movs	r6, #16
 8006f5c:	3502      	adds	r5, #2
 8006f5e:	2a00      	cmp	r2, #0
 8006f60:	bf14      	ite	ne
 8006f62:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006f66:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006f6a:	2700      	movs	r7, #0
 8006f6c:	fbb1 fcf6 	udiv	ip, r1, r6
 8006f70:	4638      	mov	r0, r7
 8006f72:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006f76:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006f7a:	2b09      	cmp	r3, #9
 8006f7c:	d817      	bhi.n	8006fae <_strtol_l.isra.0+0x9a>
 8006f7e:	461c      	mov	r4, r3
 8006f80:	42a6      	cmp	r6, r4
 8006f82:	dd23      	ble.n	8006fcc <_strtol_l.isra.0+0xb8>
 8006f84:	1c7b      	adds	r3, r7, #1
 8006f86:	d007      	beq.n	8006f98 <_strtol_l.isra.0+0x84>
 8006f88:	4584      	cmp	ip, r0
 8006f8a:	d31c      	bcc.n	8006fc6 <_strtol_l.isra.0+0xb2>
 8006f8c:	d101      	bne.n	8006f92 <_strtol_l.isra.0+0x7e>
 8006f8e:	45a6      	cmp	lr, r4
 8006f90:	db19      	blt.n	8006fc6 <_strtol_l.isra.0+0xb2>
 8006f92:	fb00 4006 	mla	r0, r0, r6, r4
 8006f96:	2701      	movs	r7, #1
 8006f98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f9c:	e7eb      	b.n	8006f76 <_strtol_l.isra.0+0x62>
 8006f9e:	462f      	mov	r7, r5
 8006fa0:	e7bf      	b.n	8006f22 <_strtol_l.isra.0+0xe>
 8006fa2:	2c2b      	cmp	r4, #43	; 0x2b
 8006fa4:	bf04      	itt	eq
 8006fa6:	1cbd      	addeq	r5, r7, #2
 8006fa8:	787c      	ldrbeq	r4, [r7, #1]
 8006faa:	461a      	mov	r2, r3
 8006fac:	e7c9      	b.n	8006f42 <_strtol_l.isra.0+0x2e>
 8006fae:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006fb2:	2b19      	cmp	r3, #25
 8006fb4:	d801      	bhi.n	8006fba <_strtol_l.isra.0+0xa6>
 8006fb6:	3c37      	subs	r4, #55	; 0x37
 8006fb8:	e7e2      	b.n	8006f80 <_strtol_l.isra.0+0x6c>
 8006fba:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006fbe:	2b19      	cmp	r3, #25
 8006fc0:	d804      	bhi.n	8006fcc <_strtol_l.isra.0+0xb8>
 8006fc2:	3c57      	subs	r4, #87	; 0x57
 8006fc4:	e7dc      	b.n	8006f80 <_strtol_l.isra.0+0x6c>
 8006fc6:	f04f 37ff 	mov.w	r7, #4294967295
 8006fca:	e7e5      	b.n	8006f98 <_strtol_l.isra.0+0x84>
 8006fcc:	1c7b      	adds	r3, r7, #1
 8006fce:	d108      	bne.n	8006fe2 <_strtol_l.isra.0+0xce>
 8006fd0:	2322      	movs	r3, #34	; 0x22
 8006fd2:	f8c8 3000 	str.w	r3, [r8]
 8006fd6:	4608      	mov	r0, r1
 8006fd8:	f1ba 0f00 	cmp.w	sl, #0
 8006fdc:	d107      	bne.n	8006fee <_strtol_l.isra.0+0xda>
 8006fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe2:	b102      	cbz	r2, 8006fe6 <_strtol_l.isra.0+0xd2>
 8006fe4:	4240      	negs	r0, r0
 8006fe6:	f1ba 0f00 	cmp.w	sl, #0
 8006fea:	d0f8      	beq.n	8006fde <_strtol_l.isra.0+0xca>
 8006fec:	b10f      	cbz	r7, 8006ff2 <_strtol_l.isra.0+0xde>
 8006fee:	f105 39ff 	add.w	r9, r5, #4294967295
 8006ff2:	f8ca 9000 	str.w	r9, [sl]
 8006ff6:	e7f2      	b.n	8006fde <_strtol_l.isra.0+0xca>
 8006ff8:	2430      	movs	r4, #48	; 0x30
 8006ffa:	2e00      	cmp	r6, #0
 8006ffc:	d1af      	bne.n	8006f5e <_strtol_l.isra.0+0x4a>
 8006ffe:	2608      	movs	r6, #8
 8007000:	e7ad      	b.n	8006f5e <_strtol_l.isra.0+0x4a>
 8007002:	2c30      	cmp	r4, #48	; 0x30
 8007004:	d0a3      	beq.n	8006f4e <_strtol_l.isra.0+0x3a>
 8007006:	260a      	movs	r6, #10
 8007008:	e7a9      	b.n	8006f5e <_strtol_l.isra.0+0x4a>
	...

0800700c <_strtol_r>:
 800700c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800700e:	4c06      	ldr	r4, [pc, #24]	; (8007028 <_strtol_r+0x1c>)
 8007010:	4d06      	ldr	r5, [pc, #24]	; (800702c <_strtol_r+0x20>)
 8007012:	6824      	ldr	r4, [r4, #0]
 8007014:	6a24      	ldr	r4, [r4, #32]
 8007016:	2c00      	cmp	r4, #0
 8007018:	bf08      	it	eq
 800701a:	462c      	moveq	r4, r5
 800701c:	9400      	str	r4, [sp, #0]
 800701e:	f7ff ff79 	bl	8006f14 <_strtol_l.isra.0>
 8007022:	b003      	add	sp, #12
 8007024:	bd30      	pop	{r4, r5, pc}
 8007026:	bf00      	nop
 8007028:	20000010 	.word	0x20000010
 800702c:	200000d8 	.word	0x200000d8

08007030 <__submore>:
 8007030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007034:	460c      	mov	r4, r1
 8007036:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007038:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800703c:	4299      	cmp	r1, r3
 800703e:	d11d      	bne.n	800707c <__submore+0x4c>
 8007040:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007044:	f7fe fbb6 	bl	80057b4 <_malloc_r>
 8007048:	b918      	cbnz	r0, 8007052 <__submore+0x22>
 800704a:	f04f 30ff 	mov.w	r0, #4294967295
 800704e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007056:	63a3      	str	r3, [r4, #56]	; 0x38
 8007058:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800705c:	6360      	str	r0, [r4, #52]	; 0x34
 800705e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007062:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007066:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800706a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800706e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007072:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007076:	6020      	str	r0, [r4, #0]
 8007078:	2000      	movs	r0, #0
 800707a:	e7e8      	b.n	800704e <__submore+0x1e>
 800707c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800707e:	0077      	lsls	r7, r6, #1
 8007080:	463a      	mov	r2, r7
 8007082:	f7ff fbed 	bl	8006860 <_realloc_r>
 8007086:	4605      	mov	r5, r0
 8007088:	2800      	cmp	r0, #0
 800708a:	d0de      	beq.n	800704a <__submore+0x1a>
 800708c:	eb00 0806 	add.w	r8, r0, r6
 8007090:	4601      	mov	r1, r0
 8007092:	4632      	mov	r2, r6
 8007094:	4640      	mov	r0, r8
 8007096:	f7ff fbbf 	bl	8006818 <memcpy>
 800709a:	f8c4 8000 	str.w	r8, [r4]
 800709e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80070a2:	e7e9      	b.n	8007078 <__submore+0x48>

080070a4 <__ascii_wctomb>:
 80070a4:	b149      	cbz	r1, 80070ba <__ascii_wctomb+0x16>
 80070a6:	2aff      	cmp	r2, #255	; 0xff
 80070a8:	bf85      	ittet	hi
 80070aa:	238a      	movhi	r3, #138	; 0x8a
 80070ac:	6003      	strhi	r3, [r0, #0]
 80070ae:	700a      	strbls	r2, [r1, #0]
 80070b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80070b4:	bf98      	it	ls
 80070b6:	2001      	movls	r0, #1
 80070b8:	4770      	bx	lr
 80070ba:	4608      	mov	r0, r1
 80070bc:	4770      	bx	lr

080070be <_malloc_usable_size_r>:
 80070be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c2:	1f18      	subs	r0, r3, #4
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	bfbc      	itt	lt
 80070c8:	580b      	ldrlt	r3, [r1, r0]
 80070ca:	18c0      	addlt	r0, r0, r3
 80070cc:	4770      	bx	lr
	...

080070d0 <_gettimeofday>:
 80070d0:	4b02      	ldr	r3, [pc, #8]	; (80070dc <_gettimeofday+0xc>)
 80070d2:	2258      	movs	r2, #88	; 0x58
 80070d4:	601a      	str	r2, [r3, #0]
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	4770      	bx	lr
 80070dc:	20000470 	.word	0x20000470

080070e0 <_init>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	bf00      	nop
 80070e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e6:	bc08      	pop	{r3}
 80070e8:	469e      	mov	lr, r3
 80070ea:	4770      	bx	lr

080070ec <_fini>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr
