This file was auto-generated by YML2HDL tool.
https://gitlab.com/tcpaiva/yml2hdl

R   FM_SB0_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB0_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB0_MON_t:
E      SB_MEM: FM_SB0_SB_MEM_MISO_t
R         FM_SB0_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB0_CTRL_t:
E      SB_MEM: FM_SB0_SB_MEM_MOSI_t
R         FM_SB0_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB1_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB1_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB1_MON_t:
E      SB_MEM: FM_SB1_SB_MEM_MISO_t
R         FM_SB1_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB1_CTRL_t:
E      SB_MEM: FM_SB1_SB_MEM_MOSI_t
R         FM_SB1_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB2_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB2_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB2_MON_t:
E      SB_MEM: FM_SB2_SB_MEM_MISO_t
R         FM_SB2_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB2_CTRL_t:
E      SB_MEM: FM_SB2_SB_MEM_MOSI_t
R         FM_SB2_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB3_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB3_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB3_MON_t:
E      SB_MEM: FM_SB3_SB_MEM_MISO_t
R         FM_SB3_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB3_CTRL_t:
E      SB_MEM: FM_SB3_SB_MEM_MOSI_t
R         FM_SB3_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB4_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB4_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB4_MON_t:
E      SB_MEM: FM_SB4_SB_MEM_MISO_t
R         FM_SB4_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB4_CTRL_t:
E      SB_MEM: FM_SB4_SB_MEM_MOSI_t
R         FM_SB4_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB5_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB5_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB5_MON_t:
E      SB_MEM: FM_SB5_SB_MEM_MISO_t
R         FM_SB5_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB5_CTRL_t:
E      SB_MEM: FM_SB5_SB_MEM_MOSI_t
R         FM_SB5_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB6_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB6_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB6_MON_t:
E      SB_MEM: FM_SB6_SB_MEM_MISO_t
R         FM_SB6_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB6_CTRL_t:
E      SB_MEM: FM_SB6_SB_MEM_MOSI_t
R         FM_SB6_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB7_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB7_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB7_MON_t:
E      SB_MEM: FM_SB7_SB_MEM_MISO_t
R         FM_SB7_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB7_CTRL_t:
E      SB_MEM: FM_SB7_SB_MEM_MOSI_t
R         FM_SB7_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB8_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB8_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB8_MON_t:
E      SB_MEM: FM_SB8_SB_MEM_MISO_t
R         FM_SB8_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB8_CTRL_t:
E      SB_MEM: FM_SB8_SB_MEM_MOSI_t
R         FM_SB8_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB9_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB9_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB9_MON_t:
E      SB_MEM: FM_SB9_SB_MEM_MISO_t
R         FM_SB9_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB9_CTRL_t:
E      SB_MEM: FM_SB9_SB_MEM_MOSI_t
R         FM_SB9_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB10_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB10_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB10_MON_t:
E      SB_MEM: FM_SB10_SB_MEM_MISO_t
R         FM_SB10_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB10_CTRL_t:
E      SB_MEM: FM_SB10_SB_MEM_MOSI_t
R         FM_SB10_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB11_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB11_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB11_MON_t:
E      SB_MEM: FM_SB11_SB_MEM_MISO_t
R         FM_SB11_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB11_CTRL_t:
E      SB_MEM: FM_SB11_SB_MEM_MOSI_t
R         FM_SB11_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB12_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB12_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB12_MON_t:
E      SB_MEM: FM_SB12_SB_MEM_MISO_t
R         FM_SB12_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB12_CTRL_t:
E      SB_MEM: FM_SB12_SB_MEM_MOSI_t
R         FM_SB12_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB13_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB13_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB13_MON_t:
E      SB_MEM: FM_SB13_SB_MEM_MISO_t
R         FM_SB13_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB13_CTRL_t:
E      SB_MEM: FM_SB13_SB_MEM_MOSI_t
R         FM_SB13_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB14_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB14_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB14_MON_t:
E      SB_MEM: FM_SB14_SB_MEM_MISO_t
R         FM_SB14_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB14_CTRL_t:
E      SB_MEM: FM_SB14_SB_MEM_MOSI_t
R         FM_SB14_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB15_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB15_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB15_MON_t:
E      SB_MEM: FM_SB15_SB_MEM_MISO_t
R         FM_SB15_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB15_CTRL_t:
E      SB_MEM: FM_SB15_SB_MEM_MOSI_t
R         FM_SB15_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB16_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB16_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB16_MON_t:
E      SB_MEM: FM_SB16_SB_MEM_MISO_t
R         FM_SB16_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB16_CTRL_t:
E      SB_MEM: FM_SB16_SB_MEM_MOSI_t
R         FM_SB16_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB17_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB17_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB17_MON_t:
E      SB_MEM: FM_SB17_SB_MEM_MISO_t
R         FM_SB17_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB17_CTRL_t:
E      SB_MEM: FM_SB17_SB_MEM_MOSI_t
R         FM_SB17_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB18_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB18_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB18_MON_t:
E      SB_MEM: FM_SB18_SB_MEM_MISO_t
R         FM_SB18_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB18_CTRL_t:
E      SB_MEM: FM_SB18_SB_MEM_MOSI_t
R         FM_SB18_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB19_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB19_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB19_MON_t:
E      SB_MEM: FM_SB19_SB_MEM_MISO_t
R         FM_SB19_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB19_CTRL_t:
E      SB_MEM: FM_SB19_SB_MEM_MOSI_t
R         FM_SB19_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB20_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB20_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB20_MON_t:
E      SB_MEM: FM_SB20_SB_MEM_MISO_t
R         FM_SB20_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB20_CTRL_t:
E      SB_MEM: FM_SB20_SB_MEM_MOSI_t
R         FM_SB20_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB21_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB21_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB21_MON_t:
E      SB_MEM: FM_SB21_SB_MEM_MISO_t
R         FM_SB21_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB21_CTRL_t:
E      SB_MEM: FM_SB21_SB_MEM_MOSI_t
R         FM_SB21_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB22_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB22_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB22_MON_t:
E      SB_MEM: FM_SB22_SB_MEM_MISO_t
R         FM_SB22_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB22_CTRL_t:
E      SB_MEM: FM_SB22_SB_MEM_MOSI_t
R         FM_SB22_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB23_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB23_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB23_MON_t:
E      SB_MEM: FM_SB23_SB_MEM_MISO_t
R         FM_SB23_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB23_CTRL_t:
E      SB_MEM: FM_SB23_SB_MEM_MOSI_t
R         FM_SB23_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB24_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB24_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB24_MON_t:
E      SB_MEM: FM_SB24_SB_MEM_MISO_t
R         FM_SB24_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB24_CTRL_t:
E      SB_MEM: FM_SB24_SB_MEM_MOSI_t
R         FM_SB24_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB25_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB25_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB25_MON_t:
E      SB_MEM: FM_SB25_SB_MEM_MISO_t
R         FM_SB25_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB25_CTRL_t:
E      SB_MEM: FM_SB25_SB_MEM_MOSI_t
R         FM_SB25_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB26_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB26_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB26_MON_t:
E      SB_MEM: FM_SB26_SB_MEM_MISO_t
R         FM_SB26_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB26_CTRL_t:
E      SB_MEM: FM_SB26_SB_MEM_MOSI_t
R         FM_SB26_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB27_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB27_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB27_MON_t:
E      SB_MEM: FM_SB27_SB_MEM_MISO_t
R         FM_SB27_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB27_CTRL_t:
E      SB_MEM: FM_SB27_SB_MEM_MOSI_t
R         FM_SB27_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB28_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB28_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB28_MON_t:
E      SB_MEM: FM_SB28_SB_MEM_MISO_t
R         FM_SB28_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB28_CTRL_t:
E      SB_MEM: FM_SB28_SB_MEM_MOSI_t
R         FM_SB28_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB29_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB29_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB29_MON_t:
E      SB_MEM: FM_SB29_SB_MEM_MISO_t
R         FM_SB29_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB29_CTRL_t:
E      SB_MEM: FM_SB29_SB_MEM_MOSI_t
R         FM_SB29_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB30_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB30_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB30_MON_t:
E      SB_MEM: FM_SB30_SB_MEM_MISO_t
R         FM_SB30_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB30_CTRL_t:
E      SB_MEM: FM_SB30_SB_MEM_MOSI_t
R         FM_SB30_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB31_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB31_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB31_MON_t:
E      SB_MEM: FM_SB31_SB_MEM_MISO_t
R         FM_SB31_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB31_CTRL_t:
E      SB_MEM: FM_SB31_SB_MEM_MOSI_t
R         FM_SB31_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB32_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB32_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB32_MON_t:
E      SB_MEM: FM_SB32_SB_MEM_MISO_t
R         FM_SB32_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB32_CTRL_t:
E      SB_MEM: FM_SB32_SB_MEM_MOSI_t
R         FM_SB32_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB33_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB33_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB33_MON_t:
E      SB_MEM: FM_SB33_SB_MEM_MISO_t
R         FM_SB33_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB33_CTRL_t:
E      SB_MEM: FM_SB33_SB_MEM_MOSI_t
R         FM_SB33_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB34_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB34_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB34_MON_t:
E      SB_MEM: FM_SB34_SB_MEM_MISO_t
R         FM_SB34_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB34_CTRL_t:
E      SB_MEM: FM_SB34_SB_MEM_MOSI_t
R         FM_SB34_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB35_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB35_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB35_MON_t:
E      SB_MEM: FM_SB35_SB_MEM_MISO_t
R         FM_SB35_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB35_CTRL_t:
E      SB_MEM: FM_SB35_SB_MEM_MOSI_t
R         FM_SB35_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB36_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB36_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB36_MON_t:
E      SB_MEM: FM_SB36_SB_MEM_MISO_t
R         FM_SB36_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB36_CTRL_t:
E      SB_MEM: FM_SB36_SB_MEM_MOSI_t
R         FM_SB36_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB37_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB37_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB37_MON_t:
E      SB_MEM: FM_SB37_SB_MEM_MISO_t
R         FM_SB37_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB37_CTRL_t:
E      SB_MEM: FM_SB37_SB_MEM_MOSI_t
R         FM_SB37_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB38_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB38_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB38_MON_t:
E      SB_MEM: FM_SB38_SB_MEM_MISO_t
R         FM_SB38_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB38_CTRL_t:
E      SB_MEM: FM_SB38_SB_MEM_MOSI_t
R         FM_SB38_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB39_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB39_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB39_MON_t:
E      SB_MEM: FM_SB39_SB_MEM_MISO_t
R         FM_SB39_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB39_CTRL_t:
E      SB_MEM: FM_SB39_SB_MEM_MOSI_t
R         FM_SB39_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB40_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB40_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB40_MON_t:
E      SB_MEM: FM_SB40_SB_MEM_MISO_t
R         FM_SB40_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB40_CTRL_t:
E      SB_MEM: FM_SB40_SB_MEM_MOSI_t
R         FM_SB40_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB41_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB41_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB41_MON_t:
E      SB_MEM: FM_SB41_SB_MEM_MISO_t
R         FM_SB41_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB41_CTRL_t:
E      SB_MEM: FM_SB41_SB_MEM_MOSI_t
R         FM_SB41_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB42_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB42_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB42_MON_t:
E      SB_MEM: FM_SB42_SB_MEM_MISO_t
R         FM_SB42_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB42_CTRL_t:
E      SB_MEM: FM_SB42_SB_MEM_MOSI_t
R         FM_SB42_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB43_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB43_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB43_MON_t:
E      SB_MEM: FM_SB43_SB_MEM_MISO_t
R         FM_SB43_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB43_CTRL_t:
E      SB_MEM: FM_SB43_SB_MEM_MOSI_t
R         FM_SB43_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB44_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB44_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB44_MON_t:
E      SB_MEM: FM_SB44_SB_MEM_MISO_t
R         FM_SB44_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB44_CTRL_t:
E      SB_MEM: FM_SB44_SB_MEM_MOSI_t
R         FM_SB44_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB45_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB45_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB45_MON_t:
E      SB_MEM: FM_SB45_SB_MEM_MISO_t
R         FM_SB45_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB45_CTRL_t:
E      SB_MEM: FM_SB45_SB_MEM_MOSI_t
R         FM_SB45_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB46_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB46_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB46_MON_t:
E      SB_MEM: FM_SB46_SB_MEM_MISO_t
R         FM_SB46_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB46_CTRL_t:
E      SB_MEM: FM_SB46_SB_MEM_MOSI_t
R         FM_SB46_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB47_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB47_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB47_MON_t:
E      SB_MEM: FM_SB47_SB_MEM_MISO_t
R         FM_SB47_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB47_CTRL_t:
E      SB_MEM: FM_SB47_SB_MEM_MOSI_t
R         FM_SB47_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB48_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB48_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB48_MON_t:
E      SB_MEM: FM_SB48_SB_MEM_MISO_t
R         FM_SB48_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB48_CTRL_t:
E      SB_MEM: FM_SB48_SB_MEM_MOSI_t
R         FM_SB48_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB49_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB49_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB49_MON_t:
E      SB_MEM: FM_SB49_SB_MEM_MISO_t
R         FM_SB49_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB49_CTRL_t:
E      SB_MEM: FM_SB49_SB_MEM_MOSI_t
R         FM_SB49_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB50_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB50_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB50_MON_t:
E      SB_MEM: FM_SB50_SB_MEM_MISO_t
R         FM_SB50_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB50_CTRL_t:
E      SB_MEM: FM_SB50_SB_MEM_MOSI_t
R         FM_SB50_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB51_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB51_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB51_MON_t:
E      SB_MEM: FM_SB51_SB_MEM_MISO_t
R         FM_SB51_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB51_CTRL_t:
E      SB_MEM: FM_SB51_SB_MEM_MOSI_t
R         FM_SB51_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB52_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB52_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB52_MON_t:
E      SB_MEM: FM_SB52_SB_MEM_MISO_t
R         FM_SB52_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB52_CTRL_t:
E      SB_MEM: FM_SB52_SB_MEM_MOSI_t
R         FM_SB52_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB53_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB53_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB53_MON_t:
E      SB_MEM: FM_SB53_SB_MEM_MISO_t
R         FM_SB53_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB53_CTRL_t:
E      SB_MEM: FM_SB53_SB_MEM_MOSI_t
R         FM_SB53_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB54_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB54_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB54_MON_t:
E      SB_MEM: FM_SB54_SB_MEM_MISO_t
R         FM_SB54_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB54_CTRL_t:
E      SB_MEM: FM_SB54_SB_MEM_MOSI_t
R         FM_SB54_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB55_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB55_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB55_MON_t:
E      SB_MEM: FM_SB55_SB_MEM_MISO_t
R         FM_SB55_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB55_CTRL_t:
E      SB_MEM: FM_SB55_SB_MEM_MOSI_t
R         FM_SB55_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB56_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB56_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB56_MON_t:
E      SB_MEM: FM_SB56_SB_MEM_MISO_t
R         FM_SB56_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB56_CTRL_t:
E      SB_MEM: FM_SB56_SB_MEM_MOSI_t
R         FM_SB56_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB57_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB57_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB57_MON_t:
E      SB_MEM: FM_SB57_SB_MEM_MISO_t
R         FM_SB57_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB57_CTRL_t:
E      SB_MEM: FM_SB57_SB_MEM_MOSI_t
R         FM_SB57_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB58_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB58_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB58_MON_t:
E      SB_MEM: FM_SB58_SB_MEM_MISO_t
R         FM_SB58_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB58_CTRL_t:
E      SB_MEM: FM_SB58_SB_MEM_MOSI_t
R         FM_SB58_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB59_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB59_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB59_MON_t:
E      SB_MEM: FM_SB59_SB_MEM_MISO_t
R         FM_SB59_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB59_CTRL_t:
E      SB_MEM: FM_SB59_SB_MEM_MOSI_t
R         FM_SB59_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB60_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB60_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB60_MON_t:
E      SB_MEM: FM_SB60_SB_MEM_MISO_t
R         FM_SB60_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB60_CTRL_t:
E      SB_MEM: FM_SB60_SB_MEM_MOSI_t
R         FM_SB60_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB61_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB61_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB61_MON_t:
E      SB_MEM: FM_SB61_SB_MEM_MISO_t
R         FM_SB61_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB61_CTRL_t:
E      SB_MEM: FM_SB61_SB_MEM_MOSI_t
R         FM_SB61_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB62_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB62_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB62_MON_t:
E      SB_MEM: FM_SB62_SB_MEM_MISO_t
R         FM_SB62_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB62_CTRL_t:
E      SB_MEM: FM_SB62_SB_MEM_MOSI_t
R         FM_SB62_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB63_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB63_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB63_MON_t:
E      SB_MEM: FM_SB63_SB_MEM_MISO_t
R         FM_SB63_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB63_CTRL_t:
E      SB_MEM: FM_SB63_SB_MEM_MOSI_t
R         FM_SB63_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB64_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB64_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB64_MON_t:
E      SB_MEM: FM_SB64_SB_MEM_MISO_t
R         FM_SB64_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB64_CTRL_t:
E      SB_MEM: FM_SB64_SB_MEM_MOSI_t
R         FM_SB64_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB65_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB65_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB65_MON_t:
E      SB_MEM: FM_SB65_SB_MEM_MISO_t
R         FM_SB65_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB65_CTRL_t:
E      SB_MEM: FM_SB65_SB_MEM_MOSI_t
R         FM_SB65_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB66_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB66_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB66_MON_t:
E      SB_MEM: FM_SB66_SB_MEM_MISO_t
R         FM_SB66_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB66_CTRL_t:
E      SB_MEM: FM_SB66_SB_MEM_MOSI_t
R         FM_SB66_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB67_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB67_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB67_MON_t:
E      SB_MEM: FM_SB67_SB_MEM_MISO_t
R         FM_SB67_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB67_CTRL_t:
E      SB_MEM: FM_SB67_SB_MEM_MOSI_t
R         FM_SB67_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB68_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB68_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB68_MON_t:
E      SB_MEM: FM_SB68_SB_MEM_MISO_t
R         FM_SB68_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB68_CTRL_t:
E      SB_MEM: FM_SB68_SB_MEM_MOSI_t
R         FM_SB68_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB69_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB69_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB69_MON_t:
E      SB_MEM: FM_SB69_SB_MEM_MISO_t
R         FM_SB69_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB69_CTRL_t:
E      SB_MEM: FM_SB69_SB_MEM_MOSI_t
R         FM_SB69_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB70_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB70_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB70_MON_t:
E      SB_MEM: FM_SB70_SB_MEM_MISO_t
R         FM_SB70_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB70_CTRL_t:
E      SB_MEM: FM_SB70_SB_MEM_MOSI_t
R         FM_SB70_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB71_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB71_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB71_MON_t:
E      SB_MEM: FM_SB71_SB_MEM_MISO_t
R         FM_SB71_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB71_CTRL_t:
E      SB_MEM: FM_SB71_SB_MEM_MOSI_t
R         FM_SB71_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB72_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB72_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB72_MON_t:
E      SB_MEM: FM_SB72_SB_MEM_MISO_t
R         FM_SB72_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB72_CTRL_t:
E      SB_MEM: FM_SB72_SB_MEM_MOSI_t
R         FM_SB72_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB73_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB73_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB73_MON_t:
E      SB_MEM: FM_SB73_SB_MEM_MISO_t
R         FM_SB73_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB73_CTRL_t:
E      SB_MEM: FM_SB73_SB_MEM_MOSI_t
R         FM_SB73_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB74_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB74_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB74_MON_t:
E      SB_MEM: FM_SB74_SB_MEM_MISO_t
R         FM_SB74_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB74_CTRL_t:
E      SB_MEM: FM_SB74_SB_MEM_MOSI_t
R         FM_SB74_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB75_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB75_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB75_MON_t:
E      SB_MEM: FM_SB75_SB_MEM_MISO_t
R         FM_SB75_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB75_CTRL_t:
E      SB_MEM: FM_SB75_SB_MEM_MOSI_t
R         FM_SB75_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB76_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB76_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB76_MON_t:
E      SB_MEM: FM_SB76_SB_MEM_MISO_t
R         FM_SB76_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB76_CTRL_t:
E      SB_MEM: FM_SB76_SB_MEM_MOSI_t
R         FM_SB76_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB77_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB77_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB77_MON_t:
E      SB_MEM: FM_SB77_SB_MEM_MISO_t
R         FM_SB77_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB77_CTRL_t:
E      SB_MEM: FM_SB77_SB_MEM_MOSI_t
R         FM_SB77_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB78_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB78_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB78_MON_t:
E      SB_MEM: FM_SB78_SB_MEM_MISO_t
R         FM_SB78_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB78_CTRL_t:
E      SB_MEM: FM_SB78_SB_MEM_MOSI_t
R         FM_SB78_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB79_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB79_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB79_MON_t:
E      SB_MEM: FM_SB79_SB_MEM_MISO_t
R         FM_SB79_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB79_CTRL_t:
E      SB_MEM: FM_SB79_SB_MEM_MOSI_t
R         FM_SB79_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB80_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB80_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB80_MON_t:
E      SB_MEM: FM_SB80_SB_MEM_MISO_t
R         FM_SB80_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB80_CTRL_t:
E      SB_MEM: FM_SB80_SB_MEM_MOSI_t
R         FM_SB80_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB81_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB81_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB81_MON_t:
E      SB_MEM: FM_SB81_SB_MEM_MISO_t
R         FM_SB81_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB81_CTRL_t:
E      SB_MEM: FM_SB81_SB_MEM_MOSI_t
R         FM_SB81_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB82_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB82_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB82_MON_t:
E      SB_MEM: FM_SB82_SB_MEM_MISO_t
R         FM_SB82_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB82_CTRL_t:
E      SB_MEM: FM_SB82_SB_MEM_MOSI_t
R         FM_SB82_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB83_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB83_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB83_MON_t:
E      SB_MEM: FM_SB83_SB_MEM_MISO_t
R         FM_SB83_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB83_CTRL_t:
E      SB_MEM: FM_SB83_SB_MEM_MOSI_t
R         FM_SB83_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB84_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB84_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB84_MON_t:
E      SB_MEM: FM_SB84_SB_MEM_MISO_t
R         FM_SB84_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB84_CTRL_t:
E      SB_MEM: FM_SB84_SB_MEM_MOSI_t
R         FM_SB84_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB85_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB85_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB85_MON_t:
E      SB_MEM: FM_SB85_SB_MEM_MISO_t
R         FM_SB85_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB85_CTRL_t:
E      SB_MEM: FM_SB85_SB_MEM_MOSI_t
R         FM_SB85_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB86_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB86_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB86_MON_t:
E      SB_MEM: FM_SB86_SB_MEM_MISO_t
R         FM_SB86_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB86_CTRL_t:
E      SB_MEM: FM_SB86_SB_MEM_MOSI_t
R         FM_SB86_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB87_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB87_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB87_MON_t:
E      SB_MEM: FM_SB87_SB_MEM_MISO_t
R         FM_SB87_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB87_CTRL_t:
E      SB_MEM: FM_SB87_SB_MEM_MOSI_t
R         FM_SB87_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB88_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB88_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB88_MON_t:
E      SB_MEM: FM_SB88_SB_MEM_MISO_t
R         FM_SB88_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB88_CTRL_t:
E      SB_MEM: FM_SB88_SB_MEM_MOSI_t
R         FM_SB88_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB89_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB89_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB89_MON_t:
E      SB_MEM: FM_SB89_SB_MEM_MISO_t
R         FM_SB89_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB89_CTRL_t:
E      SB_MEM: FM_SB89_SB_MEM_MOSI_t
R         FM_SB89_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB90_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB90_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB90_MON_t:
E      SB_MEM: FM_SB90_SB_MEM_MISO_t
R         FM_SB90_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB90_CTRL_t:
E      SB_MEM: FM_SB90_SB_MEM_MOSI_t
R         FM_SB90_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB91_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB91_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB91_MON_t:
E      SB_MEM: FM_SB91_SB_MEM_MISO_t
R         FM_SB91_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB91_CTRL_t:
E      SB_MEM: FM_SB91_SB_MEM_MOSI_t
R         FM_SB91_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB92_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB92_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB92_MON_t:
E      SB_MEM: FM_SB92_SB_MEM_MISO_t
R         FM_SB92_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB92_CTRL_t:
E      SB_MEM: FM_SB92_SB_MEM_MOSI_t
R         FM_SB92_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB93_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB93_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB93_MON_t:
E      SB_MEM: FM_SB93_SB_MEM_MISO_t
R         FM_SB93_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB93_CTRL_t:
E      SB_MEM: FM_SB93_SB_MEM_MOSI_t
R         FM_SB93_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB94_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB94_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB94_MON_t:
E      SB_MEM: FM_SB94_SB_MEM_MISO_t
R         FM_SB94_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB94_CTRL_t:
E      SB_MEM: FM_SB94_SB_MEM_MOSI_t
R         FM_SB94_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB95_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB95_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB95_MON_t:
E      SB_MEM: FM_SB95_SB_MEM_MISO_t
R         FM_SB95_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB95_CTRL_t:
E      SB_MEM: FM_SB95_SB_MEM_MOSI_t
R         FM_SB95_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB96_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB96_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB96_MON_t:
E      SB_MEM: FM_SB96_SB_MEM_MISO_t
R         FM_SB96_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB96_CTRL_t:
E      SB_MEM: FM_SB96_SB_MEM_MOSI_t
R         FM_SB96_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB97_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB97_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB97_MON_t:
E      SB_MEM: FM_SB97_SB_MEM_MISO_t
R         FM_SB97_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB97_CTRL_t:
E      SB_MEM: FM_SB97_SB_MEM_MOSI_t
R         FM_SB97_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB98_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB98_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB98_MON_t:
E      SB_MEM: FM_SB98_SB_MEM_MISO_t
R         FM_SB98_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB98_CTRL_t:
E      SB_MEM: FM_SB98_SB_MEM_MOSI_t
R         FM_SB98_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB99_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB99_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB99_MON_t:
E      SB_MEM: FM_SB99_SB_MEM_MISO_t
R         FM_SB99_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB99_CTRL_t:
E      SB_MEM: FM_SB99_SB_MEM_MOSI_t
R         FM_SB99_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB100_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB100_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB100_MON_t:
E      SB_MEM: FM_SB100_SB_MEM_MISO_t
R         FM_SB100_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB100_CTRL_t:
E      SB_MEM: FM_SB100_SB_MEM_MOSI_t
R         FM_SB100_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB101_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB101_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB101_MON_t:
E      SB_MEM: FM_SB101_SB_MEM_MISO_t
R         FM_SB101_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB101_CTRL_t:
E      SB_MEM: FM_SB101_SB_MEM_MOSI_t
R         FM_SB101_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB102_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB102_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB102_MON_t:
E      SB_MEM: FM_SB102_SB_MEM_MISO_t
R         FM_SB102_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB102_CTRL_t:
E      SB_MEM: FM_SB102_SB_MEM_MOSI_t
R         FM_SB102_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB103_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB103_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB103_MON_t:
E      SB_MEM: FM_SB103_SB_MEM_MISO_t
R         FM_SB103_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB103_CTRL_t:
E      SB_MEM: FM_SB103_SB_MEM_MOSI_t
R         FM_SB103_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB104_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB104_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB104_MON_t:
E      SB_MEM: FM_SB104_SB_MEM_MISO_t
R         FM_SB104_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB104_CTRL_t:
E      SB_MEM: FM_SB104_SB_MEM_MOSI_t
R         FM_SB104_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB105_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB105_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB105_MON_t:
E      SB_MEM: FM_SB105_SB_MEM_MISO_t
R         FM_SB105_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB105_CTRL_t:
E      SB_MEM: FM_SB105_SB_MEM_MOSI_t
R         FM_SB105_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB106_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB106_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB106_MON_t:
E      SB_MEM: FM_SB106_SB_MEM_MISO_t
R         FM_SB106_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB106_CTRL_t:
E      SB_MEM: FM_SB106_SB_MEM_MOSI_t
R         FM_SB106_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SB107_SB_MEM_MOSI_t:
E      clk: logic
E      enable: logic
E      wr_enable: logic
E      address: logic['9 -1', 0]
E      wr_data: logic['32 -1', 0]

R   FM_SB107_SB_MEM_MISO_t:
E      rd_data: logic['32 -1', 0]
E      rd_data_valid: logic

R   FM_SB107_MON_t:
E      SB_MEM: FM_SB107_SB_MEM_MISO_t
R         FM_SB107_SB_MEM_MISO_t:
E            rd_data: logic['32 -1', 0]
E            rd_data_valid: logic

R   FM_SB107_CTRL_t:
E      SB_MEM: FM_SB107_SB_MEM_MOSI_t
R         FM_SB107_SB_MEM_MOSI_t:
E            clk: logic
E            enable: logic
E            wr_enable: logic
E            address: logic['9 -1', 0]
E            wr_data: logic['32 -1', 0]

R   FM_SPY_CTRL_CTRL_t:
E      GLOBAL_FREEZE: logic
E      GLOBAL_PLAYBACK_MODE: logic['2 - 1', 0]
E      INITIALIZE_SPY_MEMORY: logic

R   FM_MON_t:
E      SB0: FM_SB0_MON_t
R         FM_SB0_MON_t:
E            SB_MEM: FM_SB0_SB_MEM_MISO_t
R               FM_SB0_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB1: FM_SB1_MON_t
R         FM_SB1_MON_t:
E            SB_MEM: FM_SB1_SB_MEM_MISO_t
R               FM_SB1_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB2: FM_SB2_MON_t
R         FM_SB2_MON_t:
E            SB_MEM: FM_SB2_SB_MEM_MISO_t
R               FM_SB2_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB3: FM_SB3_MON_t
R         FM_SB3_MON_t:
E            SB_MEM: FM_SB3_SB_MEM_MISO_t
R               FM_SB3_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB4: FM_SB4_MON_t
R         FM_SB4_MON_t:
E            SB_MEM: FM_SB4_SB_MEM_MISO_t
R               FM_SB4_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB5: FM_SB5_MON_t
R         FM_SB5_MON_t:
E            SB_MEM: FM_SB5_SB_MEM_MISO_t
R               FM_SB5_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB6: FM_SB6_MON_t
R         FM_SB6_MON_t:
E            SB_MEM: FM_SB6_SB_MEM_MISO_t
R               FM_SB6_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB7: FM_SB7_MON_t
R         FM_SB7_MON_t:
E            SB_MEM: FM_SB7_SB_MEM_MISO_t
R               FM_SB7_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB8: FM_SB8_MON_t
R         FM_SB8_MON_t:
E            SB_MEM: FM_SB8_SB_MEM_MISO_t
R               FM_SB8_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB9: FM_SB9_MON_t
R         FM_SB9_MON_t:
E            SB_MEM: FM_SB9_SB_MEM_MISO_t
R               FM_SB9_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB10: FM_SB10_MON_t
R         FM_SB10_MON_t:
E            SB_MEM: FM_SB10_SB_MEM_MISO_t
R               FM_SB10_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB11: FM_SB11_MON_t
R         FM_SB11_MON_t:
E            SB_MEM: FM_SB11_SB_MEM_MISO_t
R               FM_SB11_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB12: FM_SB12_MON_t
R         FM_SB12_MON_t:
E            SB_MEM: FM_SB12_SB_MEM_MISO_t
R               FM_SB12_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB13: FM_SB13_MON_t
R         FM_SB13_MON_t:
E            SB_MEM: FM_SB13_SB_MEM_MISO_t
R               FM_SB13_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB14: FM_SB14_MON_t
R         FM_SB14_MON_t:
E            SB_MEM: FM_SB14_SB_MEM_MISO_t
R               FM_SB14_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB15: FM_SB15_MON_t
R         FM_SB15_MON_t:
E            SB_MEM: FM_SB15_SB_MEM_MISO_t
R               FM_SB15_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB16: FM_SB16_MON_t
R         FM_SB16_MON_t:
E            SB_MEM: FM_SB16_SB_MEM_MISO_t
R               FM_SB16_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB17: FM_SB17_MON_t
R         FM_SB17_MON_t:
E            SB_MEM: FM_SB17_SB_MEM_MISO_t
R               FM_SB17_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB18: FM_SB18_MON_t
R         FM_SB18_MON_t:
E            SB_MEM: FM_SB18_SB_MEM_MISO_t
R               FM_SB18_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB19: FM_SB19_MON_t
R         FM_SB19_MON_t:
E            SB_MEM: FM_SB19_SB_MEM_MISO_t
R               FM_SB19_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB20: FM_SB20_MON_t
R         FM_SB20_MON_t:
E            SB_MEM: FM_SB20_SB_MEM_MISO_t
R               FM_SB20_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB21: FM_SB21_MON_t
R         FM_SB21_MON_t:
E            SB_MEM: FM_SB21_SB_MEM_MISO_t
R               FM_SB21_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB22: FM_SB22_MON_t
R         FM_SB22_MON_t:
E            SB_MEM: FM_SB22_SB_MEM_MISO_t
R               FM_SB22_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB23: FM_SB23_MON_t
R         FM_SB23_MON_t:
E            SB_MEM: FM_SB23_SB_MEM_MISO_t
R               FM_SB23_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB24: FM_SB24_MON_t
R         FM_SB24_MON_t:
E            SB_MEM: FM_SB24_SB_MEM_MISO_t
R               FM_SB24_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB25: FM_SB25_MON_t
R         FM_SB25_MON_t:
E            SB_MEM: FM_SB25_SB_MEM_MISO_t
R               FM_SB25_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB26: FM_SB26_MON_t
R         FM_SB26_MON_t:
E            SB_MEM: FM_SB26_SB_MEM_MISO_t
R               FM_SB26_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB27: FM_SB27_MON_t
R         FM_SB27_MON_t:
E            SB_MEM: FM_SB27_SB_MEM_MISO_t
R               FM_SB27_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB28: FM_SB28_MON_t
R         FM_SB28_MON_t:
E            SB_MEM: FM_SB28_SB_MEM_MISO_t
R               FM_SB28_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB29: FM_SB29_MON_t
R         FM_SB29_MON_t:
E            SB_MEM: FM_SB29_SB_MEM_MISO_t
R               FM_SB29_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB30: FM_SB30_MON_t
R         FM_SB30_MON_t:
E            SB_MEM: FM_SB30_SB_MEM_MISO_t
R               FM_SB30_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB31: FM_SB31_MON_t
R         FM_SB31_MON_t:
E            SB_MEM: FM_SB31_SB_MEM_MISO_t
R               FM_SB31_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB32: FM_SB32_MON_t
R         FM_SB32_MON_t:
E            SB_MEM: FM_SB32_SB_MEM_MISO_t
R               FM_SB32_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB33: FM_SB33_MON_t
R         FM_SB33_MON_t:
E            SB_MEM: FM_SB33_SB_MEM_MISO_t
R               FM_SB33_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB34: FM_SB34_MON_t
R         FM_SB34_MON_t:
E            SB_MEM: FM_SB34_SB_MEM_MISO_t
R               FM_SB34_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB35: FM_SB35_MON_t
R         FM_SB35_MON_t:
E            SB_MEM: FM_SB35_SB_MEM_MISO_t
R               FM_SB35_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB36: FM_SB36_MON_t
R         FM_SB36_MON_t:
E            SB_MEM: FM_SB36_SB_MEM_MISO_t
R               FM_SB36_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB37: FM_SB37_MON_t
R         FM_SB37_MON_t:
E            SB_MEM: FM_SB37_SB_MEM_MISO_t
R               FM_SB37_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB38: FM_SB38_MON_t
R         FM_SB38_MON_t:
E            SB_MEM: FM_SB38_SB_MEM_MISO_t
R               FM_SB38_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB39: FM_SB39_MON_t
R         FM_SB39_MON_t:
E            SB_MEM: FM_SB39_SB_MEM_MISO_t
R               FM_SB39_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB40: FM_SB40_MON_t
R         FM_SB40_MON_t:
E            SB_MEM: FM_SB40_SB_MEM_MISO_t
R               FM_SB40_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB41: FM_SB41_MON_t
R         FM_SB41_MON_t:
E            SB_MEM: FM_SB41_SB_MEM_MISO_t
R               FM_SB41_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB42: FM_SB42_MON_t
R         FM_SB42_MON_t:
E            SB_MEM: FM_SB42_SB_MEM_MISO_t
R               FM_SB42_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB43: FM_SB43_MON_t
R         FM_SB43_MON_t:
E            SB_MEM: FM_SB43_SB_MEM_MISO_t
R               FM_SB43_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB44: FM_SB44_MON_t
R         FM_SB44_MON_t:
E            SB_MEM: FM_SB44_SB_MEM_MISO_t
R               FM_SB44_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB45: FM_SB45_MON_t
R         FM_SB45_MON_t:
E            SB_MEM: FM_SB45_SB_MEM_MISO_t
R               FM_SB45_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB46: FM_SB46_MON_t
R         FM_SB46_MON_t:
E            SB_MEM: FM_SB46_SB_MEM_MISO_t
R               FM_SB46_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB47: FM_SB47_MON_t
R         FM_SB47_MON_t:
E            SB_MEM: FM_SB47_SB_MEM_MISO_t
R               FM_SB47_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB48: FM_SB48_MON_t
R         FM_SB48_MON_t:
E            SB_MEM: FM_SB48_SB_MEM_MISO_t
R               FM_SB48_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB49: FM_SB49_MON_t
R         FM_SB49_MON_t:
E            SB_MEM: FM_SB49_SB_MEM_MISO_t
R               FM_SB49_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB50: FM_SB50_MON_t
R         FM_SB50_MON_t:
E            SB_MEM: FM_SB50_SB_MEM_MISO_t
R               FM_SB50_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB51: FM_SB51_MON_t
R         FM_SB51_MON_t:
E            SB_MEM: FM_SB51_SB_MEM_MISO_t
R               FM_SB51_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB52: FM_SB52_MON_t
R         FM_SB52_MON_t:
E            SB_MEM: FM_SB52_SB_MEM_MISO_t
R               FM_SB52_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB53: FM_SB53_MON_t
R         FM_SB53_MON_t:
E            SB_MEM: FM_SB53_SB_MEM_MISO_t
R               FM_SB53_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB54: FM_SB54_MON_t
R         FM_SB54_MON_t:
E            SB_MEM: FM_SB54_SB_MEM_MISO_t
R               FM_SB54_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB55: FM_SB55_MON_t
R         FM_SB55_MON_t:
E            SB_MEM: FM_SB55_SB_MEM_MISO_t
R               FM_SB55_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB56: FM_SB56_MON_t
R         FM_SB56_MON_t:
E            SB_MEM: FM_SB56_SB_MEM_MISO_t
R               FM_SB56_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB57: FM_SB57_MON_t
R         FM_SB57_MON_t:
E            SB_MEM: FM_SB57_SB_MEM_MISO_t
R               FM_SB57_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB58: FM_SB58_MON_t
R         FM_SB58_MON_t:
E            SB_MEM: FM_SB58_SB_MEM_MISO_t
R               FM_SB58_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB59: FM_SB59_MON_t
R         FM_SB59_MON_t:
E            SB_MEM: FM_SB59_SB_MEM_MISO_t
R               FM_SB59_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB60: FM_SB60_MON_t
R         FM_SB60_MON_t:
E            SB_MEM: FM_SB60_SB_MEM_MISO_t
R               FM_SB60_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB61: FM_SB61_MON_t
R         FM_SB61_MON_t:
E            SB_MEM: FM_SB61_SB_MEM_MISO_t
R               FM_SB61_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB62: FM_SB62_MON_t
R         FM_SB62_MON_t:
E            SB_MEM: FM_SB62_SB_MEM_MISO_t
R               FM_SB62_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB63: FM_SB63_MON_t
R         FM_SB63_MON_t:
E            SB_MEM: FM_SB63_SB_MEM_MISO_t
R               FM_SB63_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB64: FM_SB64_MON_t
R         FM_SB64_MON_t:
E            SB_MEM: FM_SB64_SB_MEM_MISO_t
R               FM_SB64_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB65: FM_SB65_MON_t
R         FM_SB65_MON_t:
E            SB_MEM: FM_SB65_SB_MEM_MISO_t
R               FM_SB65_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB66: FM_SB66_MON_t
R         FM_SB66_MON_t:
E            SB_MEM: FM_SB66_SB_MEM_MISO_t
R               FM_SB66_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB67: FM_SB67_MON_t
R         FM_SB67_MON_t:
E            SB_MEM: FM_SB67_SB_MEM_MISO_t
R               FM_SB67_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB68: FM_SB68_MON_t
R         FM_SB68_MON_t:
E            SB_MEM: FM_SB68_SB_MEM_MISO_t
R               FM_SB68_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB69: FM_SB69_MON_t
R         FM_SB69_MON_t:
E            SB_MEM: FM_SB69_SB_MEM_MISO_t
R               FM_SB69_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB70: FM_SB70_MON_t
R         FM_SB70_MON_t:
E            SB_MEM: FM_SB70_SB_MEM_MISO_t
R               FM_SB70_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB71: FM_SB71_MON_t
R         FM_SB71_MON_t:
E            SB_MEM: FM_SB71_SB_MEM_MISO_t
R               FM_SB71_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB72: FM_SB72_MON_t
R         FM_SB72_MON_t:
E            SB_MEM: FM_SB72_SB_MEM_MISO_t
R               FM_SB72_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB73: FM_SB73_MON_t
R         FM_SB73_MON_t:
E            SB_MEM: FM_SB73_SB_MEM_MISO_t
R               FM_SB73_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB74: FM_SB74_MON_t
R         FM_SB74_MON_t:
E            SB_MEM: FM_SB74_SB_MEM_MISO_t
R               FM_SB74_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB75: FM_SB75_MON_t
R         FM_SB75_MON_t:
E            SB_MEM: FM_SB75_SB_MEM_MISO_t
R               FM_SB75_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB76: FM_SB76_MON_t
R         FM_SB76_MON_t:
E            SB_MEM: FM_SB76_SB_MEM_MISO_t
R               FM_SB76_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB77: FM_SB77_MON_t
R         FM_SB77_MON_t:
E            SB_MEM: FM_SB77_SB_MEM_MISO_t
R               FM_SB77_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB78: FM_SB78_MON_t
R         FM_SB78_MON_t:
E            SB_MEM: FM_SB78_SB_MEM_MISO_t
R               FM_SB78_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB79: FM_SB79_MON_t
R         FM_SB79_MON_t:
E            SB_MEM: FM_SB79_SB_MEM_MISO_t
R               FM_SB79_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB80: FM_SB80_MON_t
R         FM_SB80_MON_t:
E            SB_MEM: FM_SB80_SB_MEM_MISO_t
R               FM_SB80_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB81: FM_SB81_MON_t
R         FM_SB81_MON_t:
E            SB_MEM: FM_SB81_SB_MEM_MISO_t
R               FM_SB81_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB82: FM_SB82_MON_t
R         FM_SB82_MON_t:
E            SB_MEM: FM_SB82_SB_MEM_MISO_t
R               FM_SB82_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB83: FM_SB83_MON_t
R         FM_SB83_MON_t:
E            SB_MEM: FM_SB83_SB_MEM_MISO_t
R               FM_SB83_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB84: FM_SB84_MON_t
R         FM_SB84_MON_t:
E            SB_MEM: FM_SB84_SB_MEM_MISO_t
R               FM_SB84_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB85: FM_SB85_MON_t
R         FM_SB85_MON_t:
E            SB_MEM: FM_SB85_SB_MEM_MISO_t
R               FM_SB85_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB86: FM_SB86_MON_t
R         FM_SB86_MON_t:
E            SB_MEM: FM_SB86_SB_MEM_MISO_t
R               FM_SB86_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB87: FM_SB87_MON_t
R         FM_SB87_MON_t:
E            SB_MEM: FM_SB87_SB_MEM_MISO_t
R               FM_SB87_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB88: FM_SB88_MON_t
R         FM_SB88_MON_t:
E            SB_MEM: FM_SB88_SB_MEM_MISO_t
R               FM_SB88_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB89: FM_SB89_MON_t
R         FM_SB89_MON_t:
E            SB_MEM: FM_SB89_SB_MEM_MISO_t
R               FM_SB89_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB90: FM_SB90_MON_t
R         FM_SB90_MON_t:
E            SB_MEM: FM_SB90_SB_MEM_MISO_t
R               FM_SB90_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB91: FM_SB91_MON_t
R         FM_SB91_MON_t:
E            SB_MEM: FM_SB91_SB_MEM_MISO_t
R               FM_SB91_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB92: FM_SB92_MON_t
R         FM_SB92_MON_t:
E            SB_MEM: FM_SB92_SB_MEM_MISO_t
R               FM_SB92_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB93: FM_SB93_MON_t
R         FM_SB93_MON_t:
E            SB_MEM: FM_SB93_SB_MEM_MISO_t
R               FM_SB93_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB94: FM_SB94_MON_t
R         FM_SB94_MON_t:
E            SB_MEM: FM_SB94_SB_MEM_MISO_t
R               FM_SB94_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB95: FM_SB95_MON_t
R         FM_SB95_MON_t:
E            SB_MEM: FM_SB95_SB_MEM_MISO_t
R               FM_SB95_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB96: FM_SB96_MON_t
R         FM_SB96_MON_t:
E            SB_MEM: FM_SB96_SB_MEM_MISO_t
R               FM_SB96_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB97: FM_SB97_MON_t
R         FM_SB97_MON_t:
E            SB_MEM: FM_SB97_SB_MEM_MISO_t
R               FM_SB97_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB98: FM_SB98_MON_t
R         FM_SB98_MON_t:
E            SB_MEM: FM_SB98_SB_MEM_MISO_t
R               FM_SB98_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB99: FM_SB99_MON_t
R         FM_SB99_MON_t:
E            SB_MEM: FM_SB99_SB_MEM_MISO_t
R               FM_SB99_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB100: FM_SB100_MON_t
R         FM_SB100_MON_t:
E            SB_MEM: FM_SB100_SB_MEM_MISO_t
R               FM_SB100_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB101: FM_SB101_MON_t
R         FM_SB101_MON_t:
E            SB_MEM: FM_SB101_SB_MEM_MISO_t
R               FM_SB101_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB102: FM_SB102_MON_t
R         FM_SB102_MON_t:
E            SB_MEM: FM_SB102_SB_MEM_MISO_t
R               FM_SB102_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB103: FM_SB103_MON_t
R         FM_SB103_MON_t:
E            SB_MEM: FM_SB103_SB_MEM_MISO_t
R               FM_SB103_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB104: FM_SB104_MON_t
R         FM_SB104_MON_t:
E            SB_MEM: FM_SB104_SB_MEM_MISO_t
R               FM_SB104_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB105: FM_SB105_MON_t
R         FM_SB105_MON_t:
E            SB_MEM: FM_SB105_SB_MEM_MISO_t
R               FM_SB105_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB106: FM_SB106_MON_t
R         FM_SB106_MON_t:
E            SB_MEM: FM_SB106_SB_MEM_MISO_t
R               FM_SB106_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic
E      SB107: FM_SB107_MON_t
R         FM_SB107_MON_t:
E            SB_MEM: FM_SB107_SB_MEM_MISO_t
R               FM_SB107_SB_MEM_MISO_t:
E                  rd_data: logic['32 -1', 0]
E                  rd_data_valid: logic

R   FM_CTRL_t:
E      SB0: FM_SB0_CTRL_t
R         FM_SB0_CTRL_t:
E            SB_MEM: FM_SB0_SB_MEM_MOSI_t
R               FM_SB0_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB1: FM_SB1_CTRL_t
R         FM_SB1_CTRL_t:
E            SB_MEM: FM_SB1_SB_MEM_MOSI_t
R               FM_SB1_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB2: FM_SB2_CTRL_t
R         FM_SB2_CTRL_t:
E            SB_MEM: FM_SB2_SB_MEM_MOSI_t
R               FM_SB2_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB3: FM_SB3_CTRL_t
R         FM_SB3_CTRL_t:
E            SB_MEM: FM_SB3_SB_MEM_MOSI_t
R               FM_SB3_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB4: FM_SB4_CTRL_t
R         FM_SB4_CTRL_t:
E            SB_MEM: FM_SB4_SB_MEM_MOSI_t
R               FM_SB4_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB5: FM_SB5_CTRL_t
R         FM_SB5_CTRL_t:
E            SB_MEM: FM_SB5_SB_MEM_MOSI_t
R               FM_SB5_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB6: FM_SB6_CTRL_t
R         FM_SB6_CTRL_t:
E            SB_MEM: FM_SB6_SB_MEM_MOSI_t
R               FM_SB6_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB7: FM_SB7_CTRL_t
R         FM_SB7_CTRL_t:
E            SB_MEM: FM_SB7_SB_MEM_MOSI_t
R               FM_SB7_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB8: FM_SB8_CTRL_t
R         FM_SB8_CTRL_t:
E            SB_MEM: FM_SB8_SB_MEM_MOSI_t
R               FM_SB8_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB9: FM_SB9_CTRL_t
R         FM_SB9_CTRL_t:
E            SB_MEM: FM_SB9_SB_MEM_MOSI_t
R               FM_SB9_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB10: FM_SB10_CTRL_t
R         FM_SB10_CTRL_t:
E            SB_MEM: FM_SB10_SB_MEM_MOSI_t
R               FM_SB10_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB11: FM_SB11_CTRL_t
R         FM_SB11_CTRL_t:
E            SB_MEM: FM_SB11_SB_MEM_MOSI_t
R               FM_SB11_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB12: FM_SB12_CTRL_t
R         FM_SB12_CTRL_t:
E            SB_MEM: FM_SB12_SB_MEM_MOSI_t
R               FM_SB12_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB13: FM_SB13_CTRL_t
R         FM_SB13_CTRL_t:
E            SB_MEM: FM_SB13_SB_MEM_MOSI_t
R               FM_SB13_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB14: FM_SB14_CTRL_t
R         FM_SB14_CTRL_t:
E            SB_MEM: FM_SB14_SB_MEM_MOSI_t
R               FM_SB14_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB15: FM_SB15_CTRL_t
R         FM_SB15_CTRL_t:
E            SB_MEM: FM_SB15_SB_MEM_MOSI_t
R               FM_SB15_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB16: FM_SB16_CTRL_t
R         FM_SB16_CTRL_t:
E            SB_MEM: FM_SB16_SB_MEM_MOSI_t
R               FM_SB16_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB17: FM_SB17_CTRL_t
R         FM_SB17_CTRL_t:
E            SB_MEM: FM_SB17_SB_MEM_MOSI_t
R               FM_SB17_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB18: FM_SB18_CTRL_t
R         FM_SB18_CTRL_t:
E            SB_MEM: FM_SB18_SB_MEM_MOSI_t
R               FM_SB18_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB19: FM_SB19_CTRL_t
R         FM_SB19_CTRL_t:
E            SB_MEM: FM_SB19_SB_MEM_MOSI_t
R               FM_SB19_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB20: FM_SB20_CTRL_t
R         FM_SB20_CTRL_t:
E            SB_MEM: FM_SB20_SB_MEM_MOSI_t
R               FM_SB20_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB21: FM_SB21_CTRL_t
R         FM_SB21_CTRL_t:
E            SB_MEM: FM_SB21_SB_MEM_MOSI_t
R               FM_SB21_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB22: FM_SB22_CTRL_t
R         FM_SB22_CTRL_t:
E            SB_MEM: FM_SB22_SB_MEM_MOSI_t
R               FM_SB22_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB23: FM_SB23_CTRL_t
R         FM_SB23_CTRL_t:
E            SB_MEM: FM_SB23_SB_MEM_MOSI_t
R               FM_SB23_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB24: FM_SB24_CTRL_t
R         FM_SB24_CTRL_t:
E            SB_MEM: FM_SB24_SB_MEM_MOSI_t
R               FM_SB24_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB25: FM_SB25_CTRL_t
R         FM_SB25_CTRL_t:
E            SB_MEM: FM_SB25_SB_MEM_MOSI_t
R               FM_SB25_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB26: FM_SB26_CTRL_t
R         FM_SB26_CTRL_t:
E            SB_MEM: FM_SB26_SB_MEM_MOSI_t
R               FM_SB26_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB27: FM_SB27_CTRL_t
R         FM_SB27_CTRL_t:
E            SB_MEM: FM_SB27_SB_MEM_MOSI_t
R               FM_SB27_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB28: FM_SB28_CTRL_t
R         FM_SB28_CTRL_t:
E            SB_MEM: FM_SB28_SB_MEM_MOSI_t
R               FM_SB28_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB29: FM_SB29_CTRL_t
R         FM_SB29_CTRL_t:
E            SB_MEM: FM_SB29_SB_MEM_MOSI_t
R               FM_SB29_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB30: FM_SB30_CTRL_t
R         FM_SB30_CTRL_t:
E            SB_MEM: FM_SB30_SB_MEM_MOSI_t
R               FM_SB30_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB31: FM_SB31_CTRL_t
R         FM_SB31_CTRL_t:
E            SB_MEM: FM_SB31_SB_MEM_MOSI_t
R               FM_SB31_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB32: FM_SB32_CTRL_t
R         FM_SB32_CTRL_t:
E            SB_MEM: FM_SB32_SB_MEM_MOSI_t
R               FM_SB32_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB33: FM_SB33_CTRL_t
R         FM_SB33_CTRL_t:
E            SB_MEM: FM_SB33_SB_MEM_MOSI_t
R               FM_SB33_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB34: FM_SB34_CTRL_t
R         FM_SB34_CTRL_t:
E            SB_MEM: FM_SB34_SB_MEM_MOSI_t
R               FM_SB34_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB35: FM_SB35_CTRL_t
R         FM_SB35_CTRL_t:
E            SB_MEM: FM_SB35_SB_MEM_MOSI_t
R               FM_SB35_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB36: FM_SB36_CTRL_t
R         FM_SB36_CTRL_t:
E            SB_MEM: FM_SB36_SB_MEM_MOSI_t
R               FM_SB36_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB37: FM_SB37_CTRL_t
R         FM_SB37_CTRL_t:
E            SB_MEM: FM_SB37_SB_MEM_MOSI_t
R               FM_SB37_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB38: FM_SB38_CTRL_t
R         FM_SB38_CTRL_t:
E            SB_MEM: FM_SB38_SB_MEM_MOSI_t
R               FM_SB38_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB39: FM_SB39_CTRL_t
R         FM_SB39_CTRL_t:
E            SB_MEM: FM_SB39_SB_MEM_MOSI_t
R               FM_SB39_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB40: FM_SB40_CTRL_t
R         FM_SB40_CTRL_t:
E            SB_MEM: FM_SB40_SB_MEM_MOSI_t
R               FM_SB40_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB41: FM_SB41_CTRL_t
R         FM_SB41_CTRL_t:
E            SB_MEM: FM_SB41_SB_MEM_MOSI_t
R               FM_SB41_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB42: FM_SB42_CTRL_t
R         FM_SB42_CTRL_t:
E            SB_MEM: FM_SB42_SB_MEM_MOSI_t
R               FM_SB42_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB43: FM_SB43_CTRL_t
R         FM_SB43_CTRL_t:
E            SB_MEM: FM_SB43_SB_MEM_MOSI_t
R               FM_SB43_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB44: FM_SB44_CTRL_t
R         FM_SB44_CTRL_t:
E            SB_MEM: FM_SB44_SB_MEM_MOSI_t
R               FM_SB44_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB45: FM_SB45_CTRL_t
R         FM_SB45_CTRL_t:
E            SB_MEM: FM_SB45_SB_MEM_MOSI_t
R               FM_SB45_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB46: FM_SB46_CTRL_t
R         FM_SB46_CTRL_t:
E            SB_MEM: FM_SB46_SB_MEM_MOSI_t
R               FM_SB46_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB47: FM_SB47_CTRL_t
R         FM_SB47_CTRL_t:
E            SB_MEM: FM_SB47_SB_MEM_MOSI_t
R               FM_SB47_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB48: FM_SB48_CTRL_t
R         FM_SB48_CTRL_t:
E            SB_MEM: FM_SB48_SB_MEM_MOSI_t
R               FM_SB48_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB49: FM_SB49_CTRL_t
R         FM_SB49_CTRL_t:
E            SB_MEM: FM_SB49_SB_MEM_MOSI_t
R               FM_SB49_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB50: FM_SB50_CTRL_t
R         FM_SB50_CTRL_t:
E            SB_MEM: FM_SB50_SB_MEM_MOSI_t
R               FM_SB50_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB51: FM_SB51_CTRL_t
R         FM_SB51_CTRL_t:
E            SB_MEM: FM_SB51_SB_MEM_MOSI_t
R               FM_SB51_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB52: FM_SB52_CTRL_t
R         FM_SB52_CTRL_t:
E            SB_MEM: FM_SB52_SB_MEM_MOSI_t
R               FM_SB52_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB53: FM_SB53_CTRL_t
R         FM_SB53_CTRL_t:
E            SB_MEM: FM_SB53_SB_MEM_MOSI_t
R               FM_SB53_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB54: FM_SB54_CTRL_t
R         FM_SB54_CTRL_t:
E            SB_MEM: FM_SB54_SB_MEM_MOSI_t
R               FM_SB54_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB55: FM_SB55_CTRL_t
R         FM_SB55_CTRL_t:
E            SB_MEM: FM_SB55_SB_MEM_MOSI_t
R               FM_SB55_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB56: FM_SB56_CTRL_t
R         FM_SB56_CTRL_t:
E            SB_MEM: FM_SB56_SB_MEM_MOSI_t
R               FM_SB56_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB57: FM_SB57_CTRL_t
R         FM_SB57_CTRL_t:
E            SB_MEM: FM_SB57_SB_MEM_MOSI_t
R               FM_SB57_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB58: FM_SB58_CTRL_t
R         FM_SB58_CTRL_t:
E            SB_MEM: FM_SB58_SB_MEM_MOSI_t
R               FM_SB58_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB59: FM_SB59_CTRL_t
R         FM_SB59_CTRL_t:
E            SB_MEM: FM_SB59_SB_MEM_MOSI_t
R               FM_SB59_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB60: FM_SB60_CTRL_t
R         FM_SB60_CTRL_t:
E            SB_MEM: FM_SB60_SB_MEM_MOSI_t
R               FM_SB60_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB61: FM_SB61_CTRL_t
R         FM_SB61_CTRL_t:
E            SB_MEM: FM_SB61_SB_MEM_MOSI_t
R               FM_SB61_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB62: FM_SB62_CTRL_t
R         FM_SB62_CTRL_t:
E            SB_MEM: FM_SB62_SB_MEM_MOSI_t
R               FM_SB62_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB63: FM_SB63_CTRL_t
R         FM_SB63_CTRL_t:
E            SB_MEM: FM_SB63_SB_MEM_MOSI_t
R               FM_SB63_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB64: FM_SB64_CTRL_t
R         FM_SB64_CTRL_t:
E            SB_MEM: FM_SB64_SB_MEM_MOSI_t
R               FM_SB64_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB65: FM_SB65_CTRL_t
R         FM_SB65_CTRL_t:
E            SB_MEM: FM_SB65_SB_MEM_MOSI_t
R               FM_SB65_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB66: FM_SB66_CTRL_t
R         FM_SB66_CTRL_t:
E            SB_MEM: FM_SB66_SB_MEM_MOSI_t
R               FM_SB66_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB67: FM_SB67_CTRL_t
R         FM_SB67_CTRL_t:
E            SB_MEM: FM_SB67_SB_MEM_MOSI_t
R               FM_SB67_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB68: FM_SB68_CTRL_t
R         FM_SB68_CTRL_t:
E            SB_MEM: FM_SB68_SB_MEM_MOSI_t
R               FM_SB68_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB69: FM_SB69_CTRL_t
R         FM_SB69_CTRL_t:
E            SB_MEM: FM_SB69_SB_MEM_MOSI_t
R               FM_SB69_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB70: FM_SB70_CTRL_t
R         FM_SB70_CTRL_t:
E            SB_MEM: FM_SB70_SB_MEM_MOSI_t
R               FM_SB70_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB71: FM_SB71_CTRL_t
R         FM_SB71_CTRL_t:
E            SB_MEM: FM_SB71_SB_MEM_MOSI_t
R               FM_SB71_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB72: FM_SB72_CTRL_t
R         FM_SB72_CTRL_t:
E            SB_MEM: FM_SB72_SB_MEM_MOSI_t
R               FM_SB72_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB73: FM_SB73_CTRL_t
R         FM_SB73_CTRL_t:
E            SB_MEM: FM_SB73_SB_MEM_MOSI_t
R               FM_SB73_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB74: FM_SB74_CTRL_t
R         FM_SB74_CTRL_t:
E            SB_MEM: FM_SB74_SB_MEM_MOSI_t
R               FM_SB74_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB75: FM_SB75_CTRL_t
R         FM_SB75_CTRL_t:
E            SB_MEM: FM_SB75_SB_MEM_MOSI_t
R               FM_SB75_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB76: FM_SB76_CTRL_t
R         FM_SB76_CTRL_t:
E            SB_MEM: FM_SB76_SB_MEM_MOSI_t
R               FM_SB76_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB77: FM_SB77_CTRL_t
R         FM_SB77_CTRL_t:
E            SB_MEM: FM_SB77_SB_MEM_MOSI_t
R               FM_SB77_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB78: FM_SB78_CTRL_t
R         FM_SB78_CTRL_t:
E            SB_MEM: FM_SB78_SB_MEM_MOSI_t
R               FM_SB78_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB79: FM_SB79_CTRL_t
R         FM_SB79_CTRL_t:
E            SB_MEM: FM_SB79_SB_MEM_MOSI_t
R               FM_SB79_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB80: FM_SB80_CTRL_t
R         FM_SB80_CTRL_t:
E            SB_MEM: FM_SB80_SB_MEM_MOSI_t
R               FM_SB80_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB81: FM_SB81_CTRL_t
R         FM_SB81_CTRL_t:
E            SB_MEM: FM_SB81_SB_MEM_MOSI_t
R               FM_SB81_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB82: FM_SB82_CTRL_t
R         FM_SB82_CTRL_t:
E            SB_MEM: FM_SB82_SB_MEM_MOSI_t
R               FM_SB82_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB83: FM_SB83_CTRL_t
R         FM_SB83_CTRL_t:
E            SB_MEM: FM_SB83_SB_MEM_MOSI_t
R               FM_SB83_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB84: FM_SB84_CTRL_t
R         FM_SB84_CTRL_t:
E            SB_MEM: FM_SB84_SB_MEM_MOSI_t
R               FM_SB84_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB85: FM_SB85_CTRL_t
R         FM_SB85_CTRL_t:
E            SB_MEM: FM_SB85_SB_MEM_MOSI_t
R               FM_SB85_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB86: FM_SB86_CTRL_t
R         FM_SB86_CTRL_t:
E            SB_MEM: FM_SB86_SB_MEM_MOSI_t
R               FM_SB86_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB87: FM_SB87_CTRL_t
R         FM_SB87_CTRL_t:
E            SB_MEM: FM_SB87_SB_MEM_MOSI_t
R               FM_SB87_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB88: FM_SB88_CTRL_t
R         FM_SB88_CTRL_t:
E            SB_MEM: FM_SB88_SB_MEM_MOSI_t
R               FM_SB88_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB89: FM_SB89_CTRL_t
R         FM_SB89_CTRL_t:
E            SB_MEM: FM_SB89_SB_MEM_MOSI_t
R               FM_SB89_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB90: FM_SB90_CTRL_t
R         FM_SB90_CTRL_t:
E            SB_MEM: FM_SB90_SB_MEM_MOSI_t
R               FM_SB90_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB91: FM_SB91_CTRL_t
R         FM_SB91_CTRL_t:
E            SB_MEM: FM_SB91_SB_MEM_MOSI_t
R               FM_SB91_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB92: FM_SB92_CTRL_t
R         FM_SB92_CTRL_t:
E            SB_MEM: FM_SB92_SB_MEM_MOSI_t
R               FM_SB92_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB93: FM_SB93_CTRL_t
R         FM_SB93_CTRL_t:
E            SB_MEM: FM_SB93_SB_MEM_MOSI_t
R               FM_SB93_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB94: FM_SB94_CTRL_t
R         FM_SB94_CTRL_t:
E            SB_MEM: FM_SB94_SB_MEM_MOSI_t
R               FM_SB94_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB95: FM_SB95_CTRL_t
R         FM_SB95_CTRL_t:
E            SB_MEM: FM_SB95_SB_MEM_MOSI_t
R               FM_SB95_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB96: FM_SB96_CTRL_t
R         FM_SB96_CTRL_t:
E            SB_MEM: FM_SB96_SB_MEM_MOSI_t
R               FM_SB96_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB97: FM_SB97_CTRL_t
R         FM_SB97_CTRL_t:
E            SB_MEM: FM_SB97_SB_MEM_MOSI_t
R               FM_SB97_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB98: FM_SB98_CTRL_t
R         FM_SB98_CTRL_t:
E            SB_MEM: FM_SB98_SB_MEM_MOSI_t
R               FM_SB98_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB99: FM_SB99_CTRL_t
R         FM_SB99_CTRL_t:
E            SB_MEM: FM_SB99_SB_MEM_MOSI_t
R               FM_SB99_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB100: FM_SB100_CTRL_t
R         FM_SB100_CTRL_t:
E            SB_MEM: FM_SB100_SB_MEM_MOSI_t
R               FM_SB100_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB101: FM_SB101_CTRL_t
R         FM_SB101_CTRL_t:
E            SB_MEM: FM_SB101_SB_MEM_MOSI_t
R               FM_SB101_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB102: FM_SB102_CTRL_t
R         FM_SB102_CTRL_t:
E            SB_MEM: FM_SB102_SB_MEM_MOSI_t
R               FM_SB102_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB103: FM_SB103_CTRL_t
R         FM_SB103_CTRL_t:
E            SB_MEM: FM_SB103_SB_MEM_MOSI_t
R               FM_SB103_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB104: FM_SB104_CTRL_t
R         FM_SB104_CTRL_t:
E            SB_MEM: FM_SB104_SB_MEM_MOSI_t
R               FM_SB104_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB105: FM_SB105_CTRL_t
R         FM_SB105_CTRL_t:
E            SB_MEM: FM_SB105_SB_MEM_MOSI_t
R               FM_SB105_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB106: FM_SB106_CTRL_t
R         FM_SB106_CTRL_t:
E            SB_MEM: FM_SB106_SB_MEM_MOSI_t
R               FM_SB106_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SB107: FM_SB107_CTRL_t
R         FM_SB107_CTRL_t:
E            SB_MEM: FM_SB107_SB_MEM_MOSI_t
R               FM_SB107_SB_MEM_MOSI_t:
E                  clk: logic
E                  enable: logic
E                  wr_enable: logic
E                  address: logic['9 -1', 0]
E                  wr_data: logic['32 -1', 0]
E      SPY_CTRL: FM_SPY_CTRL_CTRL_t
R         FM_SPY_CTRL_CTRL_t:
E            GLOBAL_FREEZE: logic
E            GLOBAL_PLAYBACK_MODE: logic['2 - 1', 0]
E            INITIALIZE_SPY_MEMORY: logic
E      FREEZE_MASK_0: logic['32 - 1', 0]
E      FREEZE_MASK_1: logic['32 - 1', 0]
E      FREEZE_MASK_2: logic['32 - 1', 0]
E      FREEZE_MASK_3: logic['32 - 1', 0]
E      PLAYBACK_MASK_0: logic['32 - 1', 0]
E      PLAYBACK_MASK_1: logic['32 - 1', 0]
E      PLAYBACK_MASK_2: logic['32 - 1', 0]
E      PLAYBACK_MASK_3: logic['32 - 1', 0]
E      SB_RESET_0: logic['32 - 1', 0]
E      SB_RESET_1: logic['32 - 1', 0]
E      SB_RESET_2: logic['32 - 1', 0]
E      SB_RESET_3: logic['32 - 1', 0]
