// Seed: 4263175306
module module_0 (
    input tri1 id_0
    , id_11,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    output tri0 id_5,
    output tri id_6,
    output tri id_7,
    input supply0 id_8,
    output tri1 id_9
);
  logic id_12;
  ;
  wire [1 : -1 'b0] id_13;
  assign module_1.id_2 = 0;
  localparam id_14 = (1);
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    output tri0  id_2,
    output uwire id_3,
    output wor   id_4
);
  genvar id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1
  );
endmodule
