-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal data_i : unsigned ( 5 downto 0 );
  signal hack : unsigned ( 3 downto 0 );
  component a
    port (
          clk : in std_logic;
          data : in unsigned;
          boe : out unsigned
         );
  end component;

  component b
    port (
          clk : in std_logic;
          data : out unsigned ( 5 downto 0 );
          hack : in unsigned ( 3 downto 0 )
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk,
      boe => hack,
      data => data_i);
  b_0 : b
    port map (
      clk => clk,
      hack => hack,
      data => data_i);
  data <= data_i;

end rtl;
