<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Edidi Sai Anant - ECE Engineer & VLSI Designer">
    <title>Edidi Sai Anant | ECE Engineer</title>
    <link rel="stylesheet" href="css/main.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=JetBrains+Mono:wght@300;400;500;600&family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
</head>
<body>
    <!-- Main Container -->
    <main class="main-container">
        <!-- Hero Section -->
        <section id="home" class="section hero-section">
            <div class="hero-content">
                <div class="hero-text">
                    <h1 class="hero-title">
                        <span class="title-main">Edidi Sai Anant</span>
                        <span class="title-sub">ECE Engineer & VLSI Designer</span>
                    </h1>
                    <p class="hero-description">
                        Electrical Engineering Master's candidate with a robust foundation in semiconductor processes and IC design. Driven by innovation and equipped with analytical skills, committed to contributing to collaborative teams in the semiconductor industry.
                    </p>
                    <div class="hero-actions">
                        <a href="#contact" class="btn btn-primary">
                            <span>Get In Touch</span>
                            <i class="fas fa-arrow-right"></i>
                        </a>
                        <a href="assets/Edidi_Sai_Anant_Resume.pdf" class="btn btn-secondary" target="_blank">
                            <i class="fas fa-download"></i>
                            <span>Resume</span>
                        </a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="circuit-board">
                        <div class="cpu-chip">
                            <div class="chip-core"></div>
                        </div>
                        <div class="circuit-traces">
                            <div class="trace trace-1"></div>
                            <div class="trace trace-2"></div>
                            <div class="trace trace-3"></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section id="about" class="section about-section">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p><strong>Graduate Assistant</strong> at National University of Singapore, overseeing lab sessions for EE2028 Microcontroller Programming and CG3207 Computer Architecture. Providing guidance on lab work and collaborating with faculty to enhance materials.</p>
                        <p>My expertise spans <strong>VLSI design</strong>, <strong>embedded systems</strong>, and <strong>neural network acceleration</strong>. I'm passionate about semiconductor innovation and committed to collaborative teamwork in dynamic environments.</p>
                        <div class="stats-grid">
                            <div class="stat-card">
                                <div class="stat-number" data-target="8">0</div>
                                <div class="stat-label">Major Projects</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="2">0</div>
                                <div class="stat-label">Publications</div>
                            </div>
                            <div class="stat-card">
                                <div class="stat-number" data-target="1">0</div>
                                <div class="stat-label">Patents</div>
                            </div>
                        </div>
                    </div>
                    <div class="skills-grid">
                        <!-- Skills Cards -->
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-microchip"></i>
                                    <h3>HDL & VLSI</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>HDL & VLSI</h3>
                                    <div class="skill-tags">
                                        <span>Verilog</span><span>SystemVerilog</span><span>HLS</span><span>VLSI Design</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-tools"></i>
                                    <h3>EDA Tools</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>EDA Tools</h3>
                                    <div class="skill-tags">
                                        <span>Cadence Virtuoso</span><span>Xilinx Vivado</span><span>QuestaSim</span><span>Xilinx Vitis</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-code"></i>
                                    <h3>Programming</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Programming</h3>
                                    <div class="skill-tags">
                                        <span>C++</span><span>Python</span><span>LaTeX</span><span>Assembly</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                        <div class="flip-card">
                            <div class="flip-card-inner">
                                <div class="flip-card-front">
                                    <i class="fas fa-memory"></i>
                                    <h3>Embedded Systems</h3>
                                </div>
                                <div class="flip-card-back">
                                    <h3>Embedded Systems</h3>
                                    <div class="skill-tags">
                                        <span>Arduino</span><span>Raspberry Pi</span><span>NodeMCU</span><span>ARM Architecture</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience & Education Section -->
        <section id="experience" class="section experience-section">
            <div class="section-container">
                <h2 class="section-title">Experience & Education</h2>
                <div class="timeline">
                    <!-- Timeline Items -->
                    <div class="timeline-item">
                        <div class="timeline-year">2023-2025</div>
                        <div class="timeline-content">
                            <h3>Master of Science, Electrical Engineering</h3>
                            <h4>National University of Singapore</h4>
                            <p><strong>Graduate Assistant:</strong> Oversaw lab sessions for EE2028 and CG3207, provided guidance, and collaborated with faculty to overhaul lab materials.</p>
                            <div class="tech-chips"><span>VLSI Digital Circuit Design</span><span>Memory Technologies</span><span>Embedded Hardware System Design</span></div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">2019-2023</div>
                        <div class="timeline-content">
                            <h3>Bachelor of Technology, ECE</h3>
                            <h4>SRM Institute of Science and Technology</h4>
                            <div class="tech-chips"><span>Digital Electronics</span><span>Semiconductor Devices</span><span>VLSI Design</span><span>ARM Embedded Systems</span></div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">Dec 2022 - Jan 2023</div>
                        <div class="timeline-content">
                            <h3>Project Intern</h3>
                            <h4>Maven Silicon</h4>
                            <p>Designed an AHB to APB bridge for seamless bus protocol communication. Advanced proficiency in Verilog and RTL design.</p>
                            <div class="tech-chips"><span>Verilog HDL</span><span>RTL Design</span><span>AHB/APB Protocols</span></div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-year">Jun 2022 - Jul 2022</div>
                        <div class="timeline-content">
                            <h3>Intern</h3>
                            <h4>Sandeepani School of Embedded System Design</h4>
                            <p>Developed and verified a UART protocol using Verilog HDL. Executed in-depth functional verification using SystemVerilog and QuestaSim.</p>
                            <div class="tech-chips"><span>SystemVerilog</span><span>QuestaSim</span><span>UVM</span></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section id="projects" class="section projects-section">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <!-- Project Cards -->
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-network-wired"></i></div>
                        <h3>VLSI Interconnect Modelling</h3>
                        <p>Optimised processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm, focusing on energy-delay tradeoffs.</p>
                        <div class="tech-chips"><span>Cadence Virtuoso</span><span>45nm</span><span>Elmore RC Models</span></div>
                    </div>
                     <div class="project-card">
                        <div class="project-icon"><i class="fas fa-microchip"></i></div>
                        <h3>Standard Cell IP Development</h3>
                        <p>Created a ring oscillator Standard Cell IP in Cadence Virtuoso, targeting 40nm technology with a focus on minimising area and optimising for PVT variations.</p>
                        <div class="tech-chips"><span>40nm</span><span>DRC/LVS</span><span>PVT Optimization</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-rocket"></i></div>
                        <h3>FPGA Hardware Accelerator</h3>
                        <p>Developed a hardware accelerator on a Xilinx Zynq-7000 FPGA to improve MLP neural network inference using HLS and Verilog with pipelining.</p>
                        <div class="tech-chips"><span>Xilinx Zynq-7000</span><span>HLS & Verilog</span><span>Pipelining</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-memory"></i></div>
                        <h3>In-Memory Compute Circuit</h3>
                        <p>Designed an in-memory compute circuit using NeuroSim to accelerate neural network computations, focusing on quantization and optimisation.</p>
                        <div class="tech-chips"><span>NeuroSim</span><span>Quantization</span><span>PyTorch</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-wave-square"></i></div>
                        <h3>Elmore Delay Modelling</h3>
                        <p>Developed a Python-based simulator to model and analyze Elmore delay in complex RC interconnects for timing analysis in VLSI design.</p>
                        <div class="tech-chips"><span>Python</span><span>RC Circuits</span><span>Timing Analysis</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-robot"></i></div>
                        <h3>Autonomous Navigation Robot</h3>
                        <p>Engineered an autonomous robot using Raspberry Pi and ROS, implementing advanced pathfinding algorithms for real-time obstacle avoidance.</p>
                        <div class="tech-chips"><span>ROS</span><span>Raspberry Pi</span><span>Pathfinding</span></div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Research Section -->
        <section id="research" class="section research-section">
            <div class="section-container">
                 <h2 class="section-title">Research & Certifications</h2>
                 <div class="research-content">
                    <!-- Publications -->
                    <div class="research-column">
                        <h3>Publications</h3>
                        <div class="pub-item">
                            <h4>Improving Data Integrity with Reversible Logic-based EDC on AHB-APB Bridge</h4>
                            <p>IEEE Conference - May 2023</p>
                        </div>
                        <div class="pub-item">
                            <h4>A Survey on Affordable IoT Enabled Healthcare Systems</h4>
                            <p>Grenze International Journal - June 2022</p>
                        </div>
                        <h3>Patents</h3>
                        <div class="pub-item">
                            <h4>A System for Controlling an Autonomous Vehicle and a Method Thereof</h4>
                            <p>Indian Patent Application - Filed March 28, 2025</p>
                        </div>
                    </div>
                    <!-- Certifications -->
                    <div class="research-column">
                        <h3>Certifications</h3>
                        <div class="certifications-grid">
                            <div class="cert-card"><span>Google</span>Foundations of Project Management</div>
                            <div class="cert-card"><span>Coursera</span>Python for Data Science & AI</div>
                            <div class="cert-card"><span>edX</span>Building a RISC-V CPU Core</div>
                            <div class="cert-card"><span>Internshala</span>PCB Design</div>
                            <div class="cert-card"><span>edX</span>IoT Systems and Applications</div>
                            <div class="cert-card"><span>Coursera</span>IoT & Embedded Systems Intro</div>
                        </div>
                    </div>
                 </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section id="contact" class="section contact-section">
            <div class="section-container">
                <h2 class="section-title">Get In Touch</h2>
                <div class="contact-content">
                    <p>I'm actively seeking opportunities in the semiconductor industry. Let's discuss how we can collaborate on innovative projects in VLSI design, embedded systems, and hardware acceleration.</p>
                    <div class="contact-links">
                        <a href="mailto:esanant@u.nus.edu" class="contact-link"><i class="fas fa-envelope"></i><span>esanant@u.nus.edu</span></a>
                        <a href="https://www.linkedin.com/in/sai-anant/" class="contact-link" target="_blank"><i class="fab fa-linkedin"></i><span>LinkedIn</span></a>
                        <a href="https://github.com/ESAnant" class="contact-link" target="_blank"><i class="fab fa-github"></i><span>GitHub</span></a>
                        <a href="tel:+6590555367" class="contact-link"><i class="fas fa-phone"></i><span>+65 9055 5367</span></a>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <script src="js/main.js"></script>
</body>
</html>
