{"Shekhar Y. Borkar": [0, ["Microarchitecture and Design Challenges for Gigascale Integration", ["Shekhar Y. Borkar"], "https://doi.org/10.1109/MICRO.2004.24", "micro", 2004]], "Peter G. Sassone": [0, ["Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication", ["Peter G. Sassone", "D. Scott Wills"], "https://doi.org/10.1109/MICRO.2004.16", "micro", 2004]], "D. Scott Wills": [0, ["Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication", ["Peter G. Sassone", "D. Scott Wills"], "https://doi.org/10.1109/MICRO.2004.16", "micro", 2004]], "Anne Bracy": [0, ["Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth", ["Anne Bracy", "Prashant Prahlad", "Amir Roth"], "https://doi.org/10.1109/MICRO.2004.15", "micro", 2004]], "Prashant Prahlad": [0, ["Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth", ["Anne Bracy", "Prashant Prahlad", "Amir Roth"], "https://doi.org/10.1109/MICRO.2004.15", "micro", 2004]], "Amir Roth": [0, ["Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth", ["Anne Bracy", "Prashant Prahlad", "Amir Roth"], "https://doi.org/10.1109/MICRO.2004.15", "micro", 2004]], "Nathan Clark": [0, ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", "micro", 2004]], "Manjunath Kudlur": [0, ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", "micro", 2004]], "Hyunchul Park": [0.999739021062851, ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", "micro", 2004]], "Scott A. Mahlke": [0, ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", "micro", 2004]], "Krisztian Flautner": [0, ["Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", ["Nathan Clark", "Manjunath Kudlur", "Hyunchul Park", "Scott A. Mahlke", "Krisztian Flautner"], "https://doi.org/10.1109/MICRO.2004.5", "micro", 2004]], "Daniel Gracia Perez": [0, ["MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms", ["Daniel Gracia Perez", "Gilles Mouchard", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2004.25", "micro", 2004]], "Gilles Mouchard": [0, ["MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms", ["Daniel Gracia Perez", "Gilles Mouchard", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2004.25", "micro", 2004]], "Olivier Temam": [0, ["MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms", ["Daniel Gracia Perez", "Gilles Mouchard", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2004.25", "micro", 2004]], "Martin Burtscher": [0, ["Automatic Synthesis of High-Speed Processor Simulators", ["Martin Burtscher", "Ilya Ganusov"], "https://doi.org/10.1109/MICRO.2004.7", "micro", 2004]], "Ilya Ganusov": [0, ["Automatic Synthesis of High-Speed Processor Simulators", ["Martin Burtscher", "Ilya Ganusov"], "https://doi.org/10.1109/MICRO.2004.7", "micro", 2004]], "Li Shang": [0, ["Thermal Modeling, Characterization and Management of On-Chip Networks", ["Li Shang", "Li-Shiuan Peh", "Amit Kumar", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2004.35", "micro", 2004]], "Li-Shiuan Peh": [0, ["Thermal Modeling, Characterization and Management of On-Chip Networks", ["Li Shang", "Li-Shiuan Peh", "Amit Kumar", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2004.35", "micro", 2004]], "Amit Kumar": [0, ["Thermal Modeling, Characterization and Management of On-Chip Networks", ["Li Shang", "Li-Shiuan Peh", "Amit Kumar", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2004.35", "micro", 2004]], "Niraj K. Jha": [0, ["Thermal Modeling, Characterization and Management of On-Chip Networks", ["Li Shang", "Li-Shiuan Peh", "Amit Kumar", "Niraj K. Jha"], "https://doi.org/10.1109/MICRO.2004.35", "micro", 2004]], "Harish Patil": [0, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Robert S. Cohn": [0, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Mark Charney": [0, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Rajiv Kapoor": [0, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Andrew Sun": [8.938485951404118e-09, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Anand Karunanidhi": [0, ["Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation", ["Harish Patil", "Robert S. Cohn", "Mark Charney", "Rajiv Kapoor", "Andrew Sun", "Anand Karunanidhi"], "https://doi.org/10.1109/MICRO.2004.28", "micro", 2004]], "Murali Annavaram": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Ryan N. Rakvic": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Marzia Polito": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Jean-Yves Bouguet": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Richard A. Hankins": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Bob Davies": [0, ["The Fuzzy Correlation between Code and Performance Predictability", ["Murali Annavaram", "Ryan N. Rakvic", "Marzia Polito", "Jean-Yves Bouguet", "Richard A. Hankins", "Bob Davies"], "https://doi.org/10.1109/MICRO.2004.34", "micro", 2004]], "Xiangyu Zhang": [0, ["Whole Execution Traces", ["Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2004.37", "micro", 2004]], "Rajiv Gupta": [0, ["Whole Execution Traces", ["Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.2004.37", "micro", 2004]], "David N. Armstrong": [0, ["Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery", ["David N. Armstrong", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2004.38", "micro", 2004]], "Hyesoon Kim": [0.997093603014946, ["Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery", ["David N. Armstrong", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2004.38", "micro", 2004]], "Onur Mutlu": [0, ["Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery", ["David N. Armstrong", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2004.38", "micro", 2004]], "Yale N. Patt": [0, ["Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery", ["David N. Armstrong", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2004.38", "micro", 2004]], "Jamison D. Collins": [0, ["Control Flow Optimization Via Dynamic Reconvergence Prediction", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang"], "https://doi.org/10.1109/MICRO.2004.13", "micro", 2004]], "Dean M. Tullsen": [0, ["Control Flow Optimization Via Dynamic Reconvergence Prediction", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang"], "https://doi.org/10.1109/MICRO.2004.13", "micro", 2004], ["Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", ["Eric Tune", "Rakesh Kumar", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/MICRO.2004.8", "micro", 2004], ["Conjoined-Core Chip Multiprocessing", ["Rakesh Kumar", "Norman P. Jouppi", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2004.12", "micro", 2004]], "Hong Wang": [0.004149170592427254, ["Control Flow Optimization Via Dynamic Reconvergence Prediction", ["Jamison D. Collins", "Dean M. Tullsen", "Hong Wang"], "https://doi.org/10.1109/MICRO.2004.13", "micro", 2004]], "Gurindar S. Sohi": [0, ["Single-Chip Multiprocessors: The Next Wave of Computer Architecture Innovation", ["Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.2004.32", "micro", 2004]], "Arindam Mallik": [0, ["A Case for Clumsy Packet Processors", ["Arindam Mallik", "Gokhan Memik"], "https://doi.org/10.1109/MICRO.2004.1", "micro", 2004]], "Gokhan Memik": [0, ["A Case for Clumsy Packet Processors", ["Arindam Mallik", "Gokhan Memik"], "https://doi.org/10.1109/MICRO.2004.1", "micro", 2004]], "Steven G. Dropsho": [0, ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", "micro", 2004]], "Greg Semeraro": [0, ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", "micro", 2004]], "David H. Albonesi": [0, ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", "micro", 2004]], "Grigorios Magklis": [0, ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", "micro", 2004]], "Michael L. Scott": [0, ["Dynamically Trading Frequency for Complexity in a GALS Microprocessor", ["Steven G. Dropsho", "Greg Semeraro", "David H. Albonesi", "Grigorios Magklis", "Michael L. Scott"], "https://doi.org/10.1109/MICRO.2004.18", "micro", 2004]], "Francisco J. Cazorla": [0, ["Dynamically Controlled Resource Allocation in SMT Processors", ["Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero", "Enrique Fernandez"], "https://doi.org/10.1109/MICRO.2004.17", "micro", 2004]], "Alex Ramirez": [0, ["Dynamically Controlled Resource Allocation in SMT Processors", ["Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero", "Enrique Fernandez"], "https://doi.org/10.1109/MICRO.2004.17", "micro", 2004]], "Mateo Valero": [0, ["Dynamically Controlled Resource Allocation in SMT Processors", ["Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero", "Enrique Fernandez"], "https://doi.org/10.1109/MICRO.2004.17", "micro", 2004]], "Enrique Fernandez": [0, ["Dynamically Controlled Resource Allocation in SMT Processors", ["Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero", "Enrique Fernandez"], "https://doi.org/10.1109/MICRO.2004.17", "micro", 2004]], "Eric Tune": [0, ["Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", ["Eric Tune", "Rakesh Kumar", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/MICRO.2004.8", "micro", 2004]], "Rakesh Kumar": [0, ["Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", ["Eric Tune", "Rakesh Kumar", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/MICRO.2004.8", "micro", 2004], ["Conjoined-Core Chip Multiprocessing", ["Rakesh Kumar", "Norman P. Jouppi", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2004.12", "micro", 2004]], "Brad Calder": [0, ["Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", ["Eric Tune", "Rakesh Kumar", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/MICRO.2004.8", "micro", 2004], ["Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow", ["Nathan Tuck", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/MICRO.2004.20", "micro", 2004]], "Norman P. Jouppi": [0, ["Conjoined-Core Chip Multiprocessing", ["Rakesh Kumar", "Norman P. Jouppi", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.2004.12", "micro", 2004]], "Nathan Tuck": [0, ["Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow", ["Nathan Tuck", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/MICRO.2004.20", "micro", 2004]], "George Varghese": [0, ["Hardware and Binary Modification Support for Code Pointer Protection From Buffer Overflow", ["Nathan Tuck", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/MICRO.2004.20", "micro", 2004]], "Jedidiah R. Crandall": [0, ["Minos: Control Data Attack Prevention Orthogonal to Memory Model", ["Jedidiah R. Crandall", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2004.26", "micro", 2004]], "Frederic T. Chong": [2.5101569928974974e-15, ["Minos: Control Data Attack Prevention Orthogonal to Memory Model", ["Jedidiah R. Crandall", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2004.26", "micro", 2004]], "Milenko Drinic": [0, ["A Hardware-Software Platform for Intrusion Prevention", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1109/MICRO.2004.2", "micro", 2004]], "Darko Kirovski": [0, ["A Hardware-Software Platform for Intrusion Prevention", ["Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1109/MICRO.2004.2", "micro", 2004]], "Neil Vachharajani": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Matthew J. Bridges": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Jonathan Chang": [3.9329434891113846e-12, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Ram Rangan": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Guilherme Ottoni": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Jason A. Blome": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "George A. Reis": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Manish Vachharajani": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "David I. August": [0, ["RIFLE: An Architectural Framework for User-Centric Information-Flow Security", ["Neil Vachharajani", "Matthew J. Bridges", "Jonathan Chang", "Ram Rangan", "Guilherme Ottoni", "Jason A. Blome", "George A. Reis", "Manish Vachharajani", "David I. August"], "https://doi.org/10.1109/MICRO.2004.31", "micro", 2004]], "Jared C. Smolens": [0, ["Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures", ["Jared C. Smolens", "Jangwoo Kim", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2004.19", "micro", 2004]], "Jangwoo Kim": [1, ["Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures", ["Jared C. Smolens", "Jangwoo Kim", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2004.19", "micro", 2004]], "James C. Hoe": [0, ["Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures", ["Jared C. Smolens", "Jangwoo Kim", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2004.19", "micro", 2004]], "Babak Falsafi": [0, ["Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures", ["Jared C. Smolens", "Jangwoo Kim", "James C. Hoe", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2004.19", "micro", 2004]], "Pin Zhou": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Wei Liu": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Long Fei": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Shan Lu": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Feng Qin": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Yuanyuan Zhou": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Samuel P. Midkiff": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Josep Torrellas": [0, ["AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants", ["Pin Zhou", "Wei Liu", "Long Fei", "Shan Lu", "Feng Qin", "Yuanyuan Zhou", "Samuel P. Midkiff", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2004.3", "micro", 2004]], "Ghassan Shobaki": [0, ["Optimal Superblock Scheduling Using Enumeration", ["Ghassan Shobaki", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.2004.27", "micro", 2004]], "Kent D. Wilken": [0, ["Optimal Superblock Scheduling Using Enumeration", ["Ghassan Shobaki", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.2004.27", "micro", 2004]], "Gerolf Hoflehner": [0, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Knud Kirkegaard": [0, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Rod Skinner": [0, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Daniel M. Lavery": [0, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Yong-Fong Lee": [0.021742172073572874, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Wei Li": [0, ["Compiler Optimizations for Transaction Processing Workloads on Itanium\u00ae Linux Systems", ["Gerolf Hoflehner", "Knud Kirkegaard", "Rod Skinner", "Daniel M. Lavery", "Yong-Fong Lee", "Wei Li"], "https://doi.org/10.1109/MICRO.2004.11", "micro", 2004]], "Oguz Ergin": [0, ["Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", ["Oguz Ergin", "Deniz Balkan", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/MICRO.2004.29", "micro", 2004]], "Deniz Balkan": [0, ["Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", ["Oguz Ergin", "Deniz Balkan", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/MICRO.2004.29", "micro", 2004]], "Kanad Ghose": [0, ["Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", ["Oguz Ergin", "Deniz Balkan", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/MICRO.2004.29", "micro", 2004]], "Dmitry V. Ponomarev": [0, ["Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure", ["Oguz Ergin", "Deniz Balkan", "Kanad Ghose", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/MICRO.2004.29", "micro", 2004]], "Bradford M. Beckmann": [0, ["Managing Wire Delay in Large Chip-Multiprocessor Caches", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2004.21", "micro", 2004]], "David A. Wood": [0, ["Managing Wire Delay in Large Chip-Multiprocessor Caches", ["Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2004.21", "micro", 2004]], "Christopher Batten": [0, ["Cache Refill/Access Decoupling for Vector Machines", ["Christopher Batten", "Ronny Krashinsky", "Steve Gerding", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2004.9", "micro", 2004]], "Ronny Krashinsky": [0, ["Cache Refill/Access Decoupling for Vector Machines", ["Christopher Batten", "Ronny Krashinsky", "Steve Gerding", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2004.9", "micro", 2004]], "Steve Gerding": [0, ["Cache Refill/Access Decoupling for Vector Machines", ["Christopher Batten", "Ronny Krashinsky", "Steve Gerding", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2004.9", "micro", 2004]], "Krste Asanovic": [0, ["Cache Refill/Access Decoupling for Vector Machines", ["Christopher Batten", "Ronny Krashinsky", "Steve Gerding", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2004.9", "micro", 2004]], "Ibrahim Hur": [1.2643750046947844e-08, ["Adaptive History-Based Memory Schedulers", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2004.4", "micro", 2004]], "Calvin Lin": [0, ["Adaptive History-Based Memory Schedulers", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2004.4", "micro", 2004]], "Scott Rixner": [0, ["Memory Controller Optimizations for Web Servers", ["Scott Rixner"], "https://doi.org/10.1109/MICRO.2004.22", "micro", 2004]]}