// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_sub1 (
        ap_ready,
        i1,
        i2,
        i3,
        i4,
        ap_return
);


output   ap_ready;
input  [63:0] i1;
input  [63:0] i2;
input  [63:0] i3;
input  [63:0] i4;
output  [63:0] ap_return;

wire   [3:0] a2_V_fu_102_p1;
wire   [3:0] a1_V_fu_98_p1;
wire   [3:0] a2_V_1_fu_122_p4;
wire   [3:0] a1_V_1_fu_112_p4;
wire   [3:0] a2_V_2_fu_148_p4;
wire   [3:0] a1_V_2_fu_138_p4;
wire   [3:0] a2_V_3_fu_174_p4;
wire   [3:0] a1_V_3_fu_164_p4;
wire   [3:0] a2_V_4_fu_200_p4;
wire   [3:0] a1_V_4_fu_190_p4;
wire   [3:0] a2_V_5_fu_226_p4;
wire   [3:0] a1_V_5_fu_216_p4;
wire   [3:0] a2_V_6_fu_252_p4;
wire   [3:0] a1_V_6_fu_242_p4;
wire   [3:0] a2_V_7_fu_278_p4;
wire   [3:0] a1_V_7_fu_268_p4;
wire   [3:0] a2_V_8_fu_304_p4;
wire   [3:0] a1_V_8_fu_294_p4;
wire   [3:0] a2_V_9_fu_330_p4;
wire   [3:0] a1_V_9_fu_320_p4;
wire   [3:0] a2_V_10_fu_356_p4;
wire   [3:0] a1_V_10_fu_346_p4;
wire   [3:0] a2_V_11_fu_382_p4;
wire   [3:0] a1_V_11_fu_372_p4;
wire   [3:0] a2_V_12_fu_408_p4;
wire   [3:0] a1_V_12_fu_398_p4;
wire   [3:0] a2_V_13_fu_434_p4;
wire   [3:0] a1_V_13_fu_424_p4;
wire   [3:0] a2_V_14_fu_460_p4;
wire   [3:0] a1_V_14_fu_450_p4;
wire   [3:0] a2_V_15_fu_486_p4;
wire   [3:0] a1_V_15_fu_476_p4;
wire   [3:0] ret_V_34_fu_496_p2;
wire   [3:0] ret_V_33_fu_470_p2;
wire   [3:0] ret_V_32_fu_444_p2;
wire   [3:0] ret_V_31_fu_418_p2;
wire   [3:0] ret_V_30_fu_392_p2;
wire   [3:0] ret_V_29_fu_366_p2;
wire   [3:0] ret_V_28_fu_340_p2;
wire   [3:0] ret_V_27_fu_314_p2;
wire   [3:0] ret_V_26_fu_288_p2;
wire   [3:0] ret_V_25_fu_262_p2;
wire   [3:0] ret_V_24_fu_236_p2;
wire   [3:0] ret_V_23_fu_210_p2;
wire   [3:0] ret_V_22_fu_184_p2;
wire   [3:0] ret_V_21_fu_158_p2;
wire   [3:0] ret_V_20_fu_132_p2;
wire   [3:0] ret_V_19_fu_106_p2;
wire   [63:0] xor_ln1499_fu_538_p2;
wire   [63:0] p_Result_s_fu_502_p17;

assign a1_V_10_fu_346_p4 = {{i3[43:40]}};

assign a1_V_11_fu_372_p4 = {{i3[47:44]}};

assign a1_V_12_fu_398_p4 = {{i3[51:48]}};

assign a1_V_13_fu_424_p4 = {{i3[55:52]}};

assign a1_V_14_fu_450_p4 = {{i3[59:56]}};

assign a1_V_15_fu_476_p4 = {{i3[63:60]}};

assign a1_V_1_fu_112_p4 = {{i3[7:4]}};

assign a1_V_2_fu_138_p4 = {{i3[11:8]}};

assign a1_V_3_fu_164_p4 = {{i3[15:12]}};

assign a1_V_4_fu_190_p4 = {{i3[19:16]}};

assign a1_V_5_fu_216_p4 = {{i3[23:20]}};

assign a1_V_6_fu_242_p4 = {{i3[27:24]}};

assign a1_V_7_fu_268_p4 = {{i3[31:28]}};

assign a1_V_8_fu_294_p4 = {{i3[35:32]}};

assign a1_V_9_fu_320_p4 = {{i3[39:36]}};

assign a1_V_fu_98_p1 = i3[3:0];

assign a2_V_10_fu_356_p4 = {{i4[43:40]}};

assign a2_V_11_fu_382_p4 = {{i4[47:44]}};

assign a2_V_12_fu_408_p4 = {{i4[51:48]}};

assign a2_V_13_fu_434_p4 = {{i4[55:52]}};

assign a2_V_14_fu_460_p4 = {{i4[59:56]}};

assign a2_V_15_fu_486_p4 = {{i4[63:60]}};

assign a2_V_1_fu_122_p4 = {{i4[7:4]}};

assign a2_V_2_fu_148_p4 = {{i4[11:8]}};

assign a2_V_3_fu_174_p4 = {{i4[15:12]}};

assign a2_V_4_fu_200_p4 = {{i4[19:16]}};

assign a2_V_5_fu_226_p4 = {{i4[23:20]}};

assign a2_V_6_fu_252_p4 = {{i4[27:24]}};

assign a2_V_7_fu_278_p4 = {{i4[31:28]}};

assign a2_V_8_fu_304_p4 = {{i4[35:32]}};

assign a2_V_9_fu_330_p4 = {{i4[39:36]}};

assign a2_V_fu_102_p1 = i4[3:0];

assign ap_ready = 1'b1;

assign p_Result_s_fu_502_p17 = {{{{{{{{{{{{{{{{ret_V_34_fu_496_p2}, {ret_V_33_fu_470_p2}}, {ret_V_32_fu_444_p2}}, {ret_V_31_fu_418_p2}}, {ret_V_30_fu_392_p2}}, {ret_V_29_fu_366_p2}}, {ret_V_28_fu_340_p2}}, {ret_V_27_fu_314_p2}}, {ret_V_26_fu_288_p2}}, {ret_V_25_fu_262_p2}}, {ret_V_24_fu_236_p2}}, {ret_V_23_fu_210_p2}}, {ret_V_22_fu_184_p2}}, {ret_V_21_fu_158_p2}}, {ret_V_20_fu_132_p2}}, {ret_V_19_fu_106_p2}};

assign ret_V_19_fu_106_p2 = (a2_V_fu_102_p1 & a1_V_fu_98_p1);

assign ret_V_20_fu_132_p2 = (a2_V_1_fu_122_p4 & a1_V_1_fu_112_p4);

assign ret_V_21_fu_158_p2 = (a2_V_2_fu_148_p4 & a1_V_2_fu_138_p4);

assign ret_V_22_fu_184_p2 = (a2_V_3_fu_174_p4 & a1_V_3_fu_164_p4);

assign ret_V_23_fu_210_p2 = (a2_V_4_fu_200_p4 & a1_V_4_fu_190_p4);

assign ret_V_24_fu_236_p2 = (a2_V_5_fu_226_p4 & a1_V_5_fu_216_p4);

assign ret_V_25_fu_262_p2 = (a2_V_6_fu_252_p4 & a1_V_6_fu_242_p4);

assign ret_V_26_fu_288_p2 = (a2_V_7_fu_278_p4 & a1_V_7_fu_268_p4);

assign ret_V_27_fu_314_p2 = (a2_V_8_fu_304_p4 & a1_V_8_fu_294_p4);

assign ret_V_28_fu_340_p2 = (a2_V_9_fu_330_p4 & a1_V_9_fu_320_p4);

assign ret_V_29_fu_366_p2 = (a2_V_10_fu_356_p4 & a1_V_10_fu_346_p4);

assign ret_V_30_fu_392_p2 = (a2_V_11_fu_382_p4 & a1_V_11_fu_372_p4);

assign ret_V_31_fu_418_p2 = (a2_V_12_fu_408_p4 & a1_V_12_fu_398_p4);

assign ret_V_32_fu_444_p2 = (a2_V_13_fu_434_p4 & a1_V_13_fu_424_p4);

assign ret_V_33_fu_470_p2 = (a2_V_14_fu_460_p4 & a1_V_14_fu_450_p4);

assign ret_V_34_fu_496_p2 = (a2_V_15_fu_486_p4 & a1_V_15_fu_476_p4);

assign xor_ln1499_fu_538_p2 = (i2 ^ i1);

assign ap_return = (xor_ln1499_fu_538_p2 ^ p_Result_s_fu_502_p17);

endmodule //top_sub1
