$date
	Sun Oct 23 05:51:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#192636
b10110 !
1"
#192638
b10110 &
b10110 %
1$
#192639
0"
#192642
b1011 &
b1011 %
#192646
b100010 &
b100010 %
#192650
b10001 &
b10001 %
#192654
b110100 &
b110100 %
#192658
b11010 &
b11010 %
#192662
b1101 &
b1101 %
#192666
b101000 &
b101000 %
#192670
b10100 &
b10100 %
#192674
b1010 &
b1010 %
#192678
b101 &
b101 %
#192682
b10000 &
b10000 %
#192686
b1000 &
b1000 %
#192690
b100 &
b100 %
#192694
b10 &
b10 %
#192698
b1 &
b1 %
1#
#192702
b0 &
0#
b0 %
0$
#1223559
b10 !
1"
#1223562
b10 &
b10 %
1$
#1223563
0"
#1223566
b1 &
1#
b1 %
#1223570
b0 &
b0 %
0#
0$
#2194473
b1110 !
1"
#2194474
b1110 &
b1110 %
1$
#2194475
0"
#2194478
b111 &
b111 %
#2194482
b10110 &
b10110 %
#2194486
b1011 &
b1011 %
#2194490
b100010 &
b100010 %
#2194494
b10001 &
b10001 %
#2194498
b110100 &
b110100 %
#2194502
b11010 &
b11010 %
#2194506
b1101 &
b1101 %
#2194510
b101000 &
b101000 %
#2194514
b10100 &
b10100 %
#2194518
b1010 &
b1010 %
#2194522
b101 &
b101 %
#2194526
b10000 &
b10000 %
#2194530
b1000 &
b1000 %
#2194534
b100 &
b100 %
#2194538
b10 &
b10 %
#2194542
b1 &
1#
b1 %
#2194546
b0 &
b0 %
0#
0$
#4500012
