-- -------------------------------------------------------------
-- 
-- File Name: C:\Zynq\AA_IP_Repository\IPCores_Zynq_xa7z020\ADC_Module_SPI_AD7680_V3_ip\Simulation\ADC_Strom_Kuebrich\ADC_RAW_TO_VALUE_OHMRichter\ADC_RAW_TO_VALUE\ADC_RAW_TO_VALUE.vhd
-- Created: 2019-05-17 09:59:45
-- 
-- Generated by MATLAB 9.4 and HDL Coder 3.12
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-07
-- Target subsystem base rate: 1e-07
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-07
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- CALC_VALUE                    ce_out        1e-07
-- CALC_VALUE_VALID              ce_out        1e-07
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ADC_RAW_TO_VALUE
-- Source Path: ADC_RAW_TO_VALUE/ADC_RAW_TO_VALUE
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ADC_RAW_TO_VALUE IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        ADC_SET_OFFSET                    :   IN    std_logic;
        ADC_IN                            :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        ADC_DATA_VALID                    :   IN    std_logic;
        ADC_SET_USER_OFFSET               :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        CALC_VALUE                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        CALC_VALUE_VALID                  :   OUT   std_logic
        );
END ADC_RAW_TO_VALUE;


ARCHITECTURE rtl OF ADC_RAW_TO_VALUE IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL Delay2_reg                       : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL ADC_IN_unsigned                  : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL ADC_user_offset_out1             : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL SwitchUser_out1                  : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Switch1_out1                     : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Delay5_out1                      : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Add_sub_cast                     : signed(17 DOWNTO 0);  -- sfix18
  SIGNAL Add_sub_cast_1                   : signed(17 DOWNTO 0);  -- sfix18
  SIGNAL Add_out1                         : signed(17 DOWNTO 0);  -- sfix18
  SIGNAL STEPS_A_out1                     : unsigned(15 DOWNTO 0);  -- ufix16_En16
  SIGNAL Product1_cast                    : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL Product1_mul_temp                : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL Product1_cast_1                  : signed(33 DOWNTO 0);  -- sfix34_En16
  SIGNAL Product1_out1                    : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay1_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Switch_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay4_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11

BEGIN
  enb <= clk_enable;

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay2_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay2_reg(0) <= ADC_DATA_VALID;
        Delay2_reg(1) <= Delay2_reg(0);
      END IF;
    END IF;
  END PROCESS Delay2_process;

  Delay2_out1 <= Delay2_reg(1);

  ADC_IN_unsigned <= unsigned(ADC_IN);

  Logical_Operator_out1 <= ADC_SET_OFFSET AND ADC_DATA_VALID;

  ADC_user_offset_out1 <= to_unsigned(16#4000#, 16);

  
  SwitchUser_out1 <= ADC_IN_unsigned WHEN ADC_SET_USER_OFFSET = '0' ELSE
      ADC_user_offset_out1;

  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay5_out1 <= to_unsigned(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay5_out1 <= Switch1_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  
  Switch1_out1 <= Delay5_out1 WHEN Logical_Operator_out1 = '0' ELSE
      SwitchUser_out1;

  Add_sub_cast <= signed(resize(ADC_IN_unsigned, 18));
  Add_sub_cast_1 <= signed(resize(Switch1_out1, 18));
  Add_out1 <= Add_sub_cast - Add_sub_cast_1;

  STEPS_A_out1 <= to_unsigned(16#0030#, 16);

  Product1_cast <= signed(resize(STEPS_A_out1, 17));
  Product1_mul_temp <= Add_out1 * Product1_cast;
  Product1_cast_1 <= Product1_mul_temp(33 DOWNTO 0);
  Product1_out1 <= Product1_cast_1(22 DOWNTO 5);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay1_out1 <= Product1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay4_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay4_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  
  Switch_out1 <= Delay4_out1 WHEN Delay2_out1 = '0' ELSE
      Delay1_out1;

  CALC_VALUE <= std_logic_vector(Switch_out1);

  ce_out <= clk_enable;

  CALC_VALUE_VALID <= Delay2_out1;

END rtl;

