# Logic-Gates-in-Verilog

This code wants to show the characteristics of logic gates. It is coded in Verilog HDL bottom-up design.
Inside this repository is a block diagram file of the code. It has also screenshots for immediate consultation about what I made.
