Fitter report for cyclone4
Mon Jun 01 20:05:17 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 01 20:05:17 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; cyclone4                                   ;
; Top-level Entity Name              ; cyclone4                                   ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE10E22I7                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 8,596 / 10,320 ( 83 % )                    ;
;     Total combinational functions  ; 8,029 / 10,320 ( 78 % )                    ;
;     Dedicated logic registers      ; 3,871 / 10,320 ( 38 % )                    ;
; Total registers                    ; 3871                                       ;
; Total pins                         ; 23 / 92 ( 25 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 336 / 423,936 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 22 / 46 ( 48 % )                           ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; VGA_HSYNC    ; Incomplete set of assignments ;
; KEY0         ; Incomplete set of assignments ;
; KEY1         ; Incomplete set of assignments ;
; KEY2         ; Incomplete set of assignments ;
; VGA_VSYNC    ; Incomplete set of assignments ;
; VGA_BLUE[4]  ; Incomplete set of assignments ;
; VGA_BLUE[3]  ; Incomplete set of assignments ;
; VGA_BLUE[2]  ; Incomplete set of assignments ;
; VGA_BLUE[1]  ; Incomplete set of assignments ;
; VGA_BLUE[0]  ; Incomplete set of assignments ;
; VGA_GREEN[5] ; Incomplete set of assignments ;
; VGA_GREEN[4] ; Incomplete set of assignments ;
; VGA_GREEN[3] ; Incomplete set of assignments ;
; VGA_GREEN[2] ; Incomplete set of assignments ;
; VGA_GREEN[1] ; Incomplete set of assignments ;
; VGA_GREEN[0] ; Incomplete set of assignments ;
; VGA_RED[4]   ; Incomplete set of assignments ;
; VGA_RED[3]   ; Incomplete set of assignments ;
; VGA_RED[2]   ; Incomplete set of assignments ;
; VGA_RED[1]   ; Incomplete set of assignments ;
; VGA_RED[0]   ; Incomplete set of assignments ;
; KEY3         ; Incomplete set of assignments ;
; CLK50MHZ     ; Incomplete set of assignments ;
; VGA_BLUE[0]  ; Missing location assignment   ;
; VGA_GREEN[1] ; Missing location assignment   ;
; VGA_GREEN[0] ; Missing location assignment   ;
; VGA_RED[0]   ; Missing location assignment   ;
+--------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                  ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_1                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~7                      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                   ;                  ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_2                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_2           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_2           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_3                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_3           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_3           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_4                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_4           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_4           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_5                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_5           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_5           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_6                                                 ; Q                ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[1]~_Duplicate_6           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[8]~8                      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                   ;                  ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X1[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X3[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X3[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|S_out[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAA            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X3[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|S_out[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; DATAB            ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[8]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[9]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[10]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[11]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[12]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[13]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[14]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X3[15]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12187 ) ; 0.00 % ( 0 / 12187 )       ; 0.00 % ( 0 / 12187 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12187 ) ; 0.00 % ( 0 / 12187 )       ; 0.00 % ( 0 / 12187 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12175 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/cyclone4_demo_src/cyclone4.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 8,596 / 10,320 ( 83 % )  ;
;     -- Combinational with no register       ; 4725                     ;
;     -- Register only                        ; 567                      ;
;     -- Combinational with a register        ; 3304                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1052                     ;
;     -- 3 input functions                    ; 5107                     ;
;     -- <=2 input functions                  ; 1870                     ;
;     -- Register only                        ; 567                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3444                     ;
;     -- arithmetic mode                      ; 4585                     ;
;                                             ;                          ;
; Total registers*                            ; 3,871 / 10,732 ( 36 % )  ;
;     -- Dedicated logic registers            ; 3,871 / 10,320 ( 38 % )  ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 611 / 645 ( 95 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 23 / 92 ( 25 % )         ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 336 / 423,936 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 22 / 46 ( 48 % )         ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 2 / 10 ( 20 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 28.7% / 29.9% / 27.0%    ;
; Peak interconnect usage (total/H/V)         ; 36.5% / 41.0% / 30.2%    ;
; Maximum fan-out                             ; 3857                     ;
; Highest non-global fan-out                  ; 297                      ;
; Total fan-out                               ; 32547                    ;
; Average fan-out                             ; 2.62                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 8596 / 10320 ( 83 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 4725                  ; 0                              ;
;     -- Register only                        ; 567                   ; 0                              ;
;     -- Combinational with a register        ; 3304                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1052                  ; 0                              ;
;     -- 3 input functions                    ; 5107                  ; 0                              ;
;     -- <=2 input functions                  ; 1870                  ; 0                              ;
;     -- Register only                        ; 567                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3444                  ; 0                              ;
;     -- arithmetic mode                      ; 4585                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3871                  ; 0                              ;
;     -- Dedicated logic registers            ; 3871 / 10320 ( 38 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 611 / 645 ( 95 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 23                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 22 / 46 ( 48 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 336                   ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )        ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 3857                  ; 1                              ;
;     -- Registered Input Connections         ; 3855                  ; 0                              ;
;     -- Output Connections                   ; 1                     ; 3857                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 33117                 ; 3865                           ;
;     -- Registered Connections               ; 12917                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 3858                           ;
;     -- hard_block:auto_generated_inst       ; 3858                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 5                     ; 1                              ;
;     -- Output Ports                         ; 18                    ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK50MHZ ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY0     ; 43    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY1     ; 42    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY2     ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY3     ; 38    ; 3        ; 1            ; 0            ; 21           ; 297                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; VGA_BLUE[0]  ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_BLUE[1]  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[2]  ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[3]  ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[4]  ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[0] ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_GREEN[1] ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_GREEN[2] ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[3] ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[4] ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[5] ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HSYNC    ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[0]   ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VGA_RED[1]   ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[2]   ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[3]   ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[4]   ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VSYNC    ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; VGA_GREEN[1]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )    ; 2.5V          ; --           ;
; 3        ; 4 / 11 ( 36 % )  ; 2.5V          ; --           ;
; 4        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 4 / 10 ( 40 % )  ; 2.5V          ; --           ;
; 7        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; VGA_HSYNC                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; VGA_VSYNC                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK50MHZ                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; KEY3                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; KEY2                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; KEY1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; KEY0                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; VGA_RED[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; VGA_RED[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; VGA_RED[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; VGA_RED[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; VGA_GREEN[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; VGA_GREEN[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; VGA_GREEN[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; VGA_GREEN[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; VGA_BLUE[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; VGA_BLUE[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; VGA_BLUE[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; VGA_BLUE[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; VGA_GREEN[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; VGA_RED[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; VGA_BLUE[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; VGA_GREEN[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------+
; SDC pin name                  ; inst1|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                   ;
; Compensate clock              ; clock0                                                                   ;
; Compensated input/output pins ; --                                                                       ;
; Switchover type               ; --                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                 ;
; Input frequency 1             ; --                                                                       ;
; Nominal PFD frequency         ; 10.0 MHz                                                                 ;
; Nominal VCO frequency         ; 540.0 MHz                                                                ;
; VCO post scale K counter      ; 2                                                                        ;
; VCO frequency control         ; Auto                                                                     ;
; VCO phase shift step          ; 231 ps                                                                   ;
; VCO multiply                  ; --                                                                       ;
; VCO divide                    ; --                                                                       ;
; Freq min lock                 ; 28.0 MHz                                                                 ;
; Freq max lock                 ; 60.2 MHz                                                                 ;
; M VCO Tap                     ; 0                                                                        ;
; M Initial                     ; 1                                                                        ;
; M value                       ; 54                                                                       ;
; N value                       ; 5                                                                        ;
; Charge pump current           ; setting 1                                                                ;
; Loop filter resistance        ; setting 19                                                               ;
; Loop filter capacitance       ; setting 0                                                                ;
; Bandwidth                     ; 450 kHz to 560 kHz                                                       ;
; Bandwidth type                ; Medium                                                                   ;
; Real time reconfigurable      ; Off                                                                      ;
; Scan chain MIF file           ; --                                                                       ;
; Preserve PLL counter order    ; Off                                                                      ;
; PLL location                  ; PLL_1                                                                    ;
; Inclk0 signal                 ; CLK50MHZ                                                                 ;
; Inclk1 signal                 ; --                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                            ;
; Inclk1 signal type            ; --                                                                       ;
+-------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 54   ; 25  ; 108.0 MHz        ; 0 (0 ps)    ; 9.00 (231 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cyclone4                                             ; 8596 (1)    ; 3871 (0)                  ; 0 (0)         ; 336         ; 2    ; 22           ; 0       ; 11        ; 23   ; 0            ; 4725 (1)     ; 567 (0)           ; 3304 (0)         ; |cyclone4                                                                                                                                                                                      ; work         ;
;    |altpll0:inst1|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|altpll0:inst1                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|altpll0:inst1|altpll:altpll_component                                                                                                                                                ; work         ;
;          |altpll0_altpll:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                  ; work         ;
;    |hvsync:inst|                                      ; 8595 (91)   ; 3871 (52)                 ; 0 (0)         ; 336         ; 2    ; 22           ; 0       ; 11        ; 0    ; 0            ; 4724 (36)    ; 567 (1)           ; 3304 (54)        ; |cyclone4|hvsync:inst                                                                                                                                                                          ; work         ;
;       |Ibniz_adapter:ibnitz_adapt|                    ; 8508 (141)  ; 3819 (32)                 ; 0 (0)         ; 336         ; 2    ; 22           ; 0       ; 11        ; 0    ; 0            ; 4688 (102)   ; 566 (0)           ; 3254 (39)        ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt                                                                                                                                               ; work         ;
;          |Ibniz_generator0:ig7|                       ; 8329 (119)  ; 3787 (16)                 ; 0 (0)         ; 336         ; 2    ; 22           ; 0       ; 11        ; 0    ; 0            ; 4540 (44)    ; 566 (6)           ; 3223 (69)        ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7                                                                                                                          ; work         ;
;             |PseudoSin:comb_170|                      ; 122 (103)   ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 82 (63)      ; 9 (9)             ; 31 (30)          ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170                                                                                                       ; work         ;
;                |lpm_mult:Mult0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0                                                                                        ; work         ;
;                   |mult_36t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated                                                                ; work         ;
;                |lpm_mult:Mult1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1                                                                                        ; work         ;
;                   |mult_36t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated                                                                ; work         ;
;                |lpm_mult:Mult2|                       ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult2                                                                                        ; work         ;
;                   |multcore:mult_core|                ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult2|multcore:mult_core                                                                     ; work         ;
;                      |mul_lfrg:$00035|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                                     ; work         ;
;                      |mul_lfrg:mul_lfrg_last_mod|     ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                          ; work         ;
;             |Psin_Texture:comb_171|                   ; 559 (62)    ; 200 (32)                  ; 0 (0)         ; 32          ; 1    ; 14           ; 0       ; 7         ; 0    ; 0            ; 357 (29)     ; 57 (0)            ; 145 (34)         ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171                                                                                                    ; work         ;
;                |PseudoSin:psinV|                      ; 146 (127)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 89 (70)      ; 10 (10)           ; 47 (46)          ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV                                                                                    ; work         ;
;                   |lpm_mult:Mult0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0                                                                     ; work         ;
;                      |mult_36t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1                                                                     ; work         ;
;                      |mult_56t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult2|                    ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult2                                                                     ; work         ;
;                      |multcore:mult_core|             ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult2|multcore:mult_core                                                  ; work         ;
;                         |mul_lfrg:$00035|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                  ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|  ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 1 (1)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                       ; work         ;
;                |PseudoSin:psinX|                      ; 164 (145)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 109 (90)     ; 29 (29)           ; 26 (25)          ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX                                                                                    ; work         ;
;                   |lpm_mult:Mult0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0                                                                     ; work         ;
;                      |mult_36t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1                                                                     ; work         ;
;                      |mult_56t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult2|                    ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult2                                                                     ; work         ;
;                      |multcore:mult_core|             ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult2|multcore:mult_core                                                  ; work         ;
;                         |mul_lfrg:$00035|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                  ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|  ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                       ; work         ;
;                |PseudoSin:psinY|                      ; 159 (140)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 102 (83)     ; 18 (18)           ; 39 (38)          ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY                                                                                    ; work         ;
;                   |lpm_mult:Mult0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0                                                                     ; work         ;
;                      |mult_36t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult1|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1                                                                     ; work         ;
;                      |mult_56t:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated                                             ; work         ;
;                   |lpm_mult:Mult2|                    ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult2                                                                     ; work         ;
;                      |multcore:mult_core|             ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult2|multcore:mult_core                                                  ; work         ;
;                         |mul_lfrg:$00035|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                  ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|  ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                       ; work         ;
;                |id_pipelined:idny|                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny                                                                                  ; work         ;
;                   |altshift_taps:cx_rtl_0|            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0                                                           ; work         ;
;                      |shift_taps_e6m:auto_generated|  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated                             ; work         ;
;                         |altsyncram_ud81:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ud81:altsyncram2 ; work         ;
;                         |cntr_4pf:cntr1|              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1              ; work         ;
;                |lpm_mult:Mult0|                       ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult0                                                                                     ; work         ;
;                   |mult_j8t:auto_generated|           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult0|mult_j8t:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult1|                       ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult1                                                                                     ; work         ;
;                   |mult_j8t:auto_generated|           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult1|mult_j8t:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult2|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2                                                                                     ; work         ;
;                   |mult_36t:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated                                                             ; work         ;
;             |atan2_pipelined:atan|                    ; 4389 (2645) ; 1034 (1030)               ; 0 (0)         ; 304         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3334 (1597)  ; 105 (105)         ; 950 (933)        ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan                                                                                                     ; work         ;
;                |altshift_taps:cx_rtl_0|               ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 304         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0                                                                              ; work         ;
;                   |shift_taps_58m:auto_generated|     ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 304         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated                                                ; work         ;
;                      |altsyncram_kh81:altsyncram2|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 304         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2                    ; work         ;
;                      |cntr_sqf:cntr1|                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|cntr_sqf:cntr1                                 ; work         ;
;                |lpm_add_sub:Add108|                   ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add108                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add108|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add110|                   ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add110                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add110|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add114|                   ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add114                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add114|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add116|                   ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add116                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add116|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add120|                   ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add120                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add120|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add122|                   ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add122                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add122|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add126|                   ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add126                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add126|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add128|                   ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add128                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add128|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add132|                   ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add132                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add132|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add134|                   ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add134                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add134|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add138|                   ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add138                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add138|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add140|                   ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add140                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add140|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add144|                   ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add144                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add144|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add146|                   ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add146                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add146|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add150|                   ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add150                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add150|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add152|                   ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add152                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add152|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add156|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add156                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add156|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add158|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add158                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add158|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add164|                   ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add164                                                                                  ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add164|add_sub_pvi:auto_generated                                                       ; work         ;
;                |lpm_add_sub:Add19|                    ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add19                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add19|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add21|                    ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add21                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add21|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add25|                    ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add25                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add25|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add27|                    ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add27                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add27|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add31|                    ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add31                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add31|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add33|                    ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add33                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add33|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add37|                    ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add37                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add37|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add39|                    ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add39                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add39|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add3|                     ; 78 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 0 (0)             ; 11 (0)           ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add3                                                                                    ; work         ;
;                   |add_sub_svi:auto_generated|        ; 78 (78)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 11 (11)          ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add3|add_sub_svi:auto_generated                                                         ; work         ;
;                |lpm_add_sub:Add43|                    ; 58 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add43                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add43|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add45|                    ; 58 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add45                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add45|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add49|                    ; 57 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add49                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 57 (57)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add49|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add51|                    ; 57 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add51                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 57 (57)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add51|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add55|                    ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add55                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add55|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add57|                    ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add57                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add57|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add61|                    ; 55 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add61                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add61|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add63|                    ; 55 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add63                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add63|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add67|                    ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add67                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 54 (54)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add67|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add69|                    ; 54 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add69                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 54 (54)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add69|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add73|                    ; 53 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add73                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add73|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add75|                    ; 53 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add75                                                                                   ; work         ;
;                   |add_sub_pvi:auto_generated|        ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add75|add_sub_pvi:auto_generated                                                        ; work         ;
;                |lpm_add_sub:Add92|                    ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 0 (0)             ; 2 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add92                                                                                   ; work         ;
;                   |add_sub_svi:auto_generated|        ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 2 (2)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|lpm_add_sub:Add92|add_sub_svi:auto_generated                                                        ; work         ;
;             |div_pipelined:div1|                      ; 3222 (3222) ; 2497 (2497)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 723 (723)    ; 389 (389)         ; 2110 (2110)      ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|div_pipelined:div1                                                                                                       ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult0                                                                                                           ; work         ;
;                |mult_c6t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                   ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult1                                                                                                           ; work         ;
;                |mult_c6t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult1|mult_c6t:auto_generated                                                                                   ; work         ;
;          |lpm_mult:Mult0|                             ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult0                                                                                                                                ; work         ;
;             |multcore:mult_core|                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult0|multcore:mult_core                                                                                                             ; work         ;
;          |lpm_mult:Mult1|                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult1                                                                                                                                ; work         ;
;             |multcore:mult_core|                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult1|multcore:mult_core                                                                                                             ; work         ;
;          |lpm_mult:Mult2|                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult2                                                                                                                                ; work         ;
;             |multcore:mult_core|                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult2|multcore:mult_core                                                                                                             ; work         ;
;          |lpm_mult:Mult3|                             ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult3                                                                                                                                ; work         ;
;             |multcore:mult_core|                      ; 33 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (20)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult3|multcore:mult_core                                                                                                             ; work         ;
;                |mpar_add:padder|                      ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                             ; work         ;
;                   |lpm_add_sub:adder[0]|              ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                        ; work         ;
;                      |add_sub_k9h:auto_generated|     ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |cyclone4|hvsync:inst|Ibniz_adapter:ibnitz_adapt|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                             ; work         ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; VGA_HSYNC    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY0         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY1         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY2         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VSYNC    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY3         ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; CLK50MHZ     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY0                                                                                                                                                     ;                   ;         ;
; KEY1                                                                                                                                                     ;                   ;         ;
; KEY2                                                                                                                                                     ;                   ;         ;
; KEY3                                                                                                                                                     ;                   ;         ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oR_video[7]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oR_video[6]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oR_video[5]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oR_video[4]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oR_video[3]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[7]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[6]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[5]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[4]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[3]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oG_video[2]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oB_video[7]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oB_video[6]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oB_video[5]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oB_video[4]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|oB_video[3]                                                                                                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[23]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[22]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[21]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[20]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[15]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[14]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[13]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[12]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[11]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[10]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[9]                                                                              ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[8]                                                                              ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[8]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[9]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[10]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[11]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[12]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[13]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[14]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[15]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[2]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[3]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[4]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[5]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[6]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[7]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[8]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[9]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[1]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[10]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[11]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[12]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[13]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[14]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[15]                                                                                                  ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[7]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[9]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[8]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[10]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[11]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[12]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[13]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[14]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[0]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[1]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[2]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[3]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[4]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[5]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[6]                                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|SXSY[15]                                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[1]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[2]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[3]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[4]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[5]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[6]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[7]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[8]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[9]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[10]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[11]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[12]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[13]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[14]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[15]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[16]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[5]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[6]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[7]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[8]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[9]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[10]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[11]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[12]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[13]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[14]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[15]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[16]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[3]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[4]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[5]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[6]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[7]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[8]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[9]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[10]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[11]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[12]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[13]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[14]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[15]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[16]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[2]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[3]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[4]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[5]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[6]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[7]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[8]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[9]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[10]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[11]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[12]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[13]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[14]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[15]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[16]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[17]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[18]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[19]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[20]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[21]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[22]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[16]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[15]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[14]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[13]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[12]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[11]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[10]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[9]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[8]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[7]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[6]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[5]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[4]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[3]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[2]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[21]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[20]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[19]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[18]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[17]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[22]                                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[31]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[30]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[29]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|V_out[28]                                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[22]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[23]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[21]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[20]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[31]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[30]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[29]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[28]                                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|S_out[1]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[10]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[9]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[8]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[7]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[6]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[5]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[4]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[3]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[2]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[1]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[0]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|sgn_x                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[11]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[3]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[3]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[2]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[2]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[1]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[1]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[0]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[0]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[12]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[13]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[14]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X2d[15]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[7]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[7]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[6]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[6]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[5]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[5]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[4]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[4]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|_sgn_x                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[3]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[3]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[2]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[2]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[1]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[1]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[0]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[0]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[7]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[7]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[6]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[6]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[5]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[5]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|rgn_x[4]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|rgn_x[4]                                        ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[3]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[3]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[2]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[2]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[1]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[1]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[0]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[0]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[7]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[7]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[6]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[6]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[5]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[5]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|_rgn_x[4]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|_rgn_x[4]                                       ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X1[0]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|S_out[1]                                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|count[0]                                                                                                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[14]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[13]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[12]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[11]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[10]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[9]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[8]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[7]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[6]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[5]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[4]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[3]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[2]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[1]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[0]                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|sgn_x                                                              ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|X2d[15]                                                            ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|_sgn_x                                                             ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[4]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[5]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[3]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[2]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[1]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[0]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[6]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[7]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[8]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[9]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[10]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[11]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[12]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[13]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[14]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X2d[15]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[4]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[5]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[3]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[2]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[1]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[0]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[6]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[7]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[8]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[9]                                          ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[10]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[11]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[12]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[13]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[14]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X2d[15]                                         ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[0]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X1[1]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[0]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X1[1]                                           ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                    ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                   ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                    ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; 0                 ; 6       ;
;      - hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2 ; 0                 ; 6       ;
; CLK50MHZ                                                                                                                                                 ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK50MHZ                                                                                                      ; PIN_23             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY3                                                                                                          ; PIN_38             ; 297     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]                          ; PLL_1              ; 3857    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|LessThan0~6                 ; LCCOMB_X23_Y16_N24 ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|X_in[31]~14 ; LCCOMB_X21_Y16_N22 ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|X_in[31]~10 ; LCCOMB_X22_Y11_N6  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|X_in[31]~12 ; LCCOMB_X21_Y20_N14 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|V_out[12]~30                ; LCCOMB_X23_Y14_N18 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan16~8                 ; LCCOMB_X33_Y14_N14 ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan17~9                 ; LCCOMB_X23_Y6_N30  ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan18~10                ; LCCOMB_X6_Y3_N0    ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan19~10                ; LCCOMB_X1_Y3_N18   ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan20~10                ; LCCOMB_X13_Y15_N0  ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan22~10                ; LCCOMB_X30_Y17_N12 ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan23~10                ; LCCOMB_X25_Y21_N10 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan24~10                ; LCCOMB_X22_Y23_N0  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan26~10                ; LCCOMB_X10_Y19_N26 ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|LessThan27~10                ; LCCOMB_X2_Y20_N30  ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|LessThan3~2                                                                                       ; LCCOMB_X24_Y5_N30  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|LessThan7~2                                                                                       ; LCCOMB_X22_Y5_N2   ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|comb~4                                                                                            ; LCCOMB_X23_Y5_N26  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|hsync                                                                                             ; FF_X1_Y11_N11      ; 26      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; hvsync:inst|hvisible                                                                                          ; FF_X24_Y5_N1       ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hvsync:inst|vvisible                                                                                          ; FF_X23_Y5_N23      ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 3857    ; 397                                  ; Global Clock         ; GCLK3            ; --                        ;
; hvsync:inst|hsync                                                                    ; FF_X1_Y11_N11 ; 26      ; 5                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ud81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32   ; 2                           ; 16                          ; 2                           ; 16                          ; 32                  ; 1    ; None ; M9K_X15_Y14_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 19           ; 16           ; 19           ; yes                    ; no                      ; yes                    ; yes                     ; 304  ; 16                          ; 19                          ; 16                          ; 19                          ; 304                 ; 1    ; None ; M9K_X27_Y10_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 11          ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 11          ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 22          ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 11          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinV|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y14_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1                 ;                            ; DSPMULT_X20_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2                        ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1                    ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2                        ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|PseudoSin:comb_170|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1                    ;                            ; DSPMULT_X20_Y9_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y11_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X20_Y4_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X20_Y1_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 12,784 / 32,401 ( 39 % ) ;
; C16 interconnects     ; 52 / 1,326 ( 4 % )       ;
; C4 interconnects      ; 6,105 / 21,816 ( 28 % )  ;
; Direct links          ; 2,041 / 32,401 ( 6 % )   ;
; Global clocks         ; 2 / 10 ( 20 % )          ;
; Local interconnects   ; 2,968 / 10,320 ( 29 % )  ;
; R24 interconnects     ; 131 / 1,289 ( 10 % )     ;
; R4 interconnects      ; 8,485 / 28,186 ( 30 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.07) ; Number of LABs  (Total = 611) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 4                             ;
; 3                                           ; 6                             ;
; 4                                           ; 8                             ;
; 5                                           ; 6                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 11                            ;
; 9                                           ; 26                            ;
; 10                                          ; 24                            ;
; 11                                          ; 18                            ;
; 12                                          ; 11                            ;
; 13                                          ; 20                            ;
; 14                                          ; 18                            ;
; 15                                          ; 36                            ;
; 16                                          ; 407                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.78) ; Number of LABs  (Total = 611) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 2                             ;
; 1 Clock                            ; 387                           ;
; 1 Clock enable                     ; 38                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 48                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.81) ; Number of LABs  (Total = 611) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 5                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 6                             ;
; 8                                            ; 8                             ;
; 9                                            ; 16                            ;
; 10                                           ; 13                            ;
; 11                                           ; 10                            ;
; 12                                           ; 7                             ;
; 13                                           ; 6                             ;
; 14                                           ; 10                            ;
; 15                                           ; 35                            ;
; 16                                           ; 118                           ;
; 17                                           ; 23                            ;
; 18                                           ; 22                            ;
; 19                                           ; 14                            ;
; 20                                           ; 19                            ;
; 21                                           ; 18                            ;
; 22                                           ; 36                            ;
; 23                                           ; 14                            ;
; 24                                           ; 12                            ;
; 25                                           ; 29                            ;
; 26                                           ; 16                            ;
; 27                                           ; 17                            ;
; 28                                           ; 22                            ;
; 29                                           ; 9                             ;
; 30                                           ; 14                            ;
; 31                                           ; 32                            ;
; 32                                           ; 53                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.63) ; Number of LABs  (Total = 611) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 26                            ;
; 2                                                ; 9                             ;
; 3                                                ; 14                            ;
; 4                                                ; 11                            ;
; 5                                                ; 10                            ;
; 6                                                ; 8                             ;
; 7                                                ; 15                            ;
; 8                                                ; 34                            ;
; 9                                                ; 59                            ;
; 10                                               ; 45                            ;
; 11                                               ; 27                            ;
; 12                                               ; 37                            ;
; 13                                               ; 29                            ;
; 14                                               ; 35                            ;
; 15                                               ; 38                            ;
; 16                                               ; 138                           ;
; 17                                               ; 8                             ;
; 18                                               ; 1                             ;
; 19                                               ; 4                             ;
; 20                                               ; 3                             ;
; 21                                               ; 10                            ;
; 22                                               ; 8                             ;
; 23                                               ; 9                             ;
; 24                                               ; 2                             ;
; 25                                               ; 7                             ;
; 26                                               ; 4                             ;
; 27                                               ; 5                             ;
; 28                                               ; 8                             ;
; 29                                               ; 3                             ;
; 30                                               ; 2                             ;
; 31                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.41) ; Number of LABs  (Total = 611) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 17                            ;
; 3                                            ; 3                             ;
; 4                                            ; 12                            ;
; 5                                            ; 5                             ;
; 6                                            ; 11                            ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 4                             ;
; 10                                           ; 15                            ;
; 11                                           ; 20                            ;
; 12                                           ; 15                            ;
; 13                                           ; 20                            ;
; 14                                           ; 17                            ;
; 15                                           ; 17                            ;
; 16                                           ; 25                            ;
; 17                                           ; 34                            ;
; 18                                           ; 39                            ;
; 19                                           ; 29                            ;
; 20                                           ; 18                            ;
; 21                                           ; 27                            ;
; 22                                           ; 21                            ;
; 23                                           ; 20                            ;
; 24                                           ; 16                            ;
; 25                                           ; 16                            ;
; 26                                           ; 10                            ;
; 27                                           ; 23                            ;
; 28                                           ; 21                            ;
; 29                                           ; 23                            ;
; 30                                           ; 24                            ;
; 31                                           ; 22                            ;
; 32                                           ; 21                            ;
; 33                                           ; 22                            ;
; 34                                           ; 22                            ;
; 35                                           ; 4                             ;
; 36                                           ; 2                             ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 19           ; 0            ; 19           ; 0            ; 0            ; 23        ; 19           ; 0            ; 23        ; 23        ; 0            ; 18           ; 0            ; 0            ; 5            ; 0            ; 18           ; 5            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 23        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 4            ; 23           ; 4            ; 23           ; 23           ; 0         ; 4            ; 23           ; 0         ; 0         ; 23           ; 5            ; 23           ; 23           ; 18           ; 23           ; 5            ; 18           ; 23           ; 23           ; 23           ; 5            ; 23           ; 23           ; 23           ; 23           ; 23           ; 0         ; 23           ; 23           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; VGA_HSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK50MHZ           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 2.9               ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a1~portb_address_reg0 ; 0.275             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2]                    ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a18~portb_address_reg0                   ; 0.274             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[1]                    ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a18~portb_address_reg0                   ; 0.274             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0]                    ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a18~portb_address_reg0                   ; 0.274             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3]                    ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|atan2_pipelined:atan|altshift_taps:cx_rtl_0|shift_taps_58m:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a18~portb_address_reg0                   ; 0.274             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinY|R_out[5]                                                                                 ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a10~porta_datain_reg0 ; 0.104             ;
; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|PseudoSin:psinX|R_out[3]                                                                                 ; hvsync:inst|Ibniz_adapter:ibnitz_adapt|Ibniz_generator0:ig7|Psin_Texture:comb_171|id_pipelined:idny|altshift_taps:cx_rtl_0|shift_taps_e6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a7~porta_datain_reg0  ; 0.104             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE10E22I7 for design "cyclone4"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22A7 is compatible
    Info (176445): Device EP4CE10E22C7 is compatible
    Info (176445): Device EP4CE6E22A7 is compatible
    Info (176445): Device EP4CE6E22C7 is compatible
    Info (176445): Device EP4CE6E22I7 is compatible
    Info (176445): Device EP4CE15E22C7 is compatible
    Info (176445): Device EP4CE15E22I7 is compatible
    Info (176445): Device EP4CE22E22A7 is compatible
    Info (176445): Device EP4CE22E22C7 is compatible
    Info (176445): Device EP4CE22E22I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cyclone4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node hvsync:inst|hsync 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node VGA_HSYNC~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 47 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 128 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 6 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:57
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 23% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 11.11 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/cyclone4_demo_src/cyclone4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1153 megabytes
    Info: Processing ended: Mon Jun 01 20:05:19 2015
    Info: Elapsed time: 00:01:41
    Info: Total CPU time (on all processors): 00:01:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/cyclone4_demo_src/cyclone4.fit.smsg.


