#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  5 19:49:39 2019
# Process ID: 29188
# Current directory: /home/floran/Vivado/aivotta/aivotta.runs/toplevel_tta_core_toplevel_0_0_synth_1
# Command line: vivado -log toplevel_tta_core_toplevel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel_tta_core_toplevel_0_0.tcl
# Log file: /home/floran/Vivado/aivotta/aivotta.runs/toplevel_tta_core_toplevel_0_0_synth_1/toplevel_tta_core_toplevel_0_0.vds
# Journal file: /home/floran/Vivado/aivotta/aivotta.runs/toplevel_tta_core_toplevel_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source toplevel_tta_core_toplevel_0_0.tcl -notrace
Command: synth_design -top toplevel_tta_core_toplevel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29378 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.488 ; gain = 87.895 ; free physical = 3851 ; free virtual = 11538
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function bit_width does not always return a value [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/util_pkg.vhdl:153]
WARNING: [Synth 8-2048] function bit_width does not always return a value [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tce_util_pkg.vhdl:176]
INFO: [Synth 8-638] synthesizing module 'toplevel_tta_core_toplevel_0_0' [/home/floran/Vivado/aivotta/aivotta.srcs/sources_1/bd/toplevel/ip/toplevel_tta_core_toplevel_0_0_1/synth/toplevel_tta_core_toplevel_0_0.vhd:119]
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter axi_id_width_g bound to: 12 - type: integer 
	Parameter local_mem_addrw_g bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_toplevel' declared at '/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:9' bound to instance 'U0' of component 'tta_core_toplevel' [/home/floran/Vivado/aivotta/aivotta.srcs/sources_1/bd/toplevel/ip/toplevel_tta_core_toplevel_0_0_1/synth/toplevel_tta_core_toplevel_0_0.vhd:261]
INFO: [Synth 8-638] synthesizing module 'tta_core_toplevel' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:78]
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter axi_id_width_g bound to: 12 - type: integer 
	Parameter local_mem_addrw_g bound to: 0 - type: integer 
	Parameter core_id bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tta_core' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:9' bound to instance 'core' of component 'tta_core' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:446]
INFO: [Synth 8-638] synthesizing module 'tta_core' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:69]
	Parameter core_id bound to: 0 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: bool 
	Parameter debug_logic_g bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tta_core_ifetch' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ifetch.vhdl:32' bound to instance 'inst_fetch' of component 'tta_core_ifetch' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:879]
INFO: [Synth 8-638] synthesizing module 'tta_core_ifetch' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ifetch.vhdl:88]
	Parameter no_glock_loopback_g bound to: 1'b0 
	Parameter bypass_fetchblock_register bound to: 0 - type: bool 
	Parameter bypass_pc_register bound to: 0 - type: bool 
	Parameter bypass_decoder_registers bound to: 0 - type: bool 
	Parameter extra_fetch_cycles bound to: 0 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: bool 
	Parameter debug_logic_g bound to: 1 - type: bool 
	Parameter enable_loop_buffer_g bound to: 0 - type: bool 
	Parameter enable_infloop_buffer_g bound to: 0 - type: bool 
	Parameter enable_irf_g bound to: 0 - type: bool 
	Parameter irf_size_g bound to: 0 - type: integer 
	Parameter pc_init_g bound to: 13'b0000000000000 
INFO: [Synth 8-256] done synthesizing module 'tta_core_ifetch' (1#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ifetch.vhdl:88]
INFO: [Synth 8-3491] module 'tta_core_decompressor' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/idecompressor.vhdl:28' bound to instance 'decomp' of component 'tta_core_decompressor' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:907]
INFO: [Synth 8-638] synthesizing module 'tta_core_decompressor' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/idecompressor.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'tta_core_decompressor' (2#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/idecompressor.vhdl:42]
INFO: [Synth 8-3491] module 'tta_core_decoder' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:8' bound to instance 'inst_decoder' of component 'tta_core_decoder' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:918]
INFO: [Synth 8-638] synthesizing module 'tta_core_decoder' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:93]
WARNING: [Synth 8-6014] Unused sequential element socket_ALU_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:444]
WARNING: [Synth 8-6014] Unused sequential element socket_LSU1_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:448]
WARNING: [Synth 8-6014] Unused sequential element socket_IMM_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:449]
WARNING: [Synth 8-6014] Unused sequential element socket_RF_BOOL_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:450]
WARNING: [Synth 8-6014] Unused sequential element socket_RF32A_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:451]
WARNING: [Synth 8-6014] Unused sequential element socket_vRF1024_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:453]
WARNING: [Synth 8-6014] Unused sequential element socket_gcu_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:455]
WARNING: [Synth 8-6014] Unused sequential element socket_LSU1_o2_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:456]
WARNING: [Synth 8-6014] Unused sequential element socket_dma_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:457]
WARNING: [Synth 8-6014] Unused sequential element socket_add_mul_sub_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:459]
WARNING: [Synth 8-6014] Unused sequential element socket_add_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:461]
WARNING: [Synth 8-6014] Unused sequential element socket_RF32B_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:462]
WARNING: [Synth 8-6014] Unused sequential element socket_FMA_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:465]
WARNING: [Synth 8-6014] Unused sequential element socket_vOPS_o1_bus_cntrl_reg_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:468]
WARNING: [Synth 8-3936] Found unconnected internal register 'move_B1_reg' and it is trimmed from '32' to '31' bits. [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:226]
INFO: [Synth 8-256] done synthesizing module 'tta_core_decoder' (3#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/decoder.vhdl:93]
INFO: [Synth 8-3491] module 'fu_vops' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_vops.vhd:20' bound to instance 'fu_vops_generated' of component 'fu_vops' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1000]
INFO: [Synth 8-638] synthesizing module 'fu_vops' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_vops.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_in2_reg' and it is trimmed from '1024' to '16' bits. [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_vops.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'fu_vops' (4#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_vops.vhd:36]
INFO: [Synth 8-3491] module 'fu_fma_act' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_fma_act.vhd:20' bound to instance 'fu_fma_act_generated' of component 'fu_fma_act' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1015]
INFO: [Synth 8-638] synthesizing module 'fu_fma_act' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_fma_act.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fu_fma_act' (5#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/fu_fma_act.vhd:36]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
	Parameter max_burst_log2_g bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'fu_axi_bc' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:49' bound to instance 'fu_DMA' of component 'fu_axi_bc' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1030]
INFO: [Synth 8-638] synthesizing module 'fu_axi_bc' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:106]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
	Parameter max_burst_log2_g bound to: 10 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'write_channel_axi4_master' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:166' bound to instance 'write_channel' of component 'write_channel_axi4_master' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:399]
INFO: [Synth 8-638] synthesizing module 'write_channel_axi4_master' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:212]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wstrb_tmp_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:287]
INFO: [Synth 8-256] done synthesizing module 'write_channel_axi4_master' (6#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:212]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'read_channel_axi4_master' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:6' bound to instance 'read_channel' of component 'read_channel_axi4_master' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:437]
INFO: [Synth 8-638] synthesizing module 'read_channel_axi4_master' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:49]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_channel_axi4_master' (7#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/axi4_master.vhdl:49]
	Parameter addrw_g bound to: 9 - type: integer 
	Parameter dataw_g bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_fifo' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:26' bound to instance 'burst_fifo' of component 'dual_port_fifo' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:473]
INFO: [Synth 8-638] synthesizing module 'dual_port_fifo' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
	Parameter addrw_g bound to: 9 - type: integer 
	Parameter dataw_g bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_fifo' (8#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
	Parameter addrw_g bound to: 3 - type: integer 
	Parameter dataw_g bound to: 46 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_fifo' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:26' bound to instance 'read_command_fifo' of component 'dual_port_fifo' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:490]
INFO: [Synth 8-638] synthesizing module 'dual_port_fifo__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
	Parameter addrw_g bound to: 3 - type: integer 
	Parameter dataw_g bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_fifo__parameterized1' (8#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
	Parameter addrw_g bound to: 3 - type: integer 
	Parameter dataw_g bound to: 81 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_fifo' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:26' bound to instance 'write_command_fifo' of component 'dual_port_fifo' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:523]
INFO: [Synth 8-638] synthesizing module 'dual_port_fifo__parameterized3' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
	Parameter addrw_g bound to: 3 - type: integer 
	Parameter dataw_g bound to: 81 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_fifo__parameterized3' (8#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/dual_port_fifo.vhdl:43]
WARNING: [Synth 8-6014] Unused sequential element shift_data_r_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:648]
WARNING: [Synth 8-6014] Unused sequential element axi_burst_len_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:802]
INFO: [Synth 8-256] done synthesizing module 'fu_axi_bc' (9#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/block_copier_fu.vhdl:106]
	Parameter addrw_g bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'fu_lsu_simd_32' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:66' bound to instance 'fu_dmem_LSU' of component 'fu_lsu_simd_32' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1076]
INFO: [Synth 8-638] synthesizing module 'fu_lsu_simd_32' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:103]
	Parameter addrw_g bound to: 13 - type: integer 
WARNING: [Synth 8-5858] RAM pipeline_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element opcode_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:224]
WARNING: [Synth 8-6014] Unused sequential element addr_low_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:225]
WARNING: [Synth 8-6014] Unused sequential element elem_offset_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:254]
WARNING: [Synth 8-6014] Unused sequential element addr_low_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:345]
WARNING: [Synth 8-6014] Unused sequential element elem_offset_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:361]
INFO: [Synth 8-256] done synthesizing module 'fu_lsu_simd_32' (10#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/vec_lsu_1024_2.vhdl:103]
	Parameter dataw bound to: 32 - type: integer 
	Parameter busw bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fu_add_mul_sub_always_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:114' bound to instance 'fu_add_mul_sub' of component 'fu_add_mul_sub_always_2' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1101]
INFO: [Synth 8-638] synthesizing module 'fu_add_mul_sub_always_2' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:131]
	Parameter dataw bound to: 32 - type: integer 
	Parameter busw bound to: 32 - type: integer 
	Parameter dataw bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'add_mul_sub_arith' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:76' bound to instance 'fu_arch' of component 'add_mul_sub_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:154]
INFO: [Synth 8-638] synthesizing module 'add_mul_sub_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:91]
	Parameter dataw bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_mul_sub_arith' (11#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'fu_add_mul_sub_always_2' (12#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:131]
	Parameter dataw bound to: 32 - type: integer 
	Parameter busw bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fu_add_always_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:86' bound to instance 'fu_add' of component 'fu_add_always_1' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1116]
INFO: [Synth 8-638] synthesizing module 'fu_add_always_1' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:102]
	Parameter dataw bound to: 32 - type: integer 
	Parameter busw bound to: 32 - type: integer 
	Parameter dataw bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'add_arith' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:56' bound to instance 'fu_arch' of component 'add_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'add_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:71]
	Parameter dataw bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_arith' (13#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'fu_add_always_1' (14#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add.vhdl:102]
	Parameter dataw bound to: 32 - type: integer 
	Parameter shiftw bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:312' bound to instance 'fu_ALU' of component 'fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1130]
INFO: [Synth 8-638] synthesizing module 'fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:331]
	Parameter dataw bound to: 32 - type: integer 
	Parameter shiftw bound to: 5 - type: integer 
	Parameter dataw bound to: 32 - type: integer 
	Parameter shiftw bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:143' bound to instance 'fu_arch' of component 'add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:394]
INFO: [Synth 8-638] synthesizing module 'add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:161]
	Parameter dataw bound to: 32 - type: integer 
	Parameter shiftw bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith' (15#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:161]
INFO: [Synth 8-256] done synthesizing module 'fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2' (16#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl:331]
	Parameter dataw bound to: 1024 - type: integer 
	Parameter rf_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'rf_1wr_1rd_always_1_guarded_0' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:46' bound to instance 'rf_vRF1024' of component 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1145]
INFO: [Synth 8-638] synthesizing module 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 1024 - type: integer 
	Parameter rf_size bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element opc_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rf_1wr_1rd_always_1_guarded_0' (17#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rf_1wr_1rd_always_1_guarded_0' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:46' bound to instance 'rf_RF32A' of component 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1161]
INFO: [Synth 8-638] synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element opc_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized1' (17#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 1 - type: integer 
	Parameter rf_size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'rf_1wr_1rd_always_1_guarded_0' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:46' bound to instance 'rf_RF_BOOL' of component 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1177]
INFO: [Synth 8-638] synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized3' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 1 - type: integer 
	Parameter rf_size bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element opc_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized3' (17#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rf_1wr_1rd_always_1_guarded_0' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:46' bound to instance 'rf_RF32B' of component 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1193]
INFO: [Synth 8-638] synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized5' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element opc_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized5' (17#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rf_1wr_1rd_always_1_guarded_0' declared at '/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:46' bound to instance 'iu_IMM' of component 'rf_1wr_1rd_always_1_guarded_0' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1209]
INFO: [Synth 8-638] synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized7' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
	Parameter dataw bound to: 32 - type: integer 
	Parameter rf_size bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element opc_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rf_1wr_1rd_always_1_guarded_0__parameterized7' (17#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd:87]
INFO: [Synth 8-3491] module 'tta_core_interconn' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:8' bound to instance 'ic' of component 'tta_core_interconn' [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:1225]
INFO: [Synth 8-638] synthesizing module 'tta_core_interconn' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:98]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'ALU_i1' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:242]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_2' (18#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'ALU_i2' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:253]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'FMA_i1' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:264]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_2__parameterized2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_2__parameterized2' (18#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'FMA_i2' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:275]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_1' (19#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'FMA_i3' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:283]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_4' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:6' bound to instance 'LSU1_i1' of component 'tta_core_input_mux_4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:291]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_4' (20#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_4' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:6' bound to instance 'LSU1_i2' of component 'tta_core_input_mux_4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:306]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_4__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_4__parameterized1' (20#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_4' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:6' bound to instance 'RF32A_i1' of component 'tta_core_input_mux_4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:321]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_4__parameterized3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_4__parameterized3' (20#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_4.vhdl:24]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_3' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:6' bound to instance 'RF32B_i1' of component 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:336]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:22]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_3' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:22]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'RF_BOOL_i1' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:349]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_1__parameterized2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_1__parameterized2' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'add_i1' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:357]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'add_i2' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:368]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_1__parameterized4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_1__parameterized4' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_3' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:6' bound to instance 'add_mul_sub_i1' of component 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:376]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'add_mul_sub_i2' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:389]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'dma_i1' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:397]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'dma_i2' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:405]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'dma_i3' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:413]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'gcu_i1' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:421]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_1__parameterized6' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_1__parameterized6' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:17]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'gcu_i2' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:429]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'vOPS_i1' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:437]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_2__parameterized4' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_2__parameterized4' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'vOPS_i2' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:448]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_1' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_1.vhdl:6' bound to instance 'vOPS_i3' of component 'tta_core_input_mux_1' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:459]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_2' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:6' bound to instance 'vRF1024_i1' of component 'tta_core_input_mux_2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:467]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_2__parameterized6' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_2__parameterized6' (21#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_2.vhdl:20]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 32 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 1024 - type: integer 
	Parameter BUSW_7 bound to: 20 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_8' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_8.vhdl:6' bound to instance 'B1_bus_mux_inst' of component 'tta_core_input_mux_8' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:478]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_8' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_8.vhdl:32]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 32 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 1024 - type: integer 
	Parameter BUSW_7 bound to: 20 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_8' (22#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_8.vhdl:32]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 1 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 13 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 32 - type: integer 
	Parameter BUSW_7 bound to: 32 - type: integer 
	Parameter BUSW_8 bound to: 32 - type: integer 
	Parameter BUSW_9 bound to: 1024 - type: integer 
	Parameter BUSW_10 bound to: 4 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_11' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_11.vhdl:6' bound to instance 'B2_bus_mux_inst' of component 'tta_core_input_mux_11' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:501]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_11' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_11.vhdl:38]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 1 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 13 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 32 - type: integer 
	Parameter BUSW_7 bound to: 32 - type: integer 
	Parameter BUSW_8 bound to: 32 - type: integer 
	Parameter BUSW_9 bound to: 1024 - type: integer 
	Parameter BUSW_10 bound to: 4 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_11' (23#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_11.vhdl:38]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 32 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 7 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_7' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_7.vhdl:6' bound to instance 'B3_bus_mux_inst' of component 'tta_core_input_mux_7' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:530]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_7' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_7.vhdl:30]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter BUSW_3 bound to: 32 - type: integer 
	Parameter BUSW_4 bound to: 32 - type: integer 
	Parameter BUSW_5 bound to: 32 - type: integer 
	Parameter BUSW_6 bound to: 7 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_7' (24#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_7.vhdl:30]
	Parameter BUSW_0 bound to: 32 - type: integer 
	Parameter BUSW_1 bound to: 32 - type: integer 
	Parameter BUSW_2 bound to: 32 - type: integer 
	Parameter DATAW bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_3' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:6' bound to instance 'B5_bus_mux_inst' of component 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:552]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter BUSW_2 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_3' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:6' bound to instance 'vB1024B_bus_mux_inst' of component 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:565]
INFO: [Synth 8-638] synthesizing module 'tta_core_input_mux_3__parameterized2' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:22]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter BUSW_2 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tta_core_input_mux_3__parameterized2' (24#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:22]
	Parameter BUSW_0 bound to: 1024 - type: integer 
	Parameter BUSW_1 bound to: 1024 - type: integer 
	Parameter BUSW_2 bound to: 1024 - type: integer 
	Parameter DATAW bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'tta_core_input_mux_3' declared at '/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/input_mux_3.vhdl:6' bound to instance 'vB1024c_bus_mux_inst' of component 'tta_core_input_mux_3' [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:578]
INFO: [Synth 8-256] done synthesizing module 'tta_core_interconn' (25#1) [/home/floran/Documents/TCE/aivotta/proge-output/gcu_ic/ic.vhdl:98]
WARNING: [Synth 8-3848] Net ic_simm_cntrl_B1_wire in module/entity tta_core does not have driver. [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:212]
WARNING: [Synth 8-3848] Net ic_simm_cntrl_B2_wire in module/entity tta_core does not have driver. [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:214]
WARNING: [Synth 8-3848] Net ic_simm_cntrl_B3_wire in module/entity tta_core does not have driver. [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:216]
INFO: [Synth 8-256] done synthesizing module 'tta_core' (26#1) [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/tta_core.vhdl:69]
	Parameter core_count_g bound to: 1 - type: integer 
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter axi_id_width_g bound to: 12 - type: integer 
	Parameter imem_addr_width_g bound to: 13 - type: integer 
	Parameter imem_data_width_g bound to: 85 - type: integer 
	Parameter bus_count_g bound to: 69 - type: integer 
	Parameter local_mem_addrw_g bound to: 0 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: integer 
	Parameter axi_offset_g bound to: 0 - type: integer 
	Parameter full_debugger_g bound to: 1 - type: integer 
	Parameter dmem_data_width_g bound to: 1024 - type: integer 
	Parameter dmem_addr_width_g bound to: 6 - type: integer 
	Parameter pmem_data_width_g bound to: 0 - type: integer 
	Parameter pmem_addr_width_g bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tta_accel' declared at '/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-accel.vhdl:50' bound to instance 'tta_accel_0' of component 'tta_accel' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:502]
INFO: [Synth 8-638] synthesizing module 'tta_accel' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-accel.vhdl:180]
	Parameter core_count_g bound to: 1 - type: integer 
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter axi_id_width_g bound to: 12 - type: integer 
	Parameter imem_data_width_g bound to: 85 - type: integer 
	Parameter imem_addr_width_g bound to: 13 - type: integer 
	Parameter dmem_data_width_g bound to: 1024 - type: integer 
	Parameter dmem_addr_width_g bound to: 6 - type: integer 
	Parameter pmem_data_width_g bound to: 0 - type: integer 
	Parameter pmem_addr_width_g bound to: 0 - type: integer 
	Parameter bus_count_g bound to: 69 - type: integer 
	Parameter local_mem_addrw_g bound to: 0 - type: integer 
	Parameter axi_offset_g bound to: 0 - type: integer 
	Parameter full_debugger_g bound to: 1 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tta_axislave' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-axislave.vhdl:106]
	Parameter axi_addrw_g bound to: 19 - type: integer 
	Parameter axi_dataw_g bound to: 32 - type: integer 
	Parameter axi_idw_g bound to: 12 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_stall_r_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-axislave.vhdl:284]
WARNING: [Synth 8-6014] Unused sequential element axi_addr_v_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-axislave.vhdl:403]
INFO: [Synth 8-256] done synthesizing module 'tta_axislave' (27#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-axislave.vhdl:106]
INFO: [Synth 8-638] synthesizing module 'membus_splitter' [/home/floran/Documents/TCE/aivotta/proge-output/platform/membus_splitter.vhdl:91]
	Parameter core_count_g bound to: 1 - type: integer 
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter axi_data_width_g bound to: 32 - type: integer 
	Parameter ctrl_addr_width_g bound to: 8 - type: integer 
	Parameter imem_addr_width_g bound to: 17 - type: integer 
	Parameter dmem_addr_width_g bound to: 13 - type: integer 
	Parameter pmem_addr_width_g bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'membus_splitter' (28#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/membus_splitter.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'debugger' [/home/floran/Documents/TCE/aivotta/proge-output/platform/debugger.vhdl:101]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 8 - type: integer 
	Parameter nof_bustraces_g bound to: 76 - type: integer 
	Parameter axi_addr_width_g bound to: 19 - type: integer 
	Parameter imem_data_width_g bound to: 85 - type: integer 
	Parameter imem_addr_width_g bound to: 13 - type: integer 
	Parameter dmem_data_width_g bound to: 1024 - type: integer 
	Parameter dmem_addr_width_g bound to: 6 - type: integer 
	Parameter pmem_data_width_g bound to: 0 - type: integer 
	Parameter pmem_addr_width_g bound to: 0 - type: integer 
	Parameter bus_count_g bound to: 69 - type: integer 
	Parameter core_count_g bound to: 1 - type: integer 
	Parameter num_pc_breakpoints_g bound to: 2 - type: integer 
	Parameter num_cc_breakpoints_g bound to: 1 - type: integer 
	Parameter core_id_width_g bound to: 1 - type: integer 
	Parameter core_id_g bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dbregbank' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:198]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_width_g bound to: 8 - type: integer 
	Parameter num_pc_breakpoints_g bound to: 2 - type: integer 
	Parameter num_cc_breakpoints_g bound to: 1 - type: integer 
	Parameter imem_data_width_g bound to: 85 - type: integer 
	Parameter imem_addr_width_g bound to: 13 - type: integer 
	Parameter dmem_data_width_g bound to: 1024 - type: integer 
	Parameter dmem_addr_width_g bound to: 6 - type: integer 
	Parameter pmem_data_width_g bound to: 0 - type: integer 
	Parameter pmem_addr_width_g bound to: 0 - type: integer 
	Parameter bus_count_g bound to: 69 - type: integer 
	Parameter core_count_g bound to: 1 - type: integer 
	Parameter core_id_width_g bound to: 1 - type: integer 
	Parameter core_id_g bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'status_register' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
	Parameter reg_width_g bound to: 6 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dout_reg' in module 'status_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'status_register' (29#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'status_register__parameterized0' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
	Parameter reg_width_g bound to: 13 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dout_reg' in module 'status_register__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'status_register__parameterized0' (29#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'status_register__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
	Parameter reg_width_g bound to: 32 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:74]
INFO: [Synth 8-256] done synthesizing module 'status_register__parameterized1' (29#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'control_register' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
	Parameter reg_width_g bound to: 13 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
	Parameter reset_val_g bound to: 0 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dout_reg' in module 'control_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:105]
INFO: [Synth 8-256] done synthesizing module 'control_register' (30#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
INFO: [Synth 8-638] synthesizing module 'control_register__parameterized0' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
	Parameter reg_width_g bound to: 32 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
	Parameter reset_val_g bound to: 0 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:113]
INFO: [Synth 8-256] done synthesizing module 'control_register__parameterized0' (30#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
INFO: [Synth 8-638] synthesizing module 'control_register__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
	Parameter reg_width_g bound to: 12 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
	Parameter reset_val_g bound to: 0 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dout_reg' in module 'control_register__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:105]
INFO: [Synth 8-256] done synthesizing module 'control_register__parameterized1' (30#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
INFO: [Synth 8-638] synthesizing module 'control_register__parameterized2' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
	Parameter reg_width_g bound to: 1 - type: integer 
	Parameter output_width_g bound to: 32 - type: integer 
	Parameter reset_val_g bound to: 1 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'dout_reg' in module 'control_register__parameterized2' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:105]
INFO: [Synth 8-256] done synthesizing module 'control_register__parameterized2' (30#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:100]
WARNING: [Synth 8-6014] Unused sequential element regix_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:413]
WARNING: [Synth 8-3848] Net bp3 in module/entity dbregbank does not have driver. [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:183]
WARNING: [Synth 8-3848] Net bp4 in module/entity dbregbank does not have driver. [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:184]
INFO: [Synth 8-256] done synthesizing module 'dbregbank' (31#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:198]
INFO: [Synth 8-638] synthesizing module 'dbsm' [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbsm-rtl.vhdl:46]
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter pc_width_g bound to: 13 - type: integer 
	Parameter num_pc_breakpoints_g bound to: 2 - type: integer 
	Parameter num_cc_breakpoints_g bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bpcc_type_r_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbsm-rtl.vhdl:79]
WARNING: [Synth 8-6014] Unused sequential element bp_next_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbsm-rtl.vhdl:130]
INFO: [Synth 8-256] done synthesizing module 'dbsm' (32#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbsm-rtl.vhdl:46]
INFO: [Synth 8-256] done synthesizing module 'debugger' (33#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/debugger.vhdl:101]
INFO: [Synth 8-638] synthesizing module 'almaif_axi_expander' [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:89]
	Parameter mem_dataw_g bound to: 1024 - type: integer 
	Parameter mem_addrw_g bound to: 6 - type: integer 
	Parameter axi_dataw_g bound to: 32 - type: integer 
	Parameter axi_addrw_g bound to: 19 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[3] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[2] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[1] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[0] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_iter_v_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:180]
INFO: [Synth 8-256] done synthesizing module 'almaif_axi_expander' (34#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:89]
INFO: [Synth 8-638] synthesizing module 'almaif_axi_expander__parameterized0' [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:89]
	Parameter mem_dataw_g bound to: 85 - type: integer 
	Parameter mem_addrw_g bound to: 13 - type: integer 
	Parameter axi_dataw_g bound to: 32 - type: integer 
	Parameter axi_addrw_g bound to: 19 - type: integer 
	Parameter sync_reset_g bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[3] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[2] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[1] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_data_v_reg[0] was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:179]
WARNING: [Synth 8-6014] Unused sequential element fifo_iter_v_reg was removed.  [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:180]
INFO: [Synth 8-256] done synthesizing module 'almaif_axi_expander__parameterized0' (34#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/almaif_axi_expander.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'tta_accel' (35#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta-accel.vhdl:180]
	Parameter dataw_g bound to: 85 - type: integer 
	Parameter addrw_g bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'xilinx_dp_blockram' declared at '/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:44' bound to instance 'onchip_mem_INSTR' of component 'xilinx_dp_blockram' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:607]
INFO: [Synth 8-638] synthesizing module 'xilinx_dp_blockram' [/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:77]
	Parameter addrw_g bound to: 13 - type: integer 
	Parameter dataw_g bound to: 85 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xilinx_dp_blockram' (36#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:77]
	Parameter dataw_g bound to: 1024 - type: integer 
	Parameter addrw_g bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'xilinx_dp_blockram' declared at '/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:44' bound to instance 'onchip_mem_data' of component 'xilinx_dp_blockram' [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:633]
INFO: [Synth 8-638] synthesizing module 'xilinx_dp_blockram__parameterized1' [/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:77]
	Parameter addrw_g bound to: 6 - type: integer 
	Parameter dataw_g bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xilinx_dp_blockram__parameterized1' (36#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/xilinx_dp_blockram.vhdl:77]
INFO: [Synth 8-256] done synthesizing module 'tta_core_toplevel' (37#1) [/home/floran/Documents/TCE/aivotta/proge-output/platform/tta_core_toplevel.vhdl:78]
INFO: [Synth 8-256] done synthesizing module 'toplevel_tta_core_toplevel_0_0' (38#1) [/home/floran/Vivado/aivotta/aivotta.srcs/sources_1/bd/toplevel/ip/toplevel_tta_core_toplevel_0_0_1/synth/toplevel_tta_core_toplevel_0_0.vhd:119]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[16]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[15]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[14]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[13]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[12]
WARNING: [Synth 8-3331] design almaif_axi_expander has unconnected port axi_aaddr_in[11]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[12]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[11]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[10]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[9]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[8]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[7]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[6]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[5]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[4]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[3]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[2]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[1]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp3[0]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[12]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[11]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[10]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[9]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[8]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[7]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[6]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[5]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[4]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[3]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[2]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[1]
WARNING: [Synth 8-3331] design dbregbank has unconnected port bp4[0]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[16]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[15]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[14]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[13]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[12]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[11]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[10]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[9]
WARNING: [Synth 8-3331] design debugger has unconnected port aaddr_in[8]
WARNING: [Synth 8-3331] design debugger has unconnected port astrb_in[3]
WARNING: [Synth 8-3331] design debugger has unconnected port astrb_in[2]
WARNING: [Synth 8-3331] design debugger has unconnected port astrb_in[1]
WARNING: [Synth 8-3331] design debugger has unconnected port astrb_in[0]
WARNING: [Synth 8-3331] design almaif_axi_expander__parameterized0 has unconnected port axi_aaddr_in[16]
WARNING: [Synth 8-3331] design almaif_axi_expander__parameterized0 has unconnected port axi_aaddr_in[15]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[14]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[13]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[12]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[11]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[10]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[9]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[7]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[6]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[5]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[4]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[3]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[2]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[1]
WARNING: [Synth 8-3331] design membus_splitter has unconnected port aaddr_in[0]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1023]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1022]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1021]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1020]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1019]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1018]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1017]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1016]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1015]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1014]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1013]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1012]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1011]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1010]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1009]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1008]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1007]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1006]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1005]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1004]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1003]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1002]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1001]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[1000]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[999]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[998]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[997]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[996]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[995]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[994]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[993]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[992]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[991]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[990]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[989]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[988]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[987]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[986]
WARNING: [Synth 8-3331] design tta_core_input_mux_11 has unconnected port databus9[985]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1790.613 ; gain = 627.020 ; free physical = 2870 ; free virtual = 10565
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.613 ; gain = 627.020 ; free physical = 2856 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.613 ; gain = 627.020 ; free physical = 2856 ; free virtual = 10551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2668.352 ; gain = 11.000 ; free physical = 2770 ; free virtual = 10333
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 3359 ; free virtual = 10923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 3359 ; free virtual = 10923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:10 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 3358 ; free virtual = 10923
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "squash_B3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "squash_B2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "squash_B5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_vB1024c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_vB1024B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_B4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_B3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "squash_B2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "squash_B5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_vB1024c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_vB1024B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "squash_B4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "socket_LSU1_i1_bus_cntrl_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "socket_LSU1_i2_bus_cntrl_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "socket_RF32A_i1_bus_cntrl_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "socket_add_mul_sub_i1_bus_cntrl_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "socket_RF32B_i1_bus_cntrl_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B2_src_sel_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B3_src_sel_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B5_src_sel_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vB1024B_src_sel_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vB1024c_src_sel_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_vreduce32x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_vbcast16x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_truncwh32x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_shlsame16x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_insertelem16x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out1_cycle_0_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_xnorpopcountacc32x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_max16x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_mac16x32to32x32_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_geu16x32to32x1_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "operation_ge32x32to32x1_cycle_0_trigger" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out1_cycle_0_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'write_channel_axi4_master'
INFO: [Synth 8-5546] ROM "write_iter_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'read_channel_axi4_master'
INFO: [Synth 8-5546] ROM "read_iter_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_done_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstrb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result_long_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result_short_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result_mid_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tta_axislave'
INFO: [Synth 8-5546] ROM "s_axi_bid_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "avalid_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aaddr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "burst_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_ready |                              001 |                               00
           s_waitawready |                              010 |                               01
             s_writedata |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'write_channel_axi4_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_ready |                              001 |                               00
           s_waitarready |                              010 |                               01
              s_readdata |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'read_channel_axi4_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_ready |                              000 |                              000
            s_write_data |                              001 |                              001
          s_finish_write |                              010 |                              010
             s_read_data |                              011 |                              011
           s_finish_read |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'tta_axislave'
INFO: [Synth 8-3971] The signal RAM_ARR_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal RAM_ARR_reg was recognized as a true dual port RAM template.
Block RAM RAM_ARR_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 4883 ; free virtual = 12424
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/core/ic/add_i2' (tta_core_input_mux_1__parameterized4) to 'U0/core/ic/dma_i2'
INFO: [Synth 8-223] decloning instance 'U0/core/ic/dma_i3' (tta_core_input_mux_1__parameterized4) to 'U0/core/ic/vOPS_i3'

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |fu_fma_act__GB0                         |           1|     32230|
|2     |fu_fma_act__GB1                         |           1|      5624|
|3     |fu_fma_act__GB2                         |           1|      6014|
|4     |fu_lsu_simd_32__GB0                     |           1|     34955|
|5     |fu_lsu_simd_32__GB1                     |           1|     11033|
|6     |tta_core__GCB0                          |           1|     35226|
|7     |rf_1wr_1rd_always_1_guarded_0           |           1|     15407|
|8     |tta_core__GCB2                          |           1|     10113|
|9     |case__493__GD                           |           1|    129024|
|10    |xilinx_dp_blockram__parameterized1__GB1 |           1|      4128|
|11    |case__504__GD                           |           1|     22184|
|12    |case__503__GD                           |           1|     17568|
|13    |case__502__GD                           |           1|     12960|
|14    |case__494__GD                           |           1|    129024|
|15    |case__499__GD                           |           1|     22184|
|16    |case__498__GD                           |           1|     17568|
|17    |xilinx_dp_blockram__parameterized1__GB8 |           1|     12598|
|18    |xilinx_dp_blockram__parameterized1__GB9 |           1|     25558|
|19    |reg__290                                |           1|      2048|
|20    |tta_core_toplevel__GC0                  |           1|     16973|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register bustraces_reg_reg [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:283]
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
	  33 Input     16 Bit       Adders := 32    
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 11    
	   3 Input      3 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 33    
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	             2208 Bit    Registers := 1     
	             1024 Bit    Registers := 17    
	              128 Bit    Registers := 2     
	               88 Bit    Registers := 4     
	               85 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 68    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 110   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             704K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	              648 Bit         RAMs := 1     
	              368 Bit         RAMs := 1     
+---Muxes : 
	   8 Input   1024 Bit        Muxes := 2     
	   2 Input   1024 Bit        Muxes := 785   
	   4 Input   1024 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 5     
	   6 Input    128 Bit        Muxes := 1     
	  10 Input    128 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 62    
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 54    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 65    
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 283   
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register bustraces_reg_reg [/home/floran/Documents/TCE/aivotta/proge-output/platform/dbregbank.vhdl:283]
Hierarchical RTL Component report 
Module fu_fma_act 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 32    
+---XORs : 
	   2 Input     32 Bit         XORs := 32    
+---Registers : 
	             1024 Bit    Registers := 3     
+---Muxes : 
	   8 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module fu_lsu_simd_32 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 9     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   6 Input    128 Bit        Muxes := 1     
	  10 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module rf_1wr_1rd_always_1_guarded_0 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 4     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module tta_core_input_mux_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tta_core_input_mux_2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tta_core_input_mux_2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module tta_core_input_mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
Module tta_core_input_mux_4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 1     
Module tta_core_input_mux_4__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tta_core_input_mux_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module tta_core_input_mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tta_core_input_mux_3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module tta_core_input_mux_2__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module tta_core_input_mux_2__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module tta_core_input_mux_2__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module tta_core_input_mux_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module tta_core_input_mux_3__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
Module tta_core_input_mux_3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
Module fu_vops 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     32 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input   1024 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module tta_core_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 41    
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 17    
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 86    
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module write_channel_axi4_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
Module read_channel_axi4_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 17    
Module dual_port_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dual_port_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              368 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 1     
Module dual_port_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               81 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              648 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
Module fu_axi_bc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 9     
Module add_mul_sub_arith 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fu_add_mul_sub_always_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module add_arith 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module fu_add_always_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rf_1wr_1rd_always_1_guarded_0__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module rf_1wr_1rd_always_1_guarded_0__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rf_1wr_1rd_always_1_guarded_0__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module rf_1wr_1rd_always_1_guarded_0__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tta_core_ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               85 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_dp_blockram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 766   
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module tta_axislave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   5 Input      1 Bit        Muxes := 29    
Module membus_splitter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
Module almaif_axi_expander__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module status_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module status_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module status_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module status_register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module status_register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module status_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module dbregbank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             2208 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
Module dbsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module debugger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module almaif_axi_expander 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module xilinx_dp_blockram 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	             704K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 62    
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: Generating DSP data_out1_cycle_0_r0, operation Mode is: C+A*B.
DSP Report: operator data_out1_cycle_0_r0 is absorbed into DSP data_out1_cycle_0_r0.
DSP Report: operator data_out1_cycle_0_r1 is absorbed into DSP data_out1_cycle_0_r0.
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[10] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port O29[10] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port O29[2] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port O29[1] driven by constant 0
WARNING: [Synth 8-3917] design fu_lsu_simd_32__GB1 has port O29[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[512]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[513]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[513]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[514]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[514]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[515]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[515]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[516]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[516]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[517]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[517]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[518]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[518]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[519]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[519]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[520]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[520]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[521]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[521]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[522]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[522]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[523]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[523]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[524]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[524]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[525]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[525]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[526]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[526]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[527]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[527]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[528]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[528]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[529]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[529]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[530]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[530]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[531]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[531]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[532]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[532]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[533]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[533]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[534]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[534]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[535]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[535]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[536]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[536]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[537]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[537]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[538]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[538]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[539]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[539]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[540]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[540]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[541]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[541]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[542]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[542]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[543]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[543]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[544]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[544]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[545]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[545]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[546]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[546]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[547]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[547]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[548]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[548]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[549]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[549]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[550]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[550]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[551]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[551]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[552]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[552]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[553]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[553]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[554]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[554]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[555]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[555]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[556]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[556]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[557]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[557]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[558]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[558]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[559]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[559]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[560]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[560]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[561]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[561]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[562]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[562]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[563]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[563]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[564]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[564]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[565]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[565]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[566]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[566]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[567]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[567]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[568]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[568]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[569]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[569]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[570]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[570]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[571]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[571]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[572]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[572]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[573]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[573]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[574]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[574]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[575]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[575]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[576]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[576]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[577]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[577]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[578]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[578]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[579]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[579]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[580]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[580]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[581]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[581]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[582]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[582]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[583]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[583]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[584]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[584]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[585]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[585]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[586]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[586]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[587]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[587]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[588]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[588]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[589]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[589]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[590]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[590]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[591]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[591]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[592]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[592]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[593]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[593]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[594]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[594]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[595]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[595]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[596]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[596]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[597]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[597]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[598]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[598]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[599]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[599]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[600]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[600]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[601]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[601]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[602]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[602]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[603]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[603]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[604]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[604]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[605]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[605]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[606]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[606]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[607]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[607]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[608]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[608]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[609]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[609]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[610]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[610]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[611]'
INFO: [Synth 8-3886] merging instance 'fu_vops_generated/data_out1_cycle_0_r_reg[611]' (FDRE) to 'fu_vops_generated/data_out1_cycle_0_r_reg[612]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fu_vops_generated/\data_out1_cycle_0_r_reg[1023] )
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[31]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[30]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[29]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[28]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[27]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[26]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[25]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[24]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[23]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[22]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[21]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[20]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[19]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[18]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[17]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[16]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[15]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[14]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[13]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[12]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[11]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[10]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[9]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[8]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[7]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[6]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in3_r_reg[5]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1023]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1022]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1021]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1020]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1019]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1018]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1017]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1016]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1015]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1014]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1013]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1012]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1011]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1010]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1009]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1008]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1007]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1006]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1005]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1004]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1003]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1002]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1001]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[1000]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[999]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[998]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[997]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[996]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[995]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[994]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[993]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[992]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[991]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[990]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[989]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[988]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[987]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[986]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[985]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[984]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[983]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[982]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[981]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[980]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[979]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[978]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[977]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[976]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[975]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[974]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[973]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[972]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[971]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[970]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[969]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[968]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[967]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[966]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[965]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[964]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[963]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[962]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[961]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[960]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[959]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[958]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[957]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[956]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[955]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[954]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[953]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[952]) is unused and will be removed from module fu_vops.
WARNING: [Synth 8-3332] Sequential element (shadow_in2_r_reg[951]) is unused and will be removed from module fu_vops.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "write_channel/write_iter_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_channel/write_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_channel/read_iter_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_channel/read_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:99]
DSP Report: Generating DSP fu_arch/multOp, operation Mode is: A*B.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: Generating DSP fu_arch/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: Generating DSP fu_arch/multOp, operation Mode is: A*B.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: Generating DSP fu_arch/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
DSP Report: operator fu_arch/multOp is absorbed into DSP fu_arch/multOp.
INFO: [Synth 8-5545] ROM "reg_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rf_RF_BOOL/reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rf_RF_BOOL/reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s_axi_bid_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "avalid_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aaddr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "burst_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal RAM_ARR_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tta_accel_0/\dbg_gen[0].debugger_i/dbregbank_1 /\sreg_tta_status/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tta_accel_0/\dbg_gen[0].debugger_i/dbregbank_1 /\sreg_tta_status/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tta_accel_0/\tta_axislave_1/s_axi_rresp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tta_accel_0/\tta_axislave_1/s_axi_bresp_r_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:09 ; elapsed = 00:05:08 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 3014 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_dp_blockram__parameterized1: | RAM_ARR_reg | 64 x 1024(WRITE_FIRST) | W | R | 64 x 1024(WRITE_FIRST) | W | R | Port A and B     | 0      | 32     | 
|xilinx_dp_blockram:                 | RAM_ARR_reg | 8 K x 88(WRITE_FIRST)  | W | R | 8 K x 88(WRITE_FIRST)  | W | R | Port A and B     | 0      | 22     | 
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives                   | 
+------------+--------------------------------+-----------+----------------------+------------------------------+
|fu_DMA      | write_command_fifo/RAM_ARR_reg | Implied   | 8 x 81               | RAM32M x 14                  | 
|fu_DMA      | burst_fifo/RAM_ARR_reg         | Implied   | 512 x 32             | RAM64X1D x 16  RAM64M x 80   | 
|fu_DMA      | read_command_fifo/RAM_ARR_reg  | Implied   | 8 x 46               | RAM32M x 8                   | 
+------------+--------------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_fma_act              | C+A*B          | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fu_add_mul_sub_always_2 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fu_add_mul_sub_always_2 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fu_add_mul_sub_always_2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fu_add_mul_sub_always_2 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance onchip_mem_datai_9/i_25/RAM_ARR_reg_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_4_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_4_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_6_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_6_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_8_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_8_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_8_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0i_18/onchip_mem_INSTR/i_15/RAM_ARR_reg_8_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |fu_fma_act__GB0                         |           1|     23111|
|2     |fu_fma_act__GB1                         |           1|      4707|
|3     |fu_fma_act__GB2                         |           1|      5159|
|4     |fu_lsu_simd_32__GB0                     |           1|     21674|
|5     |fu_lsu_simd_32__GB1                     |           1|      1627|
|6     |tta_core__GCB0                          |           1|     29903|
|7     |rf_1wr_1rd_always_1_guarded_0           |           1|     11292|
|8     |tta_core__GCB2                          |           1|      6893|
|9     |case__493__GD                           |           1|         0|
|10    |xilinx_dp_blockram__parameterized1__GB1 |           1|      7201|
|11    |case__504__GD                           |           1|         8|
|12    |case__503__GD                           |           1|         0|
|13    |case__502__GD                           |           1|         0|
|14    |case__494__GD                           |           1|         0|
|15    |case__499__GD                           |           1|         8|
|16    |case__498__GD                           |           1|         0|
|17    |xilinx_dp_blockram__parameterized1__GB8 |           1|       535|
|18    |xilinx_dp_blockram__parameterized1__GB9 |           1|       535|
|19    |reg__290                                |           1|      1025|
|20    |tta_core_toplevel__GC0                  |           1|      9730|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:25 ; elapsed = 00:05:28 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2849 ; free virtual = 10501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:05:33 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2827 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_dp_blockram__parameterized1: | RAM_ARR_reg | 64 x 1024(WRITE_FIRST) | W | R | 64 x 1024(WRITE_FIRST) | W | R | Port A and B     | 0      | 32     | 
|xilinx_dp_blockram:                 | RAM_ARR_reg | 8 K x 88(WRITE_FIRST)  | W | R | 8 K x 88(WRITE_FIRST)  | W | R | Port A and B     | 0      | 22     | 
+------------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+--------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives                   | 
+------------+--------------------------------+-----------+----------------------+------------------------------+
|fu_DMA      | write_command_fifo/RAM_ARR_reg | Implied   | 8 x 81               | RAM32M x 14                  | 
|fu_DMA      | burst_fifo/RAM_ARR_reg         | Implied   | 512 x 32             | RAM64X1D x 16  RAM64M x 80   | 
|fu_DMA      | read_command_fifo/RAM_ARR_reg  | Implied   | 8 x 46               | RAM32M x 8                   | 
+------------+--------------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |fu_fma_act__GB0                         |           1|     23111|
|2     |fu_fma_act__GB1                         |           1|      4707|
|3     |fu_fma_act__GB2                         |           1|      5159|
|4     |fu_lsu_simd_32__GB0                     |           1|     21081|
|5     |fu_lsu_simd_32__GB1                     |           1|      1539|
|6     |tta_core__GCB0                          |           1|     29903|
|7     |rf_1wr_1rd_always_1_guarded_0           |           1|     11284|
|8     |tta_core__GCB2                          |           1|      6886|
|9     |xilinx_dp_blockram__parameterized1__GB1 |           1|      7201|
|10    |case__504__GD                           |           1|         8|
|11    |case__499__GD                           |           1|         8|
|12    |xilinx_dp_blockram__parameterized1__GB8 |           1|       535|
|13    |xilinx_dp_blockram__parameterized1__GB9 |           1|       535|
|14    |reg__290                                |           1|      1025|
|15    |tta_core_toplevel__GC0                  |           1|      9730|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:48 ; elapsed = 00:06:00 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2197 ; free virtual = 9858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |fu_fma_act__GB0                         |           1|      8866|
|2     |fu_fma_act__GB1                         |           1|      1192|
|3     |fu_fma_act__GB2                         |           1|      1174|
|4     |fu_lsu_simd_32__GB0                     |           1|     10874|
|5     |fu_lsu_simd_32__GB1                     |           1|      1176|
|6     |tta_core__GCB0                          |           1|      9971|
|7     |rf_1wr_1rd_always_1_guarded_0           |           1|      5125|
|8     |tta_core__GCB2                          |           1|      4394|
|9     |xilinx_dp_blockram__parameterized1__GB1 |           1|      3105|
|10    |case__504__GD                           |           1|         8|
|11    |case__499__GD                           |           1|         8|
|12    |xilinx_dp_blockram__parameterized1__GB8 |           1|       138|
|13    |xilinx_dp_blockram__parameterized1__GB9 |           1|       138|
|14    |reg__290                                |           1|      1025|
|15    |tta_core_toplevel__GC0                  |           1|      5599|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:158]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/floran/Documents/TCE/aivotta/proge-output/vhdl/add_mul_sub.vhdl:159]
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1016] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1017] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1018] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1019] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1020] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1021] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1022] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/tta_accel_0_data_b_adata_out_wire [1023] is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [0] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [1] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [2] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [3] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [4] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/core_fu_dmem_LSU_aaddr_out_wire [5] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/onchip_mem_data/b_enable  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \U0/onchip_mem_data/a_enable  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:59 ; elapsed = 00:06:12 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2162 ; free virtual = 9853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:00 ; elapsed = 00:06:12 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2162 ; free virtual = 9853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:02 ; elapsed = 00:06:15 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2156 ; free virtual = 9847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:06:15 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2156 ; free virtual = 9847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:05 ; elapsed = 00:06:18 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2156 ; free virtual = 9847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:06 ; elapsed = 00:06:18 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2156 ; free virtual = 9847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|toplevel_tta_core_toplevel_0_0 | U0/core/fu_dmem_LSU/pipeline_r_reg[3][addr_low][3] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+-------------------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1018|
|2     |DSP48E1    |    32|
|3     |DSP48E1_1  |     3|
|4     |LUT1       |     6|
|5     |LUT2       |   930|
|6     |LUT3       |  7554|
|7     |LUT4       |  3580|
|8     |LUT5       |  6627|
|9     |LUT6       | 12938|
|10    |MUXF7      |   747|
|11    |MUXF8      |   197|
|12    |RAM32M     |    22|
|13    |RAM64M     |    80|
|14    |RAM64X1D   |    16|
|15    |RAMB36E1   |    32|
|16    |RAMB36E1_1 |    22|
|17    |SRL16E     |     4|
|18    |FDCE       | 10635|
|19    |FDPE       |     4|
|20    |FDRE       |  8996|
|21    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                        |Module                                                           |Cells |
+------+------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                             |                                                                 | 53448|
|2     |  U0                                            |tta_core_toplevel                                                | 53424|
|3     |    core                                        |tta_core                                                         | 43309|
|4     |      fu_fma_act_generated                      |fu_fma_act                                                       |  3104|
|5     |      fu_add                                    |fu_add_always_1                                                  |   136|
|6     |        fu_arch                                 |add_arith                                                        |    40|
|7     |      fu_ALU                                    |fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2 |   638|
|8     |        fu_arch                                 |add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith       |   131|
|9     |      fu_DMA                                    |fu_axi_bc                                                        |  1280|
|10    |        burst_fifo                              |dual_port_fifo                                                   |   304|
|11    |        read_channel                            |read_channel_axi4_master                                         |   207|
|12    |        read_command_fifo                       |dual_port_fifo__parameterized1                                   |   124|
|13    |        write_channel                           |write_channel_axi4_master                                        |   168|
|14    |        write_command_fifo                      |dual_port_fifo__parameterized3                                   |   206|
|15    |      fu_add_mul_sub                            |fu_add_mul_sub_always_2                                          |   235|
|16    |        fu_arch                                 |add_mul_sub_arith                                                |    70|
|17    |      fu_dmem_LSU                               |fu_lsu_simd_32                                                   |  6156|
|18    |      fu_vops_generated                         |fu_vops                                                          |  1565|
|19    |      ic                                        |tta_core_interconn                                               |  5117|
|20    |        ALU_i1                                  |tta_core_input_mux_2                                             |    32|
|21    |        ALU_i2                                  |tta_core_input_mux_2_5                                           |    32|
|22    |        B1_bus_mux_inst                         |tta_core_input_mux_8                                             |    96|
|23    |        B2_bus_mux_inst                         |tta_core_input_mux_11                                            |   134|
|24    |        B3_bus_mux_inst                         |tta_core_input_mux_7                                             |    71|
|25    |        B5_bus_mux_inst                         |tta_core_input_mux_3                                             |    48|
|26    |        FMA_i1                                  |tta_core_input_mux_2__parameterized2                             |  1024|
|27    |        LSU1_i1                                 |tta_core_input_mux_4                                             |    87|
|28    |        LSU1_i2                                 |tta_core_input_mux_4__parameterized1                             |   345|
|29    |        RF32A_i1                                |tta_core_input_mux_4__parameterized3                             |    32|
|30    |        RF32B_i1                                |tta_core_input_mux_3_6                                           |    32|
|31    |        add_i1                                  |tta_core_input_mux_2_7                                           |    32|
|32    |        add_mul_sub_i1                          |tta_core_input_mux_3_8                                           |    32|
|33    |        vB1024B_bus_mux_inst                    |tta_core_input_mux_3__parameterized2                             |  1024|
|34    |        vB1024c_bus_mux_inst                    |tta_core_input_mux_3__parameterized2_9                           |  1024|
|35    |        vOPS_i1                                 |tta_core_input_mux_2__parameterized4                             |    32|
|36    |        vOPS_i2                                 |tta_core_input_mux_2__parameterized4_10                          |    16|
|37    |        vRF1024_i1                              |tta_core_input_mux_2__parameterized6                             |  1024|
|38    |      inst_decoder                              |tta_core_decoder                                                 | 18183|
|39    |      inst_fetch                                |tta_core_ifetch                                                  |   645|
|40    |      iu_IMM                                    |rf_1wr_1rd_always_1_guarded_0__parameterized7                    |    32|
|41    |      rf_RF32A                                  |rf_1wr_1rd_always_1_guarded_0__parameterized1                    |   352|
|42    |      rf_RF32B                                  |rf_1wr_1rd_always_1_guarded_0__parameterized5                    |   736|
|43    |      rf_RF_BOOL                                |rf_1wr_1rd_always_1_guarded_0__parameterized3                    |     5|
|44    |      rf_vRF1024                                |rf_1wr_1rd_always_1_guarded_0                                    |  5125|
|45    |    onchip_mem_INSTR                            |xilinx_dp_blockram                                               |   353|
|46    |    onchip_mem_data                             |xilinx_dp_blockram__parameterized1                               |  4559|
|47    |    tta_accel_0                                 |tta_accel                                                        |  5203|
|48    |      \dbg_gen[0].debugger_i                    |debugger                                                         |  3766|
|49    |        dbregbank_1                             |dbregbank                                                        |  3658|
|50    |          creg_tta_debug_bp0                    |control_register__parameterized0                                 |    73|
|51    |          \creg_tta_debug_bpn[1].debug_bpn_reg  |control_register                                                 |    14|
|52    |          \creg_tta_debug_bpn[2].debug_bpn_reg  |control_register_0                                               |    19|
|53    |          creg_tta_debug_cmd                    |control_register__parameterized2                                 |     1|
|54    |          creg_tta_debug_ctrl                   |control_register__parameterized1                                 |    18|
|55    |          creg_tta_pc_start                     |control_register_1                                               |    25|
|56    |          sreg_tta_cyclecnt                     |status_register__parameterized1                                  |    66|
|57    |          sreg_tta_cyclecnt_high                |status_register__parameterized1_2                                |    47|
|58    |          sreg_tta_lockcnt                      |status_register__parameterized1_3                                |    32|
|59    |          sreg_tta_lockcnt_high                 |status_register__parameterized1_4                                |    36|
|60    |          sreg_tta_pc                           |status_register__parameterized0                                  |    13|
|61    |          sreg_tta_status                       |status_register                                                  |     4|
|62    |        dbsm_1                                  |dbsm                                                             |   102|
|63    |      \gen_dmem_expander.dmem_expander          |almaif_axi_expander                                              |    56|
|64    |      imem_expander                             |almaif_axi_expander__parameterized0                              |    12|
|65    |      tta_axislave_1                            |tta_axislave                                                     |  1369|
+------+------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:06 ; elapsed = 00:06:18 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 2156 ; free virtual = 9847
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:04:48 . Memory (MB): peak = 2668.352 ; gain = 627.020 ; free physical = 4749 ; free virtual = 12440
Synthesis Optimization Complete : Time (s): cpu = 00:05:07 ; elapsed = 00:06:19 . Memory (MB): peak = 2668.352 ; gain = 1504.758 ; free physical = 4759 ; free virtual = 12440
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
570 Infos, 270 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:16 ; elapsed = 00:06:28 . Memory (MB): peak = 2692.363 ; gain = 1528.875 ; free physical = 4743 ; free virtual = 12424
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/floran/Vivado/aivotta/aivotta.runs/toplevel_tta_core_toplevel_0_0_synth_1/toplevel_tta_core_toplevel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2716.375 ; gain = 24.012 ; free physical = 4740 ; free virtual = 12429
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/floran/Vivado/aivotta/aivotta.runs/toplevel_tta_core_toplevel_0_0_synth_1/toplevel_tta_core_toplevel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.375 ; gain = 0.000 ; free physical = 4694 ; free virtual = 12419
INFO: [runtcl-4] Executing : report_utilization -file toplevel_tta_core_toplevel_0_0_utilization_synth.rpt -pb toplevel_tta_core_toplevel_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2716.375 ; gain = 0.000 ; free physical = 4693 ; free virtual = 12418
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2716.375 ; gain = 0.000 ; free physical = 4275 ; free virtual = 12044
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 19:57:15 2019...
