<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.85.3/src/isa/x64/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceSerif4-Regular-1f7d512b176f0f72.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceSerif4-Bold-124a1ca42af929b6.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-e963ab4a0d0c903e.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../../../../static.files/light-046227e470cd3629.css"><link rel="stylesheet" disabled href="../../../../static.files/dark-800f2ee593c8e6f7.css"><link rel="stylesheet" disabled href="../../../../static.files/ayu-9edae3c387f5a5b3.css"><script id="default-settings" ></script><script src="../../../../static.files/storage-d43fa987303ecbbb.js"></script><script defer src="../../../../static.files/source-script-5cf2e01a42cc9858.js"></script><script defer src="../../../../source-files.js"></script><script defer src="../../../../static.files/main-287cecec4dbb45b0.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
<a href="#598" id="598">598</a>
<a href="#599" id="599">599</a>
<a href="#600" id="600">600</a>
<a href="#601" id="601">601</a>
<a href="#602" id="602">602</a>
<a href="#603" id="603">603</a>
<a href="#604" id="604">604</a>
<a href="#605" id="605">605</a>
<a href="#606" id="606">606</a>
<a href="#607" id="607">607</a>
<a href="#608" id="608">608</a>
<a href="#609" id="609">609</a>
<a href="#610" id="610">610</a>
<a href="#611" id="611">611</a>
<a href="#612" id="612">612</a>
<a href="#613" id="613">613</a>
<a href="#614" id="614">614</a>
<a href="#615" id="615">615</a>
<a href="#616" id="616">616</a>
<a href="#617" id="617">617</a>
<a href="#618" id="618">618</a>
<a href="#619" id="619">619</a>
<a href="#620" id="620">620</a>
<a href="#621" id="621">621</a>
<a href="#622" id="622">622</a>
<a href="#623" id="623">623</a>
<a href="#624" id="624">624</a>
<a href="#625" id="625">625</a>
<a href="#626" id="626">626</a>
<a href="#627" id="627">627</a>
<a href="#628" id="628">628</a>
<a href="#629" id="629">629</a>
<a href="#630" id="630">630</a>
<a href="#631" id="631">631</a>
<a href="#632" id="632">632</a>
<a href="#633" id="633">633</a>
<a href="#634" id="634">634</a>
<a href="#635" id="635">635</a>
<a href="#636" id="636">636</a>
<a href="#637" id="637">637</a>
<a href="#638" id="638">638</a>
<a href="#639" id="639">639</a>
<a href="#640" id="640">640</a>
<a href="#641" id="641">641</a>
<a href="#642" id="642">642</a>
<a href="#643" id="643">643</a>
<a href="#644" id="644">644</a>
<a href="#645" id="645">645</a>
<a href="#646" id="646">646</a>
<a href="#647" id="647">647</a>
<a href="#648" id="648">648</a>
<a href="#649" id="649">649</a>
<a href="#650" id="650">650</a>
<a href="#651" id="651">651</a>
<a href="#652" id="652">652</a>
<a href="#653" id="653">653</a>
<a href="#654" id="654">654</a>
<a href="#655" id="655">655</a>
<a href="#656" id="656">656</a>
<a href="#657" id="657">657</a>
<a href="#658" id="658">658</a>
<a href="#659" id="659">659</a>
<a href="#660" id="660">660</a>
<a href="#661" id="661">661</a>
<a href="#662" id="662">662</a>
<a href="#663" id="663">663</a>
<a href="#664" id="664">664</a>
<a href="#665" id="665">665</a>
<a href="#666" id="666">666</a>
<a href="#667" id="667">667</a>
<a href="#668" id="668">668</a>
<a href="#669" id="669">669</a>
<a href="#670" id="670">670</a>
<a href="#671" id="671">671</a>
<a href="#672" id="672">672</a>
<a href="#673" id="673">673</a>
<a href="#674" id="674">674</a>
<a href="#675" id="675">675</a>
<a href="#676" id="676">676</a>
<a href="#677" id="677">677</a>
<a href="#678" id="678">678</a>
<a href="#679" id="679">679</a>
<a href="#680" id="680">680</a>
<a href="#681" id="681">681</a>
<a href="#682" id="682">682</a>
<a href="#683" id="683">683</a>
<a href="#684" id="684">684</a>
<a href="#685" id="685">685</a>
<a href="#686" id="686">686</a>
<a href="#687" id="687">687</a>
<a href="#688" id="688">688</a>
<a href="#689" id="689">689</a>
<a href="#690" id="690">690</a>
<a href="#691" id="691">691</a>
<a href="#692" id="692">692</a>
<a href="#693" id="693">693</a>
<a href="#694" id="694">694</a>
<a href="#695" id="695">695</a>
<a href="#696" id="696">696</a>
<a href="#697" id="697">697</a>
<a href="#698" id="698">698</a>
<a href="#699" id="699">699</a>
<a href="#700" id="700">700</a>
<a href="#701" id="701">701</a>
<a href="#702" id="702">702</a>
<a href="#703" id="703">703</a>
<a href="#704" id="704">704</a>
<a href="#705" id="705">705</a>
<a href="#706" id="706">706</a>
<a href="#707" id="707">707</a>
<a href="#708" id="708">708</a>
<a href="#709" id="709">709</a>
<a href="#710" id="710">710</a>
<a href="#711" id="711">711</a>
<a href="#712" id="712">712</a>
<a href="#713" id="713">713</a>
<a href="#714" id="714">714</a>
<a href="#715" id="715">715</a>
<a href="#716" id="716">716</a>
<a href="#717" id="717">717</a>
<a href="#718" id="718">718</a>
<a href="#719" id="719">719</a>
<a href="#720" id="720">720</a>
<a href="#721" id="721">721</a>
<a href="#722" id="722">722</a>
<a href="#723" id="723">723</a>
<a href="#724" id="724">724</a>
<a href="#725" id="725">725</a>
<a href="#726" id="726">726</a>
<a href="#727" id="727">727</a>
<a href="#728" id="728">728</a>
<a href="#729" id="729">729</a>
<a href="#730" id="730">730</a>
<a href="#731" id="731">731</a>
<a href="#732" id="732">732</a>
<a href="#733" id="733">733</a>
<a href="#734" id="734">734</a>
<a href="#735" id="735">735</a>
<a href="#736" id="736">736</a>
<a href="#737" id="737">737</a>
<a href="#738" id="738">738</a>
<a href="#739" id="739">739</a>
<a href="#740" id="740">740</a>
<a href="#741" id="741">741</a>
<a href="#742" id="742">742</a>
<a href="#743" id="743">743</a>
<a href="#744" id="744">744</a>
<a href="#745" id="745">745</a>
<a href="#746" id="746">746</a>
<a href="#747" id="747">747</a>
<a href="#748" id="748">748</a>
<a href="#749" id="749">749</a>
<a href="#750" id="750">750</a>
<a href="#751" id="751">751</a>
<a href="#752" id="752">752</a>
<a href="#753" id="753">753</a>
<a href="#754" id="754">754</a>
<a href="#755" id="755">755</a>
<a href="#756" id="756">756</a>
<a href="#757" id="757">757</a>
<a href="#758" id="758">758</a>
<a href="#759" id="759">759</a>
<a href="#760" id="760">760</a>
<a href="#761" id="761">761</a>
<a href="#762" id="762">762</a>
<a href="#763" id="763">763</a>
<a href="#764" id="764">764</a>
<a href="#765" id="765">765</a>
<a href="#766" id="766">766</a>
<a href="#767" id="767">767</a>
<a href="#768" id="768">768</a>
<a href="#769" id="769">769</a>
<a href="#770" id="770">770</a>
<a href="#771" id="771">771</a>
<a href="#772" id="772">772</a>
<a href="#773" id="773">773</a>
<a href="#774" id="774">774</a>
<a href="#775" id="775">775</a>
<a href="#776" id="776">776</a>
<a href="#777" id="777">777</a>
<a href="#778" id="778">778</a>
<a href="#779" id="779">779</a>
<a href="#780" id="780">780</a>
<a href="#781" id="781">781</a>
<a href="#782" id="782">782</a>
<a href="#783" id="783">783</a>
<a href="#784" id="784">784</a>
<a href="#785" id="785">785</a>
<a href="#786" id="786">786</a>
<a href="#787" id="787">787</a>
<a href="#788" id="788">788</a>
<a href="#789" id="789">789</a>
<a href="#790" id="790">790</a>
<a href="#791" id="791">791</a>
<a href="#792" id="792">792</a>
<a href="#793" id="793">793</a>
<a href="#794" id="794">794</a>
<a href="#795" id="795">795</a>
<a href="#796" id="796">796</a>
<a href="#797" id="797">797</a>
<a href="#798" id="798">798</a>
<a href="#799" id="799">799</a>
<a href="#800" id="800">800</a>
<a href="#801" id="801">801</a>
<a href="#802" id="802">802</a>
<a href="#803" id="803">803</a>
<a href="#804" id="804">804</a>
<a href="#805" id="805">805</a>
<a href="#806" id="806">806</a>
<a href="#807" id="807">807</a>
<a href="#808" id="808">808</a>
<a href="#809" id="809">809</a>
<a href="#810" id="810">810</a>
<a href="#811" id="811">811</a>
<a href="#812" id="812">812</a>
<a href="#813" id="813">813</a>
<a href="#814" id="814">814</a>
<a href="#815" id="815">815</a>
<a href="#816" id="816">816</a>
<a href="#817" id="817">817</a>
<a href="#818" id="818">818</a>
<a href="#819" id="819">819</a>
<a href="#820" id="820">820</a>
<a href="#821" id="821">821</a>
<a href="#822" id="822">822</a>
<a href="#823" id="823">823</a>
<a href="#824" id="824">824</a>
<a href="#825" id="825">825</a>
<a href="#826" id="826">826</a>
<a href="#827" id="827">827</a>
<a href="#828" id="828">828</a>
<a href="#829" id="829">829</a>
<a href="#830" id="830">830</a>
<a href="#831" id="831">831</a>
<a href="#832" id="832">832</a>
<a href="#833" id="833">833</a>
<a href="#834" id="834">834</a>
<a href="#835" id="835">835</a>
<a href="#836" id="836">836</a>
<a href="#837" id="837">837</a>
<a href="#838" id="838">838</a>
<a href="#839" id="839">839</a>
<a href="#840" id="840">840</a>
<a href="#841" id="841">841</a>
<a href="#842" id="842">842</a>
<a href="#843" id="843">843</a>
<a href="#844" id="844">844</a>
<a href="#845" id="845">845</a>
<a href="#846" id="846">846</a>
<a href="#847" id="847">847</a>
<a href="#848" id="848">848</a>
<a href="#849" id="849">849</a>
<a href="#850" id="850">850</a>
<a href="#851" id="851">851</a>
<a href="#852" id="852">852</a>
<a href="#853" id="853">853</a>
<a href="#854" id="854">854</a>
<a href="#855" id="855">855</a>
<a href="#856" id="856">856</a>
<a href="#857" id="857">857</a>
<a href="#858" id="858">858</a>
<a href="#859" id="859">859</a>
<a href="#860" id="860">860</a>
<a href="#861" id="861">861</a>
<a href="#862" id="862">862</a>
<a href="#863" id="863">863</a>
<a href="#864" id="864">864</a>
<a href="#865" id="865">865</a>
<a href="#866" id="866">866</a>
<a href="#867" id="867">867</a>
<a href="#868" id="868">868</a>
<a href="#869" id="869">869</a>
<a href="#870" id="870">870</a>
<a href="#871" id="871">871</a>
<a href="#872" id="872">872</a>
<a href="#873" id="873">873</a>
<a href="#874" id="874">874</a>
<a href="#875" id="875">875</a>
<a href="#876" id="876">876</a>
<a href="#877" id="877">877</a>
<a href="#878" id="878">878</a>
<a href="#879" id="879">879</a>
<a href="#880" id="880">880</a>
<a href="#881" id="881">881</a>
<a href="#882" id="882">882</a>
<a href="#883" id="883">883</a>
<a href="#884" id="884">884</a>
<a href="#885" id="885">885</a>
<a href="#886" id="886">886</a>
<a href="#887" id="887">887</a>
<a href="#888" id="888">888</a>
<a href="#889" id="889">889</a>
<a href="#890" id="890">890</a>
<a href="#891" id="891">891</a>
<a href="#892" id="892">892</a>
<a href="#893" id="893">893</a>
<a href="#894" id="894">894</a>
<a href="#895" id="895">895</a>
<a href="#896" id="896">896</a>
<a href="#897" id="897">897</a>
<a href="#898" id="898">898</a>
<a href="#899" id="899">899</a>
<a href="#900" id="900">900</a>
<a href="#901" id="901">901</a>
<a href="#902" id="902">902</a>
<a href="#903" id="903">903</a>
<a href="#904" id="904">904</a>
<a href="#905" id="905">905</a>
<a href="#906" id="906">906</a>
<a href="#907" id="907">907</a>
<a href="#908" id="908">908</a>
<a href="#909" id="909">909</a>
<a href="#910" id="910">910</a>
<a href="#911" id="911">911</a>
<a href="#912" id="912">912</a>
<a href="#913" id="913">913</a>
<a href="#914" id="914">914</a>
<a href="#915" id="915">915</a>
<a href="#916" id="916">916</a>
<a href="#917" id="917">917</a>
<a href="#918" id="918">918</a>
<a href="#919" id="919">919</a>
<a href="#920" id="920">920</a>
<a href="#921" id="921">921</a>
<a href="#922" id="922">922</a>
<a href="#923" id="923">923</a>
<a href="#924" id="924">924</a>
<a href="#925" id="925">925</a>
<a href="#926" id="926">926</a>
<a href="#927" id="927">927</a>
<a href="#928" id="928">928</a>
<a href="#929" id="929">929</a>
<a href="#930" id="930">930</a>
<a href="#931" id="931">931</a>
<a href="#932" id="932">932</a>
<a href="#933" id="933">933</a>
<a href="#934" id="934">934</a>
<a href="#935" id="935">935</a>
<a href="#936" id="936">936</a>
<a href="#937" id="937">937</a>
<a href="#938" id="938">938</a>
<a href="#939" id="939">939</a>
<a href="#940" id="940">940</a>
<a href="#941" id="941">941</a>
<a href="#942" id="942">942</a>
<a href="#943" id="943">943</a>
<a href="#944" id="944">944</a>
<a href="#945" id="945">945</a>
<a href="#946" id="946">946</a>
<a href="#947" id="947">947</a>
<a href="#948" id="948">948</a>
<a href="#949" id="949">949</a>
<a href="#950" id="950">950</a>
<a href="#951" id="951">951</a>
<a href="#952" id="952">952</a>
<a href="#953" id="953">953</a>
<a href="#954" id="954">954</a>
<a href="#955" id="955">955</a>
<a href="#956" id="956">956</a>
<a href="#957" id="957">957</a>
<a href="#958" id="958">958</a>
<a href="#959" id="959">959</a>
<a href="#960" id="960">960</a>
<a href="#961" id="961">961</a>
<a href="#962" id="962">962</a>
<a href="#963" id="963">963</a>
<a href="#964" id="964">964</a>
<a href="#965" id="965">965</a>
<a href="#966" id="966">966</a>
<a href="#967" id="967">967</a>
<a href="#968" id="968">968</a>
<a href="#969" id="969">969</a>
<a href="#970" id="970">970</a>
<a href="#971" id="971">971</a>
<a href="#972" id="972">972</a>
<a href="#973" id="973">973</a>
<a href="#974" id="974">974</a>
<a href="#975" id="975">975</a>
<a href="#976" id="976">976</a>
<a href="#977" id="977">977</a>
<a href="#978" id="978">978</a>
<a href="#979" id="979">979</a>
<a href="#980" id="980">980</a>
<a href="#981" id="981">981</a>
<a href="#982" id="982">982</a>
<a href="#983" id="983">983</a>
<a href="#984" id="984">984</a>
<a href="#985" id="985">985</a>
<a href="#986" id="986">986</a>
<a href="#987" id="987">987</a>
<a href="#988" id="988">988</a>
<a href="#989" id="989">989</a>
<a href="#990" id="990">990</a>
<a href="#991" id="991">991</a>
<a href="#992" id="992">992</a>
<a href="#993" id="993">993</a>
<a href="#994" id="994">994</a>
<a href="#995" id="995">995</a>
<a href="#996" id="996">996</a>
<a href="#997" id="997">997</a>
<a href="#998" id="998">998</a>
<a href="#999" id="999">999</a>
<a href="#1000" id="1000">1000</a>
<a href="#1001" id="1001">1001</a>
<a href="#1002" id="1002">1002</a>
<a href="#1003" id="1003">1003</a>
<a href="#1004" id="1004">1004</a>
<a href="#1005" id="1005">1005</a>
<a href="#1006" id="1006">1006</a>
<a href="#1007" id="1007">1007</a>
<a href="#1008" id="1008">1008</a>
<a href="#1009" id="1009">1009</a>
<a href="#1010" id="1010">1010</a>
<a href="#1011" id="1011">1011</a>
<a href="#1012" id="1012">1012</a>
<a href="#1013" id="1013">1013</a>
<a href="#1014" id="1014">1014</a>
<a href="#1015" id="1015">1015</a>
<a href="#1016" id="1016">1016</a>
<a href="#1017" id="1017">1017</a>
<a href="#1018" id="1018">1018</a>
<a href="#1019" id="1019">1019</a>
<a href="#1020" id="1020">1020</a>
<a href="#1021" id="1021">1021</a>
<a href="#1022" id="1022">1022</a>
<a href="#1023" id="1023">1023</a>
<a href="#1024" id="1024">1024</a>
<a href="#1025" id="1025">1025</a>
<a href="#1026" id="1026">1026</a>
<a href="#1027" id="1027">1027</a>
<a href="#1028" id="1028">1028</a>
<a href="#1029" id="1029">1029</a>
<a href="#1030" id="1030">1030</a>
<a href="#1031" id="1031">1031</a>
<a href="#1032" id="1032">1032</a>
<a href="#1033" id="1033">1033</a>
<a href="#1034" id="1034">1034</a>
<a href="#1035" id="1035">1035</a>
<a href="#1036" id="1036">1036</a>
<a href="#1037" id="1037">1037</a>
<a href="#1038" id="1038">1038</a>
<a href="#1039" id="1039">1039</a>
<a href="#1040" id="1040">1040</a>
<a href="#1041" id="1041">1041</a>
<a href="#1042" id="1042">1042</a>
<a href="#1043" id="1043">1043</a>
<a href="#1044" id="1044">1044</a>
<a href="#1045" id="1045">1045</a>
<a href="#1046" id="1046">1046</a>
<a href="#1047" id="1047">1047</a>
<a href="#1048" id="1048">1048</a>
<a href="#1049" id="1049">1049</a>
<a href="#1050" id="1050">1050</a>
<a href="#1051" id="1051">1051</a>
<a href="#1052" id="1052">1052</a>
<a href="#1053" id="1053">1053</a>
<a href="#1054" id="1054">1054</a>
<a href="#1055" id="1055">1055</a>
<a href="#1056" id="1056">1056</a>
<a href="#1057" id="1057">1057</a>
<a href="#1058" id="1058">1058</a>
<a href="#1059" id="1059">1059</a>
<a href="#1060" id="1060">1060</a>
<a href="#1061" id="1061">1061</a>
<a href="#1062" id="1062">1062</a>
<a href="#1063" id="1063">1063</a>
<a href="#1064" id="1064">1064</a>
<a href="#1065" id="1065">1065</a>
<a href="#1066" id="1066">1066</a>
<a href="#1067" id="1067">1067</a>
<a href="#1068" id="1068">1068</a>
<a href="#1069" id="1069">1069</a>
<a href="#1070" id="1070">1070</a>
<a href="#1071" id="1071">1071</a>
<a href="#1072" id="1072">1072</a>
<a href="#1073" id="1073">1073</a>
<a href="#1074" id="1074">1074</a>
<a href="#1075" id="1075">1075</a>
<a href="#1076" id="1076">1076</a>
<a href="#1077" id="1077">1077</a>
<a href="#1078" id="1078">1078</a>
<a href="#1079" id="1079">1079</a>
<a href="#1080" id="1080">1080</a>
<a href="#1081" id="1081">1081</a>
<a href="#1082" id="1082">1082</a>
<a href="#1083" id="1083">1083</a>
<a href="#1084" id="1084">1084</a>
<a href="#1085" id="1085">1085</a>
<a href="#1086" id="1086">1086</a>
<a href="#1087" id="1087">1087</a>
<a href="#1088" id="1088">1088</a>
<a href="#1089" id="1089">1089</a>
<a href="#1090" id="1090">1090</a>
<a href="#1091" id="1091">1091</a>
<a href="#1092" id="1092">1092</a>
<a href="#1093" id="1093">1093</a>
<a href="#1094" id="1094">1094</a>
<a href="#1095" id="1095">1095</a>
<a href="#1096" id="1096">1096</a>
<a href="#1097" id="1097">1097</a>
<a href="#1098" id="1098">1098</a>
<a href="#1099" id="1099">1099</a>
<a href="#1100" id="1100">1100</a>
<a href="#1101" id="1101">1101</a>
<a href="#1102" id="1102">1102</a>
<a href="#1103" id="1103">1103</a>
<a href="#1104" id="1104">1104</a>
<a href="#1105" id="1105">1105</a>
<a href="#1106" id="1106">1106</a>
<a href="#1107" id="1107">1107</a>
<a href="#1108" id="1108">1108</a>
<a href="#1109" id="1109">1109</a>
<a href="#1110" id="1110">1110</a>
<a href="#1111" id="1111">1111</a>
<a href="#1112" id="1112">1112</a>
<a href="#1113" id="1113">1113</a>
<a href="#1114" id="1114">1114</a>
<a href="#1115" id="1115">1115</a>
<a href="#1116" id="1116">1116</a>
<a href="#1117" id="1117">1117</a>
<a href="#1118" id="1118">1118</a>
<a href="#1119" id="1119">1119</a>
<a href="#1120" id="1120">1120</a>
<a href="#1121" id="1121">1121</a>
<a href="#1122" id="1122">1122</a>
<a href="#1123" id="1123">1123</a>
<a href="#1124" id="1124">1124</a>
<a href="#1125" id="1125">1125</a>
<a href="#1126" id="1126">1126</a>
<a href="#1127" id="1127">1127</a>
<a href="#1128" id="1128">1128</a>
<a href="#1129" id="1129">1129</a>
<a href="#1130" id="1130">1130</a>
<a href="#1131" id="1131">1131</a>
<a href="#1132" id="1132">1132</a>
<a href="#1133" id="1133">1133</a>
<a href="#1134" id="1134">1134</a>
<a href="#1135" id="1135">1135</a>
<a href="#1136" id="1136">1136</a>
<a href="#1137" id="1137">1137</a>
<a href="#1138" id="1138">1138</a>
<a href="#1139" id="1139">1139</a>
<a href="#1140" id="1140">1140</a>
<a href="#1141" id="1141">1141</a>
<a href="#1142" id="1142">1142</a>
<a href="#1143" id="1143">1143</a>
<a href="#1144" id="1144">1144</a>
<a href="#1145" id="1145">1145</a>
<a href="#1146" id="1146">1146</a>
<a href="#1147" id="1147">1147</a>
<a href="#1148" id="1148">1148</a>
<a href="#1149" id="1149">1149</a>
<a href="#1150" id="1150">1150</a>
<a href="#1151" id="1151">1151</a>
<a href="#1152" id="1152">1152</a>
<a href="#1153" id="1153">1153</a>
<a href="#1154" id="1154">1154</a>
<a href="#1155" id="1155">1155</a>
<a href="#1156" id="1156">1156</a>
<a href="#1157" id="1157">1157</a>
<a href="#1158" id="1158">1158</a>
<a href="#1159" id="1159">1159</a>
<a href="#1160" id="1160">1160</a>
<a href="#1161" id="1161">1161</a>
<a href="#1162" id="1162">1162</a>
<a href="#1163" id="1163">1163</a>
<a href="#1164" id="1164">1164</a>
<a href="#1165" id="1165">1165</a>
<a href="#1166" id="1166">1166</a>
<a href="#1167" id="1167">1167</a>
<a href="#1168" id="1168">1168</a>
<a href="#1169" id="1169">1169</a>
<a href="#1170" id="1170">1170</a>
<a href="#1171" id="1171">1171</a>
<a href="#1172" id="1172">1172</a>
<a href="#1173" id="1173">1173</a>
<a href="#1174" id="1174">1174</a>
<a href="#1175" id="1175">1175</a>
<a href="#1176" id="1176">1176</a>
<a href="#1177" id="1177">1177</a>
<a href="#1178" id="1178">1178</a>
<a href="#1179" id="1179">1179</a>
<a href="#1180" id="1180">1180</a>
<a href="#1181" id="1181">1181</a>
<a href="#1182" id="1182">1182</a>
<a href="#1183" id="1183">1183</a>
<a href="#1184" id="1184">1184</a>
<a href="#1185" id="1185">1185</a>
<a href="#1186" id="1186">1186</a>
<a href="#1187" id="1187">1187</a>
<a href="#1188" id="1188">1188</a>
<a href="#1189" id="1189">1189</a>
<a href="#1190" id="1190">1190</a>
<a href="#1191" id="1191">1191</a>
<a href="#1192" id="1192">1192</a>
<a href="#1193" id="1193">1193</a>
<a href="#1194" id="1194">1194</a>
<a href="#1195" id="1195">1195</a>
<a href="#1196" id="1196">1196</a>
<a href="#1197" id="1197">1197</a>
<a href="#1198" id="1198">1198</a>
<a href="#1199" id="1199">1199</a>
<a href="#1200" id="1200">1200</a>
<a href="#1201" id="1201">1201</a>
<a href="#1202" id="1202">1202</a>
<a href="#1203" id="1203">1203</a>
<a href="#1204" id="1204">1204</a>
<a href="#1205" id="1205">1205</a>
<a href="#1206" id="1206">1206</a>
<a href="#1207" id="1207">1207</a>
<a href="#1208" id="1208">1208</a>
<a href="#1209" id="1209">1209</a>
<a href="#1210" id="1210">1210</a>
<a href="#1211" id="1211">1211</a>
<a href="#1212" id="1212">1212</a>
<a href="#1213" id="1213">1213</a>
<a href="#1214" id="1214">1214</a>
<a href="#1215" id="1215">1215</a>
<a href="#1216" id="1216">1216</a>
<a href="#1217" id="1217">1217</a>
<a href="#1218" id="1218">1218</a>
<a href="#1219" id="1219">1219</a>
<a href="#1220" id="1220">1220</a>
<a href="#1221" id="1221">1221</a>
<a href="#1222" id="1222">1222</a>
<a href="#1223" id="1223">1223</a>
<a href="#1224" id="1224">1224</a>
<a href="#1225" id="1225">1225</a>
<a href="#1226" id="1226">1226</a>
<a href="#1227" id="1227">1227</a>
<a href="#1228" id="1228">1228</a>
<a href="#1229" id="1229">1229</a>
<a href="#1230" id="1230">1230</a>
<a href="#1231" id="1231">1231</a>
<a href="#1232" id="1232">1232</a>
<a href="#1233" id="1233">1233</a>
<a href="#1234" id="1234">1234</a>
<a href="#1235" id="1235">1235</a>
<a href="#1236" id="1236">1236</a>
<a href="#1237" id="1237">1237</a>
<a href="#1238" id="1238">1238</a>
<a href="#1239" id="1239">1239</a>
<a href="#1240" id="1240">1240</a>
<a href="#1241" id="1241">1241</a>
<a href="#1242" id="1242">1242</a>
<a href="#1243" id="1243">1243</a>
<a href="#1244" id="1244">1244</a>
<a href="#1245" id="1245">1245</a>
<a href="#1246" id="1246">1246</a>
<a href="#1247" id="1247">1247</a>
<a href="#1248" id="1248">1248</a>
<a href="#1249" id="1249">1249</a>
<a href="#1250" id="1250">1250</a>
<a href="#1251" id="1251">1251</a>
<a href="#1252" id="1252">1252</a>
<a href="#1253" id="1253">1253</a>
<a href="#1254" id="1254">1254</a>
<a href="#1255" id="1255">1255</a>
<a href="#1256" id="1256">1256</a>
<a href="#1257" id="1257">1257</a>
<a href="#1258" id="1258">1258</a>
<a href="#1259" id="1259">1259</a>
<a href="#1260" id="1260">1260</a>
<a href="#1261" id="1261">1261</a>
<a href="#1262" id="1262">1262</a>
<a href="#1263" id="1263">1263</a>
<a href="#1264" id="1264">1264</a>
<a href="#1265" id="1265">1265</a>
<a href="#1266" id="1266">1266</a>
<a href="#1267" id="1267">1267</a>
<a href="#1268" id="1268">1268</a>
<a href="#1269" id="1269">1269</a>
<a href="#1270" id="1270">1270</a>
<a href="#1271" id="1271">1271</a>
<a href="#1272" id="1272">1272</a>
<a href="#1273" id="1273">1273</a>
<a href="#1274" id="1274">1274</a>
<a href="#1275" id="1275">1275</a>
<a href="#1276" id="1276">1276</a>
<a href="#1277" id="1277">1277</a>
<a href="#1278" id="1278">1278</a>
<a href="#1279" id="1279">1279</a>
<a href="#1280" id="1280">1280</a>
<a href="#1281" id="1281">1281</a>
<a href="#1282" id="1282">1282</a>
<a href="#1283" id="1283">1283</a>
<a href="#1284" id="1284">1284</a>
<a href="#1285" id="1285">1285</a>
<a href="#1286" id="1286">1286</a>
<a href="#1287" id="1287">1287</a>
<a href="#1288" id="1288">1288</a>
<a href="#1289" id="1289">1289</a>
<a href="#1290" id="1290">1290</a>
<a href="#1291" id="1291">1291</a>
<a href="#1292" id="1292">1292</a>
<a href="#1293" id="1293">1293</a>
<a href="#1294" id="1294">1294</a>
<a href="#1295" id="1295">1295</a>
<a href="#1296" id="1296">1296</a>
<a href="#1297" id="1297">1297</a>
<a href="#1298" id="1298">1298</a>
<a href="#1299" id="1299">1299</a>
<a href="#1300" id="1300">1300</a>
<a href="#1301" id="1301">1301</a>
<a href="#1302" id="1302">1302</a>
<a href="#1303" id="1303">1303</a>
<a href="#1304" id="1304">1304</a>
<a href="#1305" id="1305">1305</a>
<a href="#1306" id="1306">1306</a>
<a href="#1307" id="1307">1307</a>
<a href="#1308" id="1308">1308</a>
<a href="#1309" id="1309">1309</a>
<a href="#1310" id="1310">1310</a>
<a href="#1311" id="1311">1311</a>
<a href="#1312" id="1312">1312</a>
<a href="#1313" id="1313">1313</a>
<a href="#1314" id="1314">1314</a>
<a href="#1315" id="1315">1315</a>
<a href="#1316" id="1316">1316</a>
<a href="#1317" id="1317">1317</a>
<a href="#1318" id="1318">1318</a>
<a href="#1319" id="1319">1319</a>
<a href="#1320" id="1320">1320</a>
<a href="#1321" id="1321">1321</a>
<a href="#1322" id="1322">1322</a>
<a href="#1323" id="1323">1323</a>
<a href="#1324" id="1324">1324</a>
<a href="#1325" id="1325">1325</a>
<a href="#1326" id="1326">1326</a>
<a href="#1327" id="1327">1327</a>
<a href="#1328" id="1328">1328</a>
<a href="#1329" id="1329">1329</a>
<a href="#1330" id="1330">1330</a>
<a href="#1331" id="1331">1331</a>
<a href="#1332" id="1332">1332</a>
<a href="#1333" id="1333">1333</a>
<a href="#1334" id="1334">1334</a>
<a href="#1335" id="1335">1335</a>
<a href="#1336" id="1336">1336</a>
<a href="#1337" id="1337">1337</a>
<a href="#1338" id="1338">1338</a>
<a href="#1339" id="1339">1339</a>
<a href="#1340" id="1340">1340</a>
<a href="#1341" id="1341">1341</a>
<a href="#1342" id="1342">1342</a>
<a href="#1343" id="1343">1343</a>
<a href="#1344" id="1344">1344</a>
<a href="#1345" id="1345">1345</a>
<a href="#1346" id="1346">1346</a>
<a href="#1347" id="1347">1347</a>
<a href="#1348" id="1348">1348</a>
<a href="#1349" id="1349">1349</a>
<a href="#1350" id="1350">1350</a>
<a href="#1351" id="1351">1351</a>
<a href="#1352" id="1352">1352</a>
<a href="#1353" id="1353">1353</a>
<a href="#1354" id="1354">1354</a>
<a href="#1355" id="1355">1355</a>
<a href="#1356" id="1356">1356</a>
<a href="#1357" id="1357">1357</a>
<a href="#1358" id="1358">1358</a>
<a href="#1359" id="1359">1359</a>
<a href="#1360" id="1360">1360</a>
<a href="#1361" id="1361">1361</a>
<a href="#1362" id="1362">1362</a>
<a href="#1363" id="1363">1363</a>
<a href="#1364" id="1364">1364</a>
<a href="#1365" id="1365">1365</a>
<a href="#1366" id="1366">1366</a>
<a href="#1367" id="1367">1367</a>
<a href="#1368" id="1368">1368</a>
<a href="#1369" id="1369">1369</a>
<a href="#1370" id="1370">1370</a>
<a href="#1371" id="1371">1371</a>
<a href="#1372" id="1372">1372</a>
<a href="#1373" id="1373">1373</a>
<a href="#1374" id="1374">1374</a>
<a href="#1375" id="1375">1375</a>
<a href="#1376" id="1376">1376</a>
<a href="#1377" id="1377">1377</a>
<a href="#1378" id="1378">1378</a>
<a href="#1379" id="1379">1379</a>
<a href="#1380" id="1380">1380</a>
<a href="#1381" id="1381">1381</a>
<a href="#1382" id="1382">1382</a>
<a href="#1383" id="1383">1383</a>
<a href="#1384" id="1384">1384</a>
<a href="#1385" id="1385">1385</a>
<a href="#1386" id="1386">1386</a>
<a href="#1387" id="1387">1387</a>
<a href="#1388" id="1388">1388</a>
<a href="#1389" id="1389">1389</a>
<a href="#1390" id="1390">1390</a>
<a href="#1391" id="1391">1391</a>
<a href="#1392" id="1392">1392</a>
<a href="#1393" id="1393">1393</a>
<a href="#1394" id="1394">1394</a>
<a href="#1395" id="1395">1395</a>
<a href="#1396" id="1396">1396</a>
<a href="#1397" id="1397">1397</a>
<a href="#1398" id="1398">1398</a>
<a href="#1399" id="1399">1399</a>
<a href="#1400" id="1400">1400</a>
<a href="#1401" id="1401">1401</a>
<a href="#1402" id="1402">1402</a>
<a href="#1403" id="1403">1403</a>
<a href="#1404" id="1404">1404</a>
<a href="#1405" id="1405">1405</a>
<a href="#1406" id="1406">1406</a>
<a href="#1407" id="1407">1407</a>
<a href="#1408" id="1408">1408</a>
<a href="#1409" id="1409">1409</a>
<a href="#1410" id="1410">1410</a>
<a href="#1411" id="1411">1411</a>
<a href="#1412" id="1412">1412</a>
<a href="#1413" id="1413">1413</a>
<a href="#1414" id="1414">1414</a>
<a href="#1415" id="1415">1415</a>
<a href="#1416" id="1416">1416</a>
<a href="#1417" id="1417">1417</a>
<a href="#1418" id="1418">1418</a>
<a href="#1419" id="1419">1419</a>
<a href="#1420" id="1420">1420</a>
<a href="#1421" id="1421">1421</a>
<a href="#1422" id="1422">1422</a>
<a href="#1423" id="1423">1423</a>
<a href="#1424" id="1424">1424</a>
<a href="#1425" id="1425">1425</a>
<a href="#1426" id="1426">1426</a>
<a href="#1427" id="1427">1427</a>
<a href="#1428" id="1428">1428</a>
<a href="#1429" id="1429">1429</a>
<a href="#1430" id="1430">1430</a>
<a href="#1431" id="1431">1431</a>
<a href="#1432" id="1432">1432</a>
<a href="#1433" id="1433">1433</a>
<a href="#1434" id="1434">1434</a>
<a href="#1435" id="1435">1435</a>
<a href="#1436" id="1436">1436</a>
<a href="#1437" id="1437">1437</a>
<a href="#1438" id="1438">1438</a>
<a href="#1439" id="1439">1439</a>
<a href="#1440" id="1440">1440</a>
<a href="#1441" id="1441">1441</a>
<a href="#1442" id="1442">1442</a>
<a href="#1443" id="1443">1443</a>
<a href="#1444" id="1444">1444</a>
<a href="#1445" id="1445">1445</a>
<a href="#1446" id="1446">1446</a>
<a href="#1447" id="1447">1447</a>
<a href="#1448" id="1448">1448</a>
<a href="#1449" id="1449">1449</a>
<a href="#1450" id="1450">1450</a>
<a href="#1451" id="1451">1451</a>
<a href="#1452" id="1452">1452</a>
<a href="#1453" id="1453">1453</a>
<a href="#1454" id="1454">1454</a>
<a href="#1455" id="1455">1455</a>
<a href="#1456" id="1456">1456</a>
<a href="#1457" id="1457">1457</a>
<a href="#1458" id="1458">1458</a>
<a href="#1459" id="1459">1459</a>
<a href="#1460" id="1460">1460</a>
<a href="#1461" id="1461">1461</a>
<a href="#1462" id="1462">1462</a>
<a href="#1463" id="1463">1463</a>
<a href="#1464" id="1464">1464</a>
<a href="#1465" id="1465">1465</a>
<a href="#1466" id="1466">1466</a>
<a href="#1467" id="1467">1467</a>
<a href="#1468" id="1468">1468</a>
<a href="#1469" id="1469">1469</a>
<a href="#1470" id="1470">1470</a>
<a href="#1471" id="1471">1471</a>
<a href="#1472" id="1472">1472</a>
<a href="#1473" id="1473">1473</a>
<a href="#1474" id="1474">1474</a>
<a href="#1475" id="1475">1475</a>
<a href="#1476" id="1476">1476</a>
<a href="#1477" id="1477">1477</a>
<a href="#1478" id="1478">1478</a>
<a href="#1479" id="1479">1479</a>
<a href="#1480" id="1480">1480</a>
<a href="#1481" id="1481">1481</a>
<a href="#1482" id="1482">1482</a>
<a href="#1483" id="1483">1483</a>
<a href="#1484" id="1484">1484</a>
<a href="#1485" id="1485">1485</a>
<a href="#1486" id="1486">1486</a>
<a href="#1487" id="1487">1487</a>
<a href="#1488" id="1488">1488</a>
<a href="#1489" id="1489">1489</a>
<a href="#1490" id="1490">1490</a>
<a href="#1491" id="1491">1491</a>
<a href="#1492" id="1492">1492</a>
<a href="#1493" id="1493">1493</a>
<a href="#1494" id="1494">1494</a>
<a href="#1495" id="1495">1495</a>
<a href="#1496" id="1496">1496</a>
<a href="#1497" id="1497">1497</a>
<a href="#1498" id="1498">1498</a>
<a href="#1499" id="1499">1499</a>
<a href="#1500" id="1500">1500</a>
<a href="#1501" id="1501">1501</a>
<a href="#1502" id="1502">1502</a>
<a href="#1503" id="1503">1503</a>
<a href="#1504" id="1504">1504</a>
<a href="#1505" id="1505">1505</a>
<a href="#1506" id="1506">1506</a>
<a href="#1507" id="1507">1507</a>
<a href="#1508" id="1508">1508</a>
<a href="#1509" id="1509">1509</a>
<a href="#1510" id="1510">1510</a>
<a href="#1511" id="1511">1511</a>
<a href="#1512" id="1512">1512</a>
<a href="#1513" id="1513">1513</a>
<a href="#1514" id="1514">1514</a>
<a href="#1515" id="1515">1515</a>
<a href="#1516" id="1516">1516</a>
<a href="#1517" id="1517">1517</a>
<a href="#1518" id="1518">1518</a>
<a href="#1519" id="1519">1519</a>
<a href="#1520" id="1520">1520</a>
<a href="#1521" id="1521">1521</a>
<a href="#1522" id="1522">1522</a>
<a href="#1523" id="1523">1523</a>
<a href="#1524" id="1524">1524</a>
<a href="#1525" id="1525">1525</a>
<a href="#1526" id="1526">1526</a>
<a href="#1527" id="1527">1527</a>
<a href="#1528" id="1528">1528</a>
<a href="#1529" id="1529">1529</a>
<a href="#1530" id="1530">1530</a>
<a href="#1531" id="1531">1531</a>
<a href="#1532" id="1532">1532</a>
<a href="#1533" id="1533">1533</a>
<a href="#1534" id="1534">1534</a>
<a href="#1535" id="1535">1535</a>
<a href="#1536" id="1536">1536</a>
<a href="#1537" id="1537">1537</a>
<a href="#1538" id="1538">1538</a>
<a href="#1539" id="1539">1539</a>
<a href="#1540" id="1540">1540</a>
<a href="#1541" id="1541">1541</a>
<a href="#1542" id="1542">1542</a>
<a href="#1543" id="1543">1543</a>
<a href="#1544" id="1544">1544</a>
<a href="#1545" id="1545">1545</a>
<a href="#1546" id="1546">1546</a>
<a href="#1547" id="1547">1547</a>
<a href="#1548" id="1548">1548</a>
<a href="#1549" id="1549">1549</a>
<a href="#1550" id="1550">1550</a>
<a href="#1551" id="1551">1551</a>
<a href="#1552" id="1552">1552</a>
<a href="#1553" id="1553">1553</a>
<a href="#1554" id="1554">1554</a>
<a href="#1555" id="1555">1555</a>
<a href="#1556" id="1556">1556</a>
<a href="#1557" id="1557">1557</a>
<a href="#1558" id="1558">1558</a>
<a href="#1559" id="1559">1559</a>
<a href="#1560" id="1560">1560</a>
<a href="#1561" id="1561">1561</a>
<a href="#1562" id="1562">1562</a>
<a href="#1563" id="1563">1563</a>
<a href="#1564" id="1564">1564</a>
<a href="#1565" id="1565">1565</a>
<a href="#1566" id="1566">1566</a>
<a href="#1567" id="1567">1567</a>
<a href="#1568" id="1568">1568</a>
<a href="#1569" id="1569">1569</a>
<a href="#1570" id="1570">1570</a>
<a href="#1571" id="1571">1571</a>
<a href="#1572" id="1572">1572</a>
<a href="#1573" id="1573">1573</a>
<a href="#1574" id="1574">1574</a>
<a href="#1575" id="1575">1575</a>
<a href="#1576" id="1576">1576</a>
<a href="#1577" id="1577">1577</a>
<a href="#1578" id="1578">1578</a>
<a href="#1579" id="1579">1579</a>
<a href="#1580" id="1580">1580</a>
<a href="#1581" id="1581">1581</a>
<a href="#1582" id="1582">1582</a>
<a href="#1583" id="1583">1583</a>
<a href="#1584" id="1584">1584</a>
<a href="#1585" id="1585">1585</a>
<a href="#1586" id="1586">1586</a>
<a href="#1587" id="1587">1587</a>
<a href="#1588" id="1588">1588</a>
<a href="#1589" id="1589">1589</a>
<a href="#1590" id="1590">1590</a>
<a href="#1591" id="1591">1591</a>
<a href="#1592" id="1592">1592</a>
<a href="#1593" id="1593">1593</a>
<a href="#1594" id="1594">1594</a>
<a href="#1595" id="1595">1595</a>
<a href="#1596" id="1596">1596</a>
<a href="#1597" id="1597">1597</a>
<a href="#1598" id="1598">1598</a>
<a href="#1599" id="1599">1599</a>
<a href="#1600" id="1600">1600</a>
<a href="#1601" id="1601">1601</a>
<a href="#1602" id="1602">1602</a>
<a href="#1603" id="1603">1603</a>
<a href="#1604" id="1604">1604</a>
<a href="#1605" id="1605">1605</a>
<a href="#1606" id="1606">1606</a>
<a href="#1607" id="1607">1607</a>
<a href="#1608" id="1608">1608</a>
<a href="#1609" id="1609">1609</a>
<a href="#1610" id="1610">1610</a>
<a href="#1611" id="1611">1611</a>
<a href="#1612" id="1612">1612</a>
<a href="#1613" id="1613">1613</a>
<a href="#1614" id="1614">1614</a>
<a href="#1615" id="1615">1615</a>
<a href="#1616" id="1616">1616</a>
<a href="#1617" id="1617">1617</a>
<a href="#1618" id="1618">1618</a>
<a href="#1619" id="1619">1619</a>
<a href="#1620" id="1620">1620</a>
<a href="#1621" id="1621">1621</a>
<a href="#1622" id="1622">1622</a>
<a href="#1623" id="1623">1623</a>
<a href="#1624" id="1624">1624</a>
<a href="#1625" id="1625">1625</a>
<a href="#1626" id="1626">1626</a>
<a href="#1627" id="1627">1627</a>
<a href="#1628" id="1628">1628</a>
<a href="#1629" id="1629">1629</a>
<a href="#1630" id="1630">1630</a>
<a href="#1631" id="1631">1631</a>
<a href="#1632" id="1632">1632</a>
<a href="#1633" id="1633">1633</a>
<a href="#1634" id="1634">1634</a>
<a href="#1635" id="1635">1635</a>
<a href="#1636" id="1636">1636</a>
<a href="#1637" id="1637">1637</a>
<a href="#1638" id="1638">1638</a>
<a href="#1639" id="1639">1639</a>
<a href="#1640" id="1640">1640</a>
<a href="#1641" id="1641">1641</a>
<a href="#1642" id="1642">1642</a>
<a href="#1643" id="1643">1643</a>
<a href="#1644" id="1644">1644</a>
<a href="#1645" id="1645">1645</a>
<a href="#1646" id="1646">1646</a>
<a href="#1647" id="1647">1647</a>
<a href="#1648" id="1648">1648</a>
<a href="#1649" id="1649">1649</a>
<a href="#1650" id="1650">1650</a>
<a href="#1651" id="1651">1651</a>
<a href="#1652" id="1652">1652</a>
<a href="#1653" id="1653">1653</a>
<a href="#1654" id="1654">1654</a>
<a href="#1655" id="1655">1655</a>
<a href="#1656" id="1656">1656</a>
<a href="#1657" id="1657">1657</a>
<a href="#1658" id="1658">1658</a>
<a href="#1659" id="1659">1659</a>
<a href="#1660" id="1660">1660</a>
<a href="#1661" id="1661">1661</a>
<a href="#1662" id="1662">1662</a>
<a href="#1663" id="1663">1663</a>
<a href="#1664" id="1664">1664</a>
<a href="#1665" id="1665">1665</a>
<a href="#1666" id="1666">1666</a>
<a href="#1667" id="1667">1667</a>
<a href="#1668" id="1668">1668</a>
<a href="#1669" id="1669">1669</a>
<a href="#1670" id="1670">1670</a>
<a href="#1671" id="1671">1671</a>
<a href="#1672" id="1672">1672</a>
<a href="#1673" id="1673">1673</a>
<a href="#1674" id="1674">1674</a>
<a href="#1675" id="1675">1675</a>
<a href="#1676" id="1676">1676</a>
<a href="#1677" id="1677">1677</a>
<a href="#1678" id="1678">1678</a>
<a href="#1679" id="1679">1679</a>
<a href="#1680" id="1680">1680</a>
<a href="#1681" id="1681">1681</a>
<a href="#1682" id="1682">1682</a>
<a href="#1683" id="1683">1683</a>
<a href="#1684" id="1684">1684</a>
<a href="#1685" id="1685">1685</a>
<a href="#1686" id="1686">1686</a>
<a href="#1687" id="1687">1687</a>
<a href="#1688" id="1688">1688</a>
<a href="#1689" id="1689">1689</a>
<a href="#1690" id="1690">1690</a>
<a href="#1691" id="1691">1691</a>
<a href="#1692" id="1692">1692</a>
<a href="#1693" id="1693">1693</a>
<a href="#1694" id="1694">1694</a>
<a href="#1695" id="1695">1695</a>
<a href="#1696" id="1696">1696</a>
<a href="#1697" id="1697">1697</a>
<a href="#1698" id="1698">1698</a>
<a href="#1699" id="1699">1699</a>
<a href="#1700" id="1700">1700</a>
<a href="#1701" id="1701">1701</a>
<a href="#1702" id="1702">1702</a>
<a href="#1703" id="1703">1703</a>
<a href="#1704" id="1704">1704</a>
<a href="#1705" id="1705">1705</a>
<a href="#1706" id="1706">1706</a>
<a href="#1707" id="1707">1707</a>
<a href="#1708" id="1708">1708</a>
<a href="#1709" id="1709">1709</a>
<a href="#1710" id="1710">1710</a>
<a href="#1711" id="1711">1711</a>
<a href="#1712" id="1712">1712</a>
<a href="#1713" id="1713">1713</a>
<a href="#1714" id="1714">1714</a>
<a href="#1715" id="1715">1715</a>
<a href="#1716" id="1716">1716</a>
<a href="#1717" id="1717">1717</a>
<a href="#1718" id="1718">1718</a>
<a href="#1719" id="1719">1719</a>
<a href="#1720" id="1720">1720</a>
<a href="#1721" id="1721">1721</a>
<a href="#1722" id="1722">1722</a>
<a href="#1723" id="1723">1723</a>
<a href="#1724" id="1724">1724</a>
<a href="#1725" id="1725">1725</a>
<a href="#1726" id="1726">1726</a>
<a href="#1727" id="1727">1727</a>
<a href="#1728" id="1728">1728</a>
<a href="#1729" id="1729">1729</a>
<a href="#1730" id="1730">1730</a>
<a href="#1731" id="1731">1731</a>
<a href="#1732" id="1732">1732</a>
<a href="#1733" id="1733">1733</a>
<a href="#1734" id="1734">1734</a>
<a href="#1735" id="1735">1735</a>
<a href="#1736" id="1736">1736</a>
<a href="#1737" id="1737">1737</a>
<a href="#1738" id="1738">1738</a>
<a href="#1739" id="1739">1739</a>
<a href="#1740" id="1740">1740</a>
<a href="#1741" id="1741">1741</a>
<a href="#1742" id="1742">1742</a>
<a href="#1743" id="1743">1743</a>
<a href="#1744" id="1744">1744</a>
<a href="#1745" id="1745">1745</a>
<a href="#1746" id="1746">1746</a>
<a href="#1747" id="1747">1747</a>
<a href="#1748" id="1748">1748</a>
<a href="#1749" id="1749">1749</a>
<a href="#1750" id="1750">1750</a>
<a href="#1751" id="1751">1751</a>
<a href="#1752" id="1752">1752</a>
<a href="#1753" id="1753">1753</a>
<a href="#1754" id="1754">1754</a>
<a href="#1755" id="1755">1755</a>
<a href="#1756" id="1756">1756</a>
<a href="#1757" id="1757">1757</a>
<a href="#1758" id="1758">1758</a>
<a href="#1759" id="1759">1759</a>
<a href="#1760" id="1760">1760</a>
<a href="#1761" id="1761">1761</a>
<a href="#1762" id="1762">1762</a>
<a href="#1763" id="1763">1763</a>
<a href="#1764" id="1764">1764</a>
<a href="#1765" id="1765">1765</a>
<a href="#1766" id="1766">1766</a>
<a href="#1767" id="1767">1767</a>
<a href="#1768" id="1768">1768</a>
<a href="#1769" id="1769">1769</a>
<a href="#1770" id="1770">1770</a>
<a href="#1771" id="1771">1771</a>
<a href="#1772" id="1772">1772</a>
<a href="#1773" id="1773">1773</a>
<a href="#1774" id="1774">1774</a>
<a href="#1775" id="1775">1775</a>
<a href="#1776" id="1776">1776</a>
<a href="#1777" id="1777">1777</a>
<a href="#1778" id="1778">1778</a>
<a href="#1779" id="1779">1779</a>
<a href="#1780" id="1780">1780</a>
<a href="#1781" id="1781">1781</a>
<a href="#1782" id="1782">1782</a>
<a href="#1783" id="1783">1783</a>
<a href="#1784" id="1784">1784</a>
<a href="#1785" id="1785">1785</a>
<a href="#1786" id="1786">1786</a>
<a href="#1787" id="1787">1787</a>
<a href="#1788" id="1788">1788</a>
<a href="#1789" id="1789">1789</a>
<a href="#1790" id="1790">1790</a>
<a href="#1791" id="1791">1791</a>
<a href="#1792" id="1792">1792</a>
<a href="#1793" id="1793">1793</a>
<a href="#1794" id="1794">1794</a>
<a href="#1795" id="1795">1795</a>
<a href="#1796" id="1796">1796</a>
<a href="#1797" id="1797">1797</a>
<a href="#1798" id="1798">1798</a>
<a href="#1799" id="1799">1799</a>
<a href="#1800" id="1800">1800</a>
<a href="#1801" id="1801">1801</a>
<a href="#1802" id="1802">1802</a>
<a href="#1803" id="1803">1803</a>
<a href="#1804" id="1804">1804</a>
<a href="#1805" id="1805">1805</a>
<a href="#1806" id="1806">1806</a>
<a href="#1807" id="1807">1807</a>
<a href="#1808" id="1808">1808</a>
<a href="#1809" id="1809">1809</a>
<a href="#1810" id="1810">1810</a>
<a href="#1811" id="1811">1811</a>
<a href="#1812" id="1812">1812</a>
<a href="#1813" id="1813">1813</a>
<a href="#1814" id="1814">1814</a>
<a href="#1815" id="1815">1815</a>
<a href="#1816" id="1816">1816</a>
<a href="#1817" id="1817">1817</a>
<a href="#1818" id="1818">1818</a>
<a href="#1819" id="1819">1819</a>
<a href="#1820" id="1820">1820</a>
<a href="#1821" id="1821">1821</a>
<a href="#1822" id="1822">1822</a>
<a href="#1823" id="1823">1823</a>
<a href="#1824" id="1824">1824</a>
<a href="#1825" id="1825">1825</a>
<a href="#1826" id="1826">1826</a>
<a href="#1827" id="1827">1827</a>
<a href="#1828" id="1828">1828</a>
<a href="#1829" id="1829">1829</a>
<a href="#1830" id="1830">1830</a>
<a href="#1831" id="1831">1831</a>
<a href="#1832" id="1832">1832</a>
<a href="#1833" id="1833">1833</a>
<a href="#1834" id="1834">1834</a>
<a href="#1835" id="1835">1835</a>
<a href="#1836" id="1836">1836</a>
<a href="#1837" id="1837">1837</a>
<a href="#1838" id="1838">1838</a>
<a href="#1839" id="1839">1839</a>
<a href="#1840" id="1840">1840</a>
<a href="#1841" id="1841">1841</a>
<a href="#1842" id="1842">1842</a>
<a href="#1843" id="1843">1843</a>
<a href="#1844" id="1844">1844</a>
<a href="#1845" id="1845">1845</a>
<a href="#1846" id="1846">1846</a>
<a href="#1847" id="1847">1847</a>
<a href="#1848" id="1848">1848</a>
<a href="#1849" id="1849">1849</a>
<a href="#1850" id="1850">1850</a>
<a href="#1851" id="1851">1851</a>
<a href="#1852" id="1852">1852</a>
<a href="#1853" id="1853">1853</a>
<a href="#1854" id="1854">1854</a>
<a href="#1855" id="1855">1855</a>
<a href="#1856" id="1856">1856</a>
<a href="#1857" id="1857">1857</a>
<a href="#1858" id="1858">1858</a>
<a href="#1859" id="1859">1859</a>
<a href="#1860" id="1860">1860</a>
<a href="#1861" id="1861">1861</a>
<a href="#1862" id="1862">1862</a>
<a href="#1863" id="1863">1863</a>
<a href="#1864" id="1864">1864</a>
<a href="#1865" id="1865">1865</a>
<a href="#1866" id="1866">1866</a>
<a href="#1867" id="1867">1867</a>
<a href="#1868" id="1868">1868</a>
<a href="#1869" id="1869">1869</a>
<a href="#1870" id="1870">1870</a>
<a href="#1871" id="1871">1871</a>
<a href="#1872" id="1872">1872</a>
<a href="#1873" id="1873">1873</a>
<a href="#1874" id="1874">1874</a>
<a href="#1875" id="1875">1875</a>
<a href="#1876" id="1876">1876</a>
<a href="#1877" id="1877">1877</a>
<a href="#1878" id="1878">1878</a>
<a href="#1879" id="1879">1879</a>
<a href="#1880" id="1880">1880</a>
<a href="#1881" id="1881">1881</a>
<a href="#1882" id="1882">1882</a>
<a href="#1883" id="1883">1883</a>
<a href="#1884" id="1884">1884</a>
<a href="#1885" id="1885">1885</a>
<a href="#1886" id="1886">1886</a>
<a href="#1887" id="1887">1887</a>
<a href="#1888" id="1888">1888</a>
<a href="#1889" id="1889">1889</a>
<a href="#1890" id="1890">1890</a>
<a href="#1891" id="1891">1891</a>
<a href="#1892" id="1892">1892</a>
<a href="#1893" id="1893">1893</a>
<a href="#1894" id="1894">1894</a>
<a href="#1895" id="1895">1895</a>
<a href="#1896" id="1896">1896</a>
<a href="#1897" id="1897">1897</a>
<a href="#1898" id="1898">1898</a>
<a href="#1899" id="1899">1899</a>
<a href="#1900" id="1900">1900</a>
<a href="#1901" id="1901">1901</a>
<a href="#1902" id="1902">1902</a>
<a href="#1903" id="1903">1903</a>
<a href="#1904" id="1904">1904</a>
<a href="#1905" id="1905">1905</a>
<a href="#1906" id="1906">1906</a>
<a href="#1907" id="1907">1907</a>
<a href="#1908" id="1908">1908</a>
<a href="#1909" id="1909">1909</a>
<a href="#1910" id="1910">1910</a>
<a href="#1911" id="1911">1911</a>
<a href="#1912" id="1912">1912</a>
<a href="#1913" id="1913">1913</a>
<a href="#1914" id="1914">1914</a>
<a href="#1915" id="1915">1915</a>
<a href="#1916" id="1916">1916</a>
<a href="#1917" id="1917">1917</a>
<a href="#1918" id="1918">1918</a>
<a href="#1919" id="1919">1919</a>
<a href="#1920" id="1920">1920</a>
<a href="#1921" id="1921">1921</a>
<a href="#1922" id="1922">1922</a>
<a href="#1923" id="1923">1923</a>
<a href="#1924" id="1924">1924</a>
<a href="#1925" id="1925">1925</a>
<a href="#1926" id="1926">1926</a>
<a href="#1927" id="1927">1927</a>
<a href="#1928" id="1928">1928</a>
<a href="#1929" id="1929">1929</a>
<a href="#1930" id="1930">1930</a>
<a href="#1931" id="1931">1931</a>
<a href="#1932" id="1932">1932</a>
<a href="#1933" id="1933">1933</a>
<a href="#1934" id="1934">1934</a>
<a href="#1935" id="1935">1935</a>
<a href="#1936" id="1936">1936</a>
<a href="#1937" id="1937">1937</a>
<a href="#1938" id="1938">1938</a>
<a href="#1939" id="1939">1939</a>
<a href="#1940" id="1940">1940</a>
<a href="#1941" id="1941">1941</a>
<a href="#1942" id="1942">1942</a>
<a href="#1943" id="1943">1943</a>
<a href="#1944" id="1944">1944</a>
<a href="#1945" id="1945">1945</a>
<a href="#1946" id="1946">1946</a>
<a href="#1947" id="1947">1947</a>
<a href="#1948" id="1948">1948</a>
<a href="#1949" id="1949">1949</a>
<a href="#1950" id="1950">1950</a>
<a href="#1951" id="1951">1951</a>
<a href="#1952" id="1952">1952</a>
<a href="#1953" id="1953">1953</a>
<a href="#1954" id="1954">1954</a>
<a href="#1955" id="1955">1955</a>
<a href="#1956" id="1956">1956</a>
<a href="#1957" id="1957">1957</a>
<a href="#1958" id="1958">1958</a>
<a href="#1959" id="1959">1959</a>
<a href="#1960" id="1960">1960</a>
<a href="#1961" id="1961">1961</a>
<a href="#1962" id="1962">1962</a>
<a href="#1963" id="1963">1963</a>
<a href="#1964" id="1964">1964</a>
<a href="#1965" id="1965">1965</a>
<a href="#1966" id="1966">1966</a>
<a href="#1967" id="1967">1967</a>
<a href="#1968" id="1968">1968</a>
<a href="#1969" id="1969">1969</a>
<a href="#1970" id="1970">1970</a>
<a href="#1971" id="1971">1971</a>
<a href="#1972" id="1972">1972</a>
<a href="#1973" id="1973">1973</a>
<a href="#1974" id="1974">1974</a>
<a href="#1975" id="1975">1975</a>
<a href="#1976" id="1976">1976</a>
<a href="#1977" id="1977">1977</a>
<a href="#1978" id="1978">1978</a>
<a href="#1979" id="1979">1979</a>
<a href="#1980" id="1980">1980</a>
<a href="#1981" id="1981">1981</a>
<a href="#1982" id="1982">1982</a>
<a href="#1983" id="1983">1983</a>
<a href="#1984" id="1984">1984</a>
<a href="#1985" id="1985">1985</a>
<a href="#1986" id="1986">1986</a>
<a href="#1987" id="1987">1987</a>
<a href="#1988" id="1988">1988</a>
<a href="#1989" id="1989">1989</a>
<a href="#1990" id="1990">1990</a>
<a href="#1991" id="1991">1991</a>
<a href="#1992" id="1992">1992</a>
<a href="#1993" id="1993">1993</a>
<a href="#1994" id="1994">1994</a>
<a href="#1995" id="1995">1995</a>
<a href="#1996" id="1996">1996</a>
<a href="#1997" id="1997">1997</a>
<a href="#1998" id="1998">1998</a>
<a href="#1999" id="1999">1999</a>
<a href="#2000" id="2000">2000</a>
<a href="#2001" id="2001">2001</a>
<a href="#2002" id="2002">2002</a>
<a href="#2003" id="2003">2003</a>
<a href="#2004" id="2004">2004</a>
<a href="#2005" id="2005">2005</a>
<a href="#2006" id="2006">2006</a>
<a href="#2007" id="2007">2007</a>
<a href="#2008" id="2008">2008</a>
<a href="#2009" id="2009">2009</a>
<a href="#2010" id="2010">2010</a>
<a href="#2011" id="2011">2011</a>
<a href="#2012" id="2012">2012</a>
<a href="#2013" id="2013">2013</a>
<a href="#2014" id="2014">2014</a>
<a href="#2015" id="2015">2015</a>
<a href="#2016" id="2016">2016</a>
<a href="#2017" id="2017">2017</a>
<a href="#2018" id="2018">2018</a>
<a href="#2019" id="2019">2019</a>
<a href="#2020" id="2020">2020</a>
<a href="#2021" id="2021">2021</a>
<a href="#2022" id="2022">2022</a>
<a href="#2023" id="2023">2023</a>
<a href="#2024" id="2024">2024</a>
<a href="#2025" id="2025">2025</a>
<a href="#2026" id="2026">2026</a>
<a href="#2027" id="2027">2027</a>
<a href="#2028" id="2028">2028</a>
<a href="#2029" id="2029">2029</a>
<a href="#2030" id="2030">2030</a>
<a href="#2031" id="2031">2031</a>
<a href="#2032" id="2032">2032</a>
<a href="#2033" id="2033">2033</a>
<a href="#2034" id="2034">2034</a>
<a href="#2035" id="2035">2035</a>
<a href="#2036" id="2036">2036</a>
<a href="#2037" id="2037">2037</a>
<a href="#2038" id="2038">2038</a>
<a href="#2039" id="2039">2039</a>
<a href="#2040" id="2040">2040</a>
<a href="#2041" id="2041">2041</a>
<a href="#2042" id="2042">2042</a>
<a href="#2043" id="2043">2043</a>
<a href="#2044" id="2044">2044</a>
<a href="#2045" id="2045">2045</a>
<a href="#2046" id="2046">2046</a>
<a href="#2047" id="2047">2047</a>
<a href="#2048" id="2048">2048</a>
<a href="#2049" id="2049">2049</a>
<a href="#2050" id="2050">2050</a>
<a href="#2051" id="2051">2051</a>
<a href="#2052" id="2052">2052</a>
<a href="#2053" id="2053">2053</a>
<a href="#2054" id="2054">2054</a>
<a href="#2055" id="2055">2055</a>
<a href="#2056" id="2056">2056</a>
<a href="#2057" id="2057">2057</a>
<a href="#2058" id="2058">2058</a>
<a href="#2059" id="2059">2059</a>
<a href="#2060" id="2060">2060</a>
<a href="#2061" id="2061">2061</a>
<a href="#2062" id="2062">2062</a>
<a href="#2063" id="2063">2063</a>
<a href="#2064" id="2064">2064</a>
<a href="#2065" id="2065">2065</a>
<a href="#2066" id="2066">2066</a>
<a href="#2067" id="2067">2067</a>
<a href="#2068" id="2068">2068</a>
<a href="#2069" id="2069">2069</a>
<a href="#2070" id="2070">2070</a>
<a href="#2071" id="2071">2071</a>
<a href="#2072" id="2072">2072</a>
<a href="#2073" id="2073">2073</a>
<a href="#2074" id="2074">2074</a>
<a href="#2075" id="2075">2075</a>
<a href="#2076" id="2076">2076</a>
<a href="#2077" id="2077">2077</a>
<a href="#2078" id="2078">2078</a>
<a href="#2079" id="2079">2079</a>
<a href="#2080" id="2080">2080</a>
<a href="#2081" id="2081">2081</a>
<a href="#2082" id="2082">2082</a>
<a href="#2083" id="2083">2083</a>
<a href="#2084" id="2084">2084</a>
<a href="#2085" id="2085">2085</a>
<a href="#2086" id="2086">2086</a>
<a href="#2087" id="2087">2087</a>
<a href="#2088" id="2088">2088</a>
<a href="#2089" id="2089">2089</a>
<a href="#2090" id="2090">2090</a>
<a href="#2091" id="2091">2091</a>
<a href="#2092" id="2092">2092</a>
<a href="#2093" id="2093">2093</a>
<a href="#2094" id="2094">2094</a>
<a href="#2095" id="2095">2095</a>
<a href="#2096" id="2096">2096</a>
<a href="#2097" id="2097">2097</a>
<a href="#2098" id="2098">2098</a>
<a href="#2099" id="2099">2099</a>
<a href="#2100" id="2100">2100</a>
<a href="#2101" id="2101">2101</a>
<a href="#2102" id="2102">2102</a>
<a href="#2103" id="2103">2103</a>
<a href="#2104" id="2104">2104</a>
<a href="#2105" id="2105">2105</a>
<a href="#2106" id="2106">2106</a>
<a href="#2107" id="2107">2107</a>
<a href="#2108" id="2108">2108</a>
<a href="#2109" id="2109">2109</a>
<a href="#2110" id="2110">2110</a>
<a href="#2111" id="2111">2111</a>
<a href="#2112" id="2112">2112</a>
<a href="#2113" id="2113">2113</a>
<a href="#2114" id="2114">2114</a>
<a href="#2115" id="2115">2115</a>
<a href="#2116" id="2116">2116</a>
<a href="#2117" id="2117">2117</a>
<a href="#2118" id="2118">2118</a>
<a href="#2119" id="2119">2119</a>
<a href="#2120" id="2120">2120</a>
<a href="#2121" id="2121">2121</a>
<a href="#2122" id="2122">2122</a>
<a href="#2123" id="2123">2123</a>
<a href="#2124" id="2124">2124</a>
<a href="#2125" id="2125">2125</a>
<a href="#2126" id="2126">2126</a>
<a href="#2127" id="2127">2127</a>
<a href="#2128" id="2128">2128</a>
<a href="#2129" id="2129">2129</a>
<a href="#2130" id="2130">2130</a>
<a href="#2131" id="2131">2131</a>
<a href="#2132" id="2132">2132</a>
<a href="#2133" id="2133">2133</a>
<a href="#2134" id="2134">2134</a>
<a href="#2135" id="2135">2135</a>
<a href="#2136" id="2136">2136</a>
<a href="#2137" id="2137">2137</a>
<a href="#2138" id="2138">2138</a>
<a href="#2139" id="2139">2139</a>
<a href="#2140" id="2140">2140</a>
<a href="#2141" id="2141">2141</a>
<a href="#2142" id="2142">2142</a>
<a href="#2143" id="2143">2143</a>
<a href="#2144" id="2144">2144</a>
<a href="#2145" id="2145">2145</a>
<a href="#2146" id="2146">2146</a>
<a href="#2147" id="2147">2147</a>
<a href="#2148" id="2148">2148</a>
<a href="#2149" id="2149">2149</a>
<a href="#2150" id="2150">2150</a>
<a href="#2151" id="2151">2151</a>
<a href="#2152" id="2152">2152</a>
<a href="#2153" id="2153">2153</a>
<a href="#2154" id="2154">2154</a>
<a href="#2155" id="2155">2155</a>
<a href="#2156" id="2156">2156</a>
<a href="#2157" id="2157">2157</a>
<a href="#2158" id="2158">2158</a>
<a href="#2159" id="2159">2159</a>
<a href="#2160" id="2160">2160</a>
<a href="#2161" id="2161">2161</a>
<a href="#2162" id="2162">2162</a>
<a href="#2163" id="2163">2163</a>
<a href="#2164" id="2164">2164</a>
<a href="#2165" id="2165">2165</a>
<a href="#2166" id="2166">2166</a>
<a href="#2167" id="2167">2167</a>
<a href="#2168" id="2168">2168</a>
<a href="#2169" id="2169">2169</a>
<a href="#2170" id="2170">2170</a>
<a href="#2171" id="2171">2171</a>
<a href="#2172" id="2172">2172</a>
<a href="#2173" id="2173">2173</a>
<a href="#2174" id="2174">2174</a>
<a href="#2175" id="2175">2175</a>
<a href="#2176" id="2176">2176</a>
<a href="#2177" id="2177">2177</a>
<a href="#2178" id="2178">2178</a>
<a href="#2179" id="2179">2179</a>
<a href="#2180" id="2180">2180</a>
<a href="#2181" id="2181">2181</a>
<a href="#2182" id="2182">2182</a>
<a href="#2183" id="2183">2183</a>
<a href="#2184" id="2184">2184</a>
<a href="#2185" id="2185">2185</a>
<a href="#2186" id="2186">2186</a>
<a href="#2187" id="2187">2187</a>
<a href="#2188" id="2188">2188</a>
<a href="#2189" id="2189">2189</a>
<a href="#2190" id="2190">2190</a>
<a href="#2191" id="2191">2191</a>
<a href="#2192" id="2192">2192</a>
<a href="#2193" id="2193">2193</a>
<a href="#2194" id="2194">2194</a>
<a href="#2195" id="2195">2195</a>
<a href="#2196" id="2196">2196</a>
<a href="#2197" id="2197">2197</a>
<a href="#2198" id="2198">2198</a>
<a href="#2199" id="2199">2199</a>
<a href="#2200" id="2200">2200</a>
<a href="#2201" id="2201">2201</a>
<a href="#2202" id="2202">2202</a>
<a href="#2203" id="2203">2203</a>
<a href="#2204" id="2204">2204</a>
<a href="#2205" id="2205">2205</a>
<a href="#2206" id="2206">2206</a>
<a href="#2207" id="2207">2207</a>
<a href="#2208" id="2208">2208</a>
<a href="#2209" id="2209">2209</a>
<a href="#2210" id="2210">2210</a>
<a href="#2211" id="2211">2211</a>
<a href="#2212" id="2212">2212</a>
<a href="#2213" id="2213">2213</a>
<a href="#2214" id="2214">2214</a>
<a href="#2215" id="2215">2215</a>
<a href="#2216" id="2216">2216</a>
<a href="#2217" id="2217">2217</a>
<a href="#2218" id="2218">2218</a>
<a href="#2219" id="2219">2219</a>
<a href="#2220" id="2220">2220</a>
<a href="#2221" id="2221">2221</a>
<a href="#2222" id="2222">2222</a>
<a href="#2223" id="2223">2223</a>
<a href="#2224" id="2224">2224</a>
<a href="#2225" id="2225">2225</a>
<a href="#2226" id="2226">2226</a>
<a href="#2227" id="2227">2227</a>
<a href="#2228" id="2228">2228</a>
<a href="#2229" id="2229">2229</a>
<a href="#2230" id="2230">2230</a>
<a href="#2231" id="2231">2231</a>
<a href="#2232" id="2232">2232</a>
<a href="#2233" id="2233">2233</a>
<a href="#2234" id="2234">2234</a>
<a href="#2235" id="2235">2235</a>
<a href="#2236" id="2236">2236</a>
<a href="#2237" id="2237">2237</a>
<a href="#2238" id="2238">2238</a>
<a href="#2239" id="2239">2239</a>
<a href="#2240" id="2240">2240</a>
<a href="#2241" id="2241">2241</a>
<a href="#2242" id="2242">2242</a>
<a href="#2243" id="2243">2243</a>
<a href="#2244" id="2244">2244</a>
<a href="#2245" id="2245">2245</a>
<a href="#2246" id="2246">2246</a>
<a href="#2247" id="2247">2247</a>
<a href="#2248" id="2248">2248</a>
<a href="#2249" id="2249">2249</a>
<a href="#2250" id="2250">2250</a>
<a href="#2251" id="2251">2251</a>
<a href="#2252" id="2252">2252</a>
<a href="#2253" id="2253">2253</a>
<a href="#2254" id="2254">2254</a>
<a href="#2255" id="2255">2255</a>
<a href="#2256" id="2256">2256</a>
<a href="#2257" id="2257">2257</a>
<a href="#2258" id="2258">2258</a>
<a href="#2259" id="2259">2259</a>
<a href="#2260" id="2260">2260</a>
<a href="#2261" id="2261">2261</a>
<a href="#2262" id="2262">2262</a>
<a href="#2263" id="2263">2263</a>
<a href="#2264" id="2264">2264</a>
<a href="#2265" id="2265">2265</a>
<a href="#2266" id="2266">2266</a>
<a href="#2267" id="2267">2267</a>
<a href="#2268" id="2268">2268</a>
<a href="#2269" id="2269">2269</a>
<a href="#2270" id="2270">2270</a>
<a href="#2271" id="2271">2271</a>
<a href="#2272" id="2272">2272</a>
<a href="#2273" id="2273">2273</a>
<a href="#2274" id="2274">2274</a>
<a href="#2275" id="2275">2275</a>
<a href="#2276" id="2276">2276</a>
<a href="#2277" id="2277">2277</a>
<a href="#2278" id="2278">2278</a>
<a href="#2279" id="2279">2279</a>
<a href="#2280" id="2280">2280</a>
<a href="#2281" id="2281">2281</a>
<a href="#2282" id="2282">2282</a>
<a href="#2283" id="2283">2283</a>
<a href="#2284" id="2284">2284</a>
<a href="#2285" id="2285">2285</a>
<a href="#2286" id="2286">2286</a>
<a href="#2287" id="2287">2287</a>
<a href="#2288" id="2288">2288</a>
<a href="#2289" id="2289">2289</a>
<a href="#2290" id="2290">2290</a>
<a href="#2291" id="2291">2291</a>
<a href="#2292" id="2292">2292</a>
<a href="#2293" id="2293">2293</a>
<a href="#2294" id="2294">2294</a>
<a href="#2295" id="2295">2295</a>
<a href="#2296" id="2296">2296</a>
<a href="#2297" id="2297">2297</a>
<a href="#2298" id="2298">2298</a>
<a href="#2299" id="2299">2299</a>
<a href="#2300" id="2300">2300</a>
<a href="#2301" id="2301">2301</a>
<a href="#2302" id="2302">2302</a>
<a href="#2303" id="2303">2303</a>
<a href="#2304" id="2304">2304</a>
<a href="#2305" id="2305">2305</a>
<a href="#2306" id="2306">2306</a>
<a href="#2307" id="2307">2307</a>
<a href="#2308" id="2308">2308</a>
<a href="#2309" id="2309">2309</a>
<a href="#2310" id="2310">2310</a>
<a href="#2311" id="2311">2311</a>
<a href="#2312" id="2312">2312</a>
<a href="#2313" id="2313">2313</a>
<a href="#2314" id="2314">2314</a>
<a href="#2315" id="2315">2315</a>
<a href="#2316" id="2316">2316</a>
<a href="#2317" id="2317">2317</a>
<a href="#2318" id="2318">2318</a>
<a href="#2319" id="2319">2319</a>
<a href="#2320" id="2320">2320</a>
<a href="#2321" id="2321">2321</a>
<a href="#2322" id="2322">2322</a>
<a href="#2323" id="2323">2323</a>
<a href="#2324" id="2324">2324</a>
<a href="#2325" id="2325">2325</a>
<a href="#2326" id="2326">2326</a>
<a href="#2327" id="2327">2327</a>
<a href="#2328" id="2328">2328</a>
<a href="#2329" id="2329">2329</a>
<a href="#2330" id="2330">2330</a>
<a href="#2331" id="2331">2331</a>
<a href="#2332" id="2332">2332</a>
<a href="#2333" id="2333">2333</a>
<a href="#2334" id="2334">2334</a>
<a href="#2335" id="2335">2335</a>
<a href="#2336" id="2336">2336</a>
<a href="#2337" id="2337">2337</a>
<a href="#2338" id="2338">2338</a>
<a href="#2339" id="2339">2339</a>
<a href="#2340" id="2340">2340</a>
<a href="#2341" id="2341">2341</a>
<a href="#2342" id="2342">2342</a>
<a href="#2343" id="2343">2343</a>
<a href="#2344" id="2344">2344</a>
<a href="#2345" id="2345">2345</a>
<a href="#2346" id="2346">2346</a>
<a href="#2347" id="2347">2347</a>
<a href="#2348" id="2348">2348</a>
<a href="#2349" id="2349">2349</a>
<a href="#2350" id="2350">2350</a>
<a href="#2351" id="2351">2351</a>
<a href="#2352" id="2352">2352</a>
<a href="#2353" id="2353">2353</a>
<a href="#2354" id="2354">2354</a>
<a href="#2355" id="2355">2355</a>
<a href="#2356" id="2356">2356</a>
<a href="#2357" id="2357">2357</a>
<a href="#2358" id="2358">2358</a>
<a href="#2359" id="2359">2359</a>
<a href="#2360" id="2360">2360</a>
<a href="#2361" id="2361">2361</a>
<a href="#2362" id="2362">2362</a>
<a href="#2363" id="2363">2363</a>
<a href="#2364" id="2364">2364</a>
<a href="#2365" id="2365">2365</a>
<a href="#2366" id="2366">2366</a>
<a href="#2367" id="2367">2367</a>
<a href="#2368" id="2368">2368</a>
<a href="#2369" id="2369">2369</a>
<a href="#2370" id="2370">2370</a>
<a href="#2371" id="2371">2371</a>
<a href="#2372" id="2372">2372</a>
<a href="#2373" id="2373">2373</a>
<a href="#2374" id="2374">2374</a>
<a href="#2375" id="2375">2375</a>
<a href="#2376" id="2376">2376</a>
<a href="#2377" id="2377">2377</a>
<a href="#2378" id="2378">2378</a>
<a href="#2379" id="2379">2379</a>
<a href="#2380" id="2380">2380</a>
<a href="#2381" id="2381">2381</a>
<a href="#2382" id="2382">2382</a>
<a href="#2383" id="2383">2383</a>
<a href="#2384" id="2384">2384</a>
<a href="#2385" id="2385">2385</a>
<a href="#2386" id="2386">2386</a>
<a href="#2387" id="2387">2387</a>
<a href="#2388" id="2388">2388</a>
<a href="#2389" id="2389">2389</a>
<a href="#2390" id="2390">2390</a>
<a href="#2391" id="2391">2391</a>
<a href="#2392" id="2392">2392</a>
<a href="#2393" id="2393">2393</a>
<a href="#2394" id="2394">2394</a>
<a href="#2395" id="2395">2395</a>
<a href="#2396" id="2396">2396</a>
<a href="#2397" id="2397">2397</a>
<a href="#2398" id="2398">2398</a>
<a href="#2399" id="2399">2399</a>
<a href="#2400" id="2400">2400</a>
<a href="#2401" id="2401">2401</a>
<a href="#2402" id="2402">2402</a>
<a href="#2403" id="2403">2403</a>
<a href="#2404" id="2404">2404</a>
<a href="#2405" id="2405">2405</a>
<a href="#2406" id="2406">2406</a>
<a href="#2407" id="2407">2407</a>
<a href="#2408" id="2408">2408</a>
<a href="#2409" id="2409">2409</a>
<a href="#2410" id="2410">2410</a>
<a href="#2411" id="2411">2411</a>
<a href="#2412" id="2412">2412</a>
<a href="#2413" id="2413">2413</a>
<a href="#2414" id="2414">2414</a>
<a href="#2415" id="2415">2415</a>
<a href="#2416" id="2416">2416</a>
<a href="#2417" id="2417">2417</a>
<a href="#2418" id="2418">2418</a>
<a href="#2419" id="2419">2419</a>
<a href="#2420" id="2420">2420</a>
<a href="#2421" id="2421">2421</a>
<a href="#2422" id="2422">2422</a>
<a href="#2423" id="2423">2423</a>
<a href="#2424" id="2424">2424</a>
<a href="#2425" id="2425">2425</a>
<a href="#2426" id="2426">2426</a>
<a href="#2427" id="2427">2427</a>
<a href="#2428" id="2428">2428</a>
<a href="#2429" id="2429">2429</a>
<a href="#2430" id="2430">2430</a>
<a href="#2431" id="2431">2431</a>
<a href="#2432" id="2432">2432</a>
<a href="#2433" id="2433">2433</a>
<a href="#2434" id="2434">2434</a>
<a href="#2435" id="2435">2435</a>
<a href="#2436" id="2436">2436</a>
<a href="#2437" id="2437">2437</a>
<a href="#2438" id="2438">2438</a>
<a href="#2439" id="2439">2439</a>
<a href="#2440" id="2440">2440</a>
<a href="#2441" id="2441">2441</a>
<a href="#2442" id="2442">2442</a>
<a href="#2443" id="2443">2443</a>
<a href="#2444" id="2444">2444</a>
<a href="#2445" id="2445">2445</a>
<a href="#2446" id="2446">2446</a>
<a href="#2447" id="2447">2447</a>
<a href="#2448" id="2448">2448</a>
<a href="#2449" id="2449">2449</a>
<a href="#2450" id="2450">2450</a>
<a href="#2451" id="2451">2451</a>
<a href="#2452" id="2452">2452</a>
<a href="#2453" id="2453">2453</a>
<a href="#2454" id="2454">2454</a>
<a href="#2455" id="2455">2455</a>
<a href="#2456" id="2456">2456</a>
<a href="#2457" id="2457">2457</a>
<a href="#2458" id="2458">2458</a>
<a href="#2459" id="2459">2459</a>
<a href="#2460" id="2460">2460</a>
<a href="#2461" id="2461">2461</a>
<a href="#2462" id="2462">2462</a>
<a href="#2463" id="2463">2463</a>
<a href="#2464" id="2464">2464</a>
<a href="#2465" id="2465">2465</a>
<a href="#2466" id="2466">2466</a>
<a href="#2467" id="2467">2467</a>
<a href="#2468" id="2468">2468</a>
<a href="#2469" id="2469">2469</a>
<a href="#2470" id="2470">2470</a>
<a href="#2471" id="2471">2471</a>
<a href="#2472" id="2472">2472</a>
<a href="#2473" id="2473">2473</a>
<a href="#2474" id="2474">2474</a>
<a href="#2475" id="2475">2475</a>
<a href="#2476" id="2476">2476</a>
<a href="#2477" id="2477">2477</a>
<a href="#2478" id="2478">2478</a>
<a href="#2479" id="2479">2479</a>
<a href="#2480" id="2480">2480</a>
<a href="#2481" id="2481">2481</a>
<a href="#2482" id="2482">2482</a>
<a href="#2483" id="2483">2483</a>
<a href="#2484" id="2484">2484</a>
<a href="#2485" id="2485">2485</a>
<a href="#2486" id="2486">2486</a>
<a href="#2487" id="2487">2487</a>
<a href="#2488" id="2488">2488</a>
<a href="#2489" id="2489">2489</a>
<a href="#2490" id="2490">2490</a>
<a href="#2491" id="2491">2491</a>
<a href="#2492" id="2492">2492</a>
<a href="#2493" id="2493">2493</a>
<a href="#2494" id="2494">2494</a>
<a href="#2495" id="2495">2495</a>
<a href="#2496" id="2496">2496</a>
<a href="#2497" id="2497">2497</a>
<a href="#2498" id="2498">2498</a>
<a href="#2499" id="2499">2499</a>
<a href="#2500" id="2500">2500</a>
<a href="#2501" id="2501">2501</a>
<a href="#2502" id="2502">2502</a>
<a href="#2503" id="2503">2503</a>
<a href="#2504" id="2504">2504</a>
<a href="#2505" id="2505">2505</a>
<a href="#2506" id="2506">2506</a>
<a href="#2507" id="2507">2507</a>
<a href="#2508" id="2508">2508</a>
<a href="#2509" id="2509">2509</a>
<a href="#2510" id="2510">2510</a>
<a href="#2511" id="2511">2511</a>
<a href="#2512" id="2512">2512</a>
<a href="#2513" id="2513">2513</a>
<a href="#2514" id="2514">2514</a>
<a href="#2515" id="2515">2515</a>
<a href="#2516" id="2516">2516</a>
<a href="#2517" id="2517">2517</a>
<a href="#2518" id="2518">2518</a>
<a href="#2519" id="2519">2519</a>
<a href="#2520" id="2520">2520</a>
<a href="#2521" id="2521">2521</a>
<a href="#2522" id="2522">2522</a>
<a href="#2523" id="2523">2523</a>
<a href="#2524" id="2524">2524</a>
<a href="#2525" id="2525">2525</a>
<a href="#2526" id="2526">2526</a>
<a href="#2527" id="2527">2527</a>
<a href="#2528" id="2528">2528</a>
<a href="#2529" id="2529">2529</a>
<a href="#2530" id="2530">2530</a>
<a href="#2531" id="2531">2531</a>
<a href="#2532" id="2532">2532</a>
<a href="#2533" id="2533">2533</a>
<a href="#2534" id="2534">2534</a>
<a href="#2535" id="2535">2535</a>
<a href="#2536" id="2536">2536</a>
<a href="#2537" id="2537">2537</a>
<a href="#2538" id="2538">2538</a>
<a href="#2539" id="2539">2539</a>
<a href="#2540" id="2540">2540</a>
<a href="#2541" id="2541">2541</a>
<a href="#2542" id="2542">2542</a>
<a href="#2543" id="2543">2543</a>
<a href="#2544" id="2544">2544</a>
<a href="#2545" id="2545">2545</a>
<a href="#2546" id="2546">2546</a>
<a href="#2547" id="2547">2547</a>
<a href="#2548" id="2548">2548</a>
<a href="#2549" id="2549">2549</a>
<a href="#2550" id="2550">2550</a>
<a href="#2551" id="2551">2551</a>
<a href="#2552" id="2552">2552</a>
<a href="#2553" id="2553">2553</a>
<a href="#2554" id="2554">2554</a>
<a href="#2555" id="2555">2555</a>
<a href="#2556" id="2556">2556</a>
<a href="#2557" id="2557">2557</a>
<a href="#2558" id="2558">2558</a>
<a href="#2559" id="2559">2559</a>
<a href="#2560" id="2560">2560</a>
<a href="#2561" id="2561">2561</a>
<a href="#2562" id="2562">2562</a>
<a href="#2563" id="2563">2563</a>
<a href="#2564" id="2564">2564</a>
<a href="#2565" id="2565">2565</a>
<a href="#2566" id="2566">2566</a>
<a href="#2567" id="2567">2567</a>
<a href="#2568" id="2568">2568</a>
<a href="#2569" id="2569">2569</a>
<a href="#2570" id="2570">2570</a>
<a href="#2571" id="2571">2571</a>
<a href="#2572" id="2572">2572</a>
<a href="#2573" id="2573">2573</a>
<a href="#2574" id="2574">2574</a>
<a href="#2575" id="2575">2575</a>
<a href="#2576" id="2576">2576</a>
<a href="#2577" id="2577">2577</a>
<a href="#2578" id="2578">2578</a>
<a href="#2579" id="2579">2579</a>
<a href="#2580" id="2580">2580</a>
<a href="#2581" id="2581">2581</a>
<a href="#2582" id="2582">2582</a>
<a href="#2583" id="2583">2583</a>
<a href="#2584" id="2584">2584</a>
<a href="#2585" id="2585">2585</a>
<a href="#2586" id="2586">2586</a>
<a href="#2587" id="2587">2587</a>
<a href="#2588" id="2588">2588</a>
<a href="#2589" id="2589">2589</a>
<a href="#2590" id="2590">2590</a>
<a href="#2591" id="2591">2591</a>
<a href="#2592" id="2592">2592</a>
<a href="#2593" id="2593">2593</a>
<a href="#2594" id="2594">2594</a>
<a href="#2595" id="2595">2595</a>
<a href="#2596" id="2596">2596</a>
<a href="#2597" id="2597">2597</a>
<a href="#2598" id="2598">2598</a>
<a href="#2599" id="2599">2599</a>
<a href="#2600" id="2600">2600</a>
<a href="#2601" id="2601">2601</a>
<a href="#2602" id="2602">2602</a>
<a href="#2603" id="2603">2603</a>
<a href="#2604" id="2604">2604</a>
<a href="#2605" id="2605">2605</a>
<a href="#2606" id="2606">2606</a>
<a href="#2607" id="2607">2607</a>
<a href="#2608" id="2608">2608</a>
<a href="#2609" id="2609">2609</a>
<a href="#2610" id="2610">2610</a>
<a href="#2611" id="2611">2611</a>
<a href="#2612" id="2612">2612</a>
<a href="#2613" id="2613">2613</a>
<a href="#2614" id="2614">2614</a>
<a href="#2615" id="2615">2615</a>
<a href="#2616" id="2616">2616</a>
<a href="#2617" id="2617">2617</a>
<a href="#2618" id="2618">2618</a>
<a href="#2619" id="2619">2619</a>
<a href="#2620" id="2620">2620</a>
<a href="#2621" id="2621">2621</a>
<a href="#2622" id="2622">2622</a>
<a href="#2623" id="2623">2623</a>
<a href="#2624" id="2624">2624</a>
<a href="#2625" id="2625">2625</a>
<a href="#2626" id="2626">2626</a>
<a href="#2627" id="2627">2627</a>
<a href="#2628" id="2628">2628</a>
<a href="#2629" id="2629">2629</a>
<a href="#2630" id="2630">2630</a>
<a href="#2631" id="2631">2631</a>
<a href="#2632" id="2632">2632</a>
<a href="#2633" id="2633">2633</a>
<a href="#2634" id="2634">2634</a>
<a href="#2635" id="2635">2635</a>
<a href="#2636" id="2636">2636</a>
<a href="#2637" id="2637">2637</a>
<a href="#2638" id="2638">2638</a>
<a href="#2639" id="2639">2639</a>
<a href="#2640" id="2640">2640</a>
<a href="#2641" id="2641">2641</a>
<a href="#2642" id="2642">2642</a>
<a href="#2643" id="2643">2643</a>
<a href="#2644" id="2644">2644</a>
<a href="#2645" id="2645">2645</a>
<a href="#2646" id="2646">2646</a>
<a href="#2647" id="2647">2647</a>
<a href="#2648" id="2648">2648</a>
<a href="#2649" id="2649">2649</a>
<a href="#2650" id="2650">2650</a>
<a href="#2651" id="2651">2651</a>
<a href="#2652" id="2652">2652</a>
<a href="#2653" id="2653">2653</a>
<a href="#2654" id="2654">2654</a>
<a href="#2655" id="2655">2655</a>
<a href="#2656" id="2656">2656</a>
<a href="#2657" id="2657">2657</a>
<a href="#2658" id="2658">2658</a>
<a href="#2659" id="2659">2659</a>
<a href="#2660" id="2660">2660</a>
<a href="#2661" id="2661">2661</a>
<a href="#2662" id="2662">2662</a>
<a href="#2663" id="2663">2663</a>
<a href="#2664" id="2664">2664</a>
<a href="#2665" id="2665">2665</a>
<a href="#2666" id="2666">2666</a>
<a href="#2667" id="2667">2667</a>
<a href="#2668" id="2668">2668</a>
<a href="#2669" id="2669">2669</a>
<a href="#2670" id="2670">2670</a>
<a href="#2671" id="2671">2671</a>
<a href="#2672" id="2672">2672</a>
<a href="#2673" id="2673">2673</a>
<a href="#2674" id="2674">2674</a>
<a href="#2675" id="2675">2675</a>
<a href="#2676" id="2676">2676</a>
<a href="#2677" id="2677">2677</a>
<a href="#2678" id="2678">2678</a>
<a href="#2679" id="2679">2679</a>
<a href="#2680" id="2680">2680</a>
<a href="#2681" id="2681">2681</a>
<a href="#2682" id="2682">2682</a>
<a href="#2683" id="2683">2683</a>
<a href="#2684" id="2684">2684</a>
<a href="#2685" id="2685">2685</a>
<a href="#2686" id="2686">2686</a>
<a href="#2687" id="2687">2687</a>
<a href="#2688" id="2688">2688</a>
<a href="#2689" id="2689">2689</a>
<a href="#2690" id="2690">2690</a>
<a href="#2691" id="2691">2691</a>
<a href="#2692" id="2692">2692</a>
<a href="#2693" id="2693">2693</a>
<a href="#2694" id="2694">2694</a>
<a href="#2695" id="2695">2695</a>
<a href="#2696" id="2696">2696</a>
<a href="#2697" id="2697">2697</a>
<a href="#2698" id="2698">2698</a>
<a href="#2699" id="2699">2699</a>
<a href="#2700" id="2700">2700</a>
<a href="#2701" id="2701">2701</a>
<a href="#2702" id="2702">2702</a>
<a href="#2703" id="2703">2703</a>
<a href="#2704" id="2704">2704</a>
<a href="#2705" id="2705">2705</a>
<a href="#2706" id="2706">2706</a>
<a href="#2707" id="2707">2707</a>
<a href="#2708" id="2708">2708</a>
<a href="#2709" id="2709">2709</a>
<a href="#2710" id="2710">2710</a>
<a href="#2711" id="2711">2711</a>
<a href="#2712" id="2712">2712</a>
<a href="#2713" id="2713">2713</a>
<a href="#2714" id="2714">2714</a>
<a href="#2715" id="2715">2715</a>
<a href="#2716" id="2716">2716</a>
<a href="#2717" id="2717">2717</a>
<a href="#2718" id="2718">2718</a>
<a href="#2719" id="2719">2719</a>
<a href="#2720" id="2720">2720</a>
<a href="#2721" id="2721">2721</a>
<a href="#2722" id="2722">2722</a>
<a href="#2723" id="2723">2723</a>
<a href="#2724" id="2724">2724</a>
<a href="#2725" id="2725">2725</a>
<a href="#2726" id="2726">2726</a>
<a href="#2727" id="2727">2727</a>
<a href="#2728" id="2728">2728</a>
<a href="#2729" id="2729">2729</a>
<a href="#2730" id="2730">2730</a>
<a href="#2731" id="2731">2731</a>
<a href="#2732" id="2732">2732</a>
<a href="#2733" id="2733">2733</a>
<a href="#2734" id="2734">2734</a>
<a href="#2735" id="2735">2735</a>
<a href="#2736" id="2736">2736</a>
<a href="#2737" id="2737">2737</a>
<a href="#2738" id="2738">2738</a>
<a href="#2739" id="2739">2739</a>
<a href="#2740" id="2740">2740</a>
<a href="#2741" id="2741">2741</a>
<a href="#2742" id="2742">2742</a>
<a href="#2743" id="2743">2743</a>
<a href="#2744" id="2744">2744</a>
<a href="#2745" id="2745">2745</a>
<a href="#2746" id="2746">2746</a>
<a href="#2747" id="2747">2747</a>
<a href="#2748" id="2748">2748</a>
<a href="#2749" id="2749">2749</a>
<a href="#2750" id="2750">2750</a>
<a href="#2751" id="2751">2751</a>
<a href="#2752" id="2752">2752</a>
<a href="#2753" id="2753">2753</a>
<a href="#2754" id="2754">2754</a>
<a href="#2755" id="2755">2755</a>
<a href="#2756" id="2756">2756</a>
<a href="#2757" id="2757">2757</a>
<a href="#2758" id="2758">2758</a>
<a href="#2759" id="2759">2759</a>
<a href="#2760" id="2760">2760</a>
<a href="#2761" id="2761">2761</a>
<a href="#2762" id="2762">2762</a>
<a href="#2763" id="2763">2763</a>
<a href="#2764" id="2764">2764</a>
<a href="#2765" id="2765">2765</a>
<a href="#2766" id="2766">2766</a>
<a href="#2767" id="2767">2767</a>
<a href="#2768" id="2768">2768</a>
<a href="#2769" id="2769">2769</a>
<a href="#2770" id="2770">2770</a>
<a href="#2771" id="2771">2771</a>
<a href="#2772" id="2772">2772</a>
<a href="#2773" id="2773">2773</a>
<a href="#2774" id="2774">2774</a>
<a href="#2775" id="2775">2775</a>
<a href="#2776" id="2776">2776</a>
<a href="#2777" id="2777">2777</a>
<a href="#2778" id="2778">2778</a>
<a href="#2779" id="2779">2779</a>
<a href="#2780" id="2780">2780</a>
<a href="#2781" id="2781">2781</a>
<a href="#2782" id="2782">2782</a>
<a href="#2783" id="2783">2783</a>
<a href="#2784" id="2784">2784</a>
<a href="#2785" id="2785">2785</a>
<a href="#2786" id="2786">2786</a>
<a href="#2787" id="2787">2787</a>
<a href="#2788" id="2788">2788</a>
<a href="#2789" id="2789">2789</a>
<a href="#2790" id="2790">2790</a>
<a href="#2791" id="2791">2791</a>
<a href="#2792" id="2792">2792</a>
<a href="#2793" id="2793">2793</a>
<a href="#2794" id="2794">2794</a>
<a href="#2795" id="2795">2795</a>
<a href="#2796" id="2796">2796</a>
<a href="#2797" id="2797">2797</a>
<a href="#2798" id="2798">2798</a>
<a href="#2799" id="2799">2799</a>
<a href="#2800" id="2800">2800</a>
<a href="#2801" id="2801">2801</a>
<a href="#2802" id="2802">2802</a>
<a href="#2803" id="2803">2803</a>
<a href="#2804" id="2804">2804</a>
<a href="#2805" id="2805">2805</a>
<a href="#2806" id="2806">2806</a>
<a href="#2807" id="2807">2807</a>
<a href="#2808" id="2808">2808</a>
<a href="#2809" id="2809">2809</a>
<a href="#2810" id="2810">2810</a>
<a href="#2811" id="2811">2811</a>
<a href="#2812" id="2812">2812</a>
<a href="#2813" id="2813">2813</a>
<a href="#2814" id="2814">2814</a>
<a href="#2815" id="2815">2815</a>
<a href="#2816" id="2816">2816</a>
<a href="#2817" id="2817">2817</a>
<a href="#2818" id="2818">2818</a>
<a href="#2819" id="2819">2819</a>
<a href="#2820" id="2820">2820</a>
<a href="#2821" id="2821">2821</a>
<a href="#2822" id="2822">2822</a>
<a href="#2823" id="2823">2823</a>
<a href="#2824" id="2824">2824</a>
<a href="#2825" id="2825">2825</a>
<a href="#2826" id="2826">2826</a>
<a href="#2827" id="2827">2827</a>
<a href="#2828" id="2828">2828</a>
<a href="#2829" id="2829">2829</a>
<a href="#2830" id="2830">2830</a>
<a href="#2831" id="2831">2831</a>
<a href="#2832" id="2832">2832</a>
<a href="#2833" id="2833">2833</a>
<a href="#2834" id="2834">2834</a>
<a href="#2835" id="2835">2835</a>
<a href="#2836" id="2836">2836</a>
<a href="#2837" id="2837">2837</a>
<a href="#2838" id="2838">2838</a>
<a href="#2839" id="2839">2839</a>
<a href="#2840" id="2840">2840</a>
<a href="#2841" id="2841">2841</a>
<a href="#2842" id="2842">2842</a>
<a href="#2843" id="2843">2843</a>
<a href="#2844" id="2844">2844</a>
<a href="#2845" id="2845">2845</a>
<a href="#2846" id="2846">2846</a>
<a href="#2847" id="2847">2847</a>
<a href="#2848" id="2848">2848</a>
<a href="#2849" id="2849">2849</a>
<a href="#2850" id="2850">2850</a>
<a href="#2851" id="2851">2851</a>
<a href="#2852" id="2852">2852</a>
<a href="#2853" id="2853">2853</a>
<a href="#2854" id="2854">2854</a>
<a href="#2855" id="2855">2855</a>
<a href="#2856" id="2856">2856</a>
<a href="#2857" id="2857">2857</a>
<a href="#2858" id="2858">2858</a>
<a href="#2859" id="2859">2859</a>
<a href="#2860" id="2860">2860</a>
<a href="#2861" id="2861">2861</a>
<a href="#2862" id="2862">2862</a>
<a href="#2863" id="2863">2863</a>
<a href="#2864" id="2864">2864</a>
<a href="#2865" id="2865">2865</a>
<a href="#2866" id="2866">2866</a>
<a href="#2867" id="2867">2867</a>
<a href="#2868" id="2868">2868</a>
<a href="#2869" id="2869">2869</a>
<a href="#2870" id="2870">2870</a>
<a href="#2871" id="2871">2871</a>
<a href="#2872" id="2872">2872</a>
<a href="#2873" id="2873">2873</a>
<a href="#2874" id="2874">2874</a>
<a href="#2875" id="2875">2875</a>
<a href="#2876" id="2876">2876</a>
<a href="#2877" id="2877">2877</a>
<a href="#2878" id="2878">2878</a>
<a href="#2879" id="2879">2879</a>
<a href="#2880" id="2880">2880</a>
<a href="#2881" id="2881">2881</a>
<a href="#2882" id="2882">2882</a>
<a href="#2883" id="2883">2883</a>
<a href="#2884" id="2884">2884</a>
<a href="#2885" id="2885">2885</a>
<a href="#2886" id="2886">2886</a>
<a href="#2887" id="2887">2887</a>
<a href="#2888" id="2888">2888</a>
<a href="#2889" id="2889">2889</a>
<a href="#2890" id="2890">2890</a>
<a href="#2891" id="2891">2891</a>
<a href="#2892" id="2892">2892</a>
<a href="#2893" id="2893">2893</a>
<a href="#2894" id="2894">2894</a>
<a href="#2895" id="2895">2895</a>
<a href="#2896" id="2896">2896</a>
<a href="#2897" id="2897">2897</a>
<a href="#2898" id="2898">2898</a>
<a href="#2899" id="2899">2899</a>
<a href="#2900" id="2900">2900</a>
<a href="#2901" id="2901">2901</a>
<a href="#2902" id="2902">2902</a>
<a href="#2903" id="2903">2903</a>
<a href="#2904" id="2904">2904</a>
<a href="#2905" id="2905">2905</a>
<a href="#2906" id="2906">2906</a>
<a href="#2907" id="2907">2907</a>
<a href="#2908" id="2908">2908</a>
<a href="#2909" id="2909">2909</a>
<a href="#2910" id="2910">2910</a>
<a href="#2911" id="2911">2911</a>
<a href="#2912" id="2912">2912</a>
<a href="#2913" id="2913">2913</a>
<a href="#2914" id="2914">2914</a>
<a href="#2915" id="2915">2915</a>
<a href="#2916" id="2916">2916</a>
<a href="#2917" id="2917">2917</a>
<a href="#2918" id="2918">2918</a>
<a href="#2919" id="2919">2919</a>
<a href="#2920" id="2920">2920</a>
<a href="#2921" id="2921">2921</a>
<a href="#2922" id="2922">2922</a>
<a href="#2923" id="2923">2923</a>
<a href="#2924" id="2924">2924</a>
<a href="#2925" id="2925">2925</a>
<a href="#2926" id="2926">2926</a>
<a href="#2927" id="2927">2927</a>
<a href="#2928" id="2928">2928</a>
<a href="#2929" id="2929">2929</a>
<a href="#2930" id="2930">2930</a>
<a href="#2931" id="2931">2931</a>
<a href="#2932" id="2932">2932</a>
<a href="#2933" id="2933">2933</a>
<a href="#2934" id="2934">2934</a>
<a href="#2935" id="2935">2935</a>
<a href="#2936" id="2936">2936</a>
<a href="#2937" id="2937">2937</a>
<a href="#2938" id="2938">2938</a>
<a href="#2939" id="2939">2939</a>
<a href="#2940" id="2940">2940</a>
<a href="#2941" id="2941">2941</a>
<a href="#2942" id="2942">2942</a>
<a href="#2943" id="2943">2943</a>
<a href="#2944" id="2944">2944</a>
<a href="#2945" id="2945">2945</a>
<a href="#2946" id="2946">2946</a>
<a href="#2947" id="2947">2947</a>
<a href="#2948" id="2948">2948</a>
<a href="#2949" id="2949">2949</a>
<a href="#2950" id="2950">2950</a>
<a href="#2951" id="2951">2951</a>
<a href="#2952" id="2952">2952</a>
<a href="#2953" id="2953">2953</a>
<a href="#2954" id="2954">2954</a>
<a href="#2955" id="2955">2955</a>
<a href="#2956" id="2956">2956</a>
<a href="#2957" id="2957">2957</a>
<a href="#2958" id="2958">2958</a>
<a href="#2959" id="2959">2959</a>
<a href="#2960" id="2960">2960</a>
<a href="#2961" id="2961">2961</a>
<a href="#2962" id="2962">2962</a>
<a href="#2963" id="2963">2963</a>
<a href="#2964" id="2964">2964</a>
<a href="#2965" id="2965">2965</a>
<a href="#2966" id="2966">2966</a>
<a href="#2967" id="2967">2967</a>
<a href="#2968" id="2968">2968</a>
<a href="#2969" id="2969">2969</a>
<a href="#2970" id="2970">2970</a>
<a href="#2971" id="2971">2971</a>
<a href="#2972" id="2972">2972</a>
<a href="#2973" id="2973">2973</a>
<a href="#2974" id="2974">2974</a>
<a href="#2975" id="2975">2975</a>
<a href="#2976" id="2976">2976</a>
<a href="#2977" id="2977">2977</a>
<a href="#2978" id="2978">2978</a>
<a href="#2979" id="2979">2979</a>
<a href="#2980" id="2980">2980</a>
<a href="#2981" id="2981">2981</a>
<a href="#2982" id="2982">2982</a>
<a href="#2983" id="2983">2983</a>
<a href="#2984" id="2984">2984</a>
<a href="#2985" id="2985">2985</a>
<a href="#2986" id="2986">2986</a>
<a href="#2987" id="2987">2987</a>
<a href="#2988" id="2988">2988</a>
<a href="#2989" id="2989">2989</a>
<a href="#2990" id="2990">2990</a>
<a href="#2991" id="2991">2991</a>
<a href="#2992" id="2992">2992</a>
<a href="#2993" id="2993">2993</a>
<a href="#2994" id="2994">2994</a>
<a href="#2995" id="2995">2995</a>
<a href="#2996" id="2996">2996</a>
<a href="#2997" id="2997">2997</a>
<a href="#2998" id="2998">2998</a>
<a href="#2999" id="2999">2999</a>
<a href="#3000" id="3000">3000</a>
<a href="#3001" id="3001">3001</a>
<a href="#3002" id="3002">3002</a>
<a href="#3003" id="3003">3003</a>
<a href="#3004" id="3004">3004</a>
<a href="#3005" id="3005">3005</a>
<a href="#3006" id="3006">3006</a>
<a href="#3007" id="3007">3007</a>
<a href="#3008" id="3008">3008</a>
<a href="#3009" id="3009">3009</a>
<a href="#3010" id="3010">3010</a>
<a href="#3011" id="3011">3011</a>
<a href="#3012" id="3012">3012</a>
<a href="#3013" id="3013">3013</a>
<a href="#3014" id="3014">3014</a>
<a href="#3015" id="3015">3015</a>
<a href="#3016" id="3016">3016</a>
<a href="#3017" id="3017">3017</a>
<a href="#3018" id="3018">3018</a>
<a href="#3019" id="3019">3019</a>
<a href="#3020" id="3020">3020</a>
<a href="#3021" id="3021">3021</a>
<a href="#3022" id="3022">3022</a>
<a href="#3023" id="3023">3023</a>
<a href="#3024" id="3024">3024</a>
<a href="#3025" id="3025">3025</a>
<a href="#3026" id="3026">3026</a>
<a href="#3027" id="3027">3027</a>
<a href="#3028" id="3028">3028</a>
<a href="#3029" id="3029">3029</a>
<a href="#3030" id="3030">3030</a>
<a href="#3031" id="3031">3031</a>
<a href="#3032" id="3032">3032</a>
<a href="#3033" id="3033">3033</a>
<a href="#3034" id="3034">3034</a>
<a href="#3035" id="3035">3035</a>
<a href="#3036" id="3036">3036</a>
<a href="#3037" id="3037">3037</a>
<a href="#3038" id="3038">3038</a>
<a href="#3039" id="3039">3039</a>
<a href="#3040" id="3040">3040</a>
<a href="#3041" id="3041">3041</a>
<a href="#3042" id="3042">3042</a>
<a href="#3043" id="3043">3043</a>
<a href="#3044" id="3044">3044</a>
<a href="#3045" id="3045">3045</a>
<a href="#3046" id="3046">3046</a>
<a href="#3047" id="3047">3047</a>
<a href="#3048" id="3048">3048</a>
<a href="#3049" id="3049">3049</a>
<a href="#3050" id="3050">3050</a>
<a href="#3051" id="3051">3051</a>
<a href="#3052" id="3052">3052</a>
<a href="#3053" id="3053">3053</a>
<a href="#3054" id="3054">3054</a>
<a href="#3055" id="3055">3055</a>
<a href="#3056" id="3056">3056</a>
<a href="#3057" id="3057">3057</a>
<a href="#3058" id="3058">3058</a>
<a href="#3059" id="3059">3059</a>
<a href="#3060" id="3060">3060</a>
<a href="#3061" id="3061">3061</a>
<a href="#3062" id="3062">3062</a>
<a href="#3063" id="3063">3063</a>
<a href="#3064" id="3064">3064</a>
<a href="#3065" id="3065">3065</a>
<a href="#3066" id="3066">3066</a>
<a href="#3067" id="3067">3067</a>
<a href="#3068" id="3068">3068</a>
<a href="#3069" id="3069">3069</a>
<a href="#3070" id="3070">3070</a>
<a href="#3071" id="3071">3071</a>
<a href="#3072" id="3072">3072</a>
<a href="#3073" id="3073">3073</a>
<a href="#3074" id="3074">3074</a>
<a href="#3075" id="3075">3075</a>
<a href="#3076" id="3076">3076</a>
<a href="#3077" id="3077">3077</a>
<a href="#3078" id="3078">3078</a>
<a href="#3079" id="3079">3079</a>
<a href="#3080" id="3080">3080</a>
<a href="#3081" id="3081">3081</a>
<a href="#3082" id="3082">3082</a>
<a href="#3083" id="3083">3083</a>
<a href="#3084" id="3084">3084</a>
<a href="#3085" id="3085">3085</a>
<a href="#3086" id="3086">3086</a>
<a href="#3087" id="3087">3087</a>
<a href="#3088" id="3088">3088</a>
<a href="#3089" id="3089">3089</a>
<a href="#3090" id="3090">3090</a>
<a href="#3091" id="3091">3091</a>
<a href="#3092" id="3092">3092</a>
<a href="#3093" id="3093">3093</a>
<a href="#3094" id="3094">3094</a>
<a href="#3095" id="3095">3095</a>
<a href="#3096" id="3096">3096</a>
<a href="#3097" id="3097">3097</a>
<a href="#3098" id="3098">3098</a>
<a href="#3099" id="3099">3099</a>
<a href="#3100" id="3100">3100</a>
<a href="#3101" id="3101">3101</a>
<a href="#3102" id="3102">3102</a>
<a href="#3103" id="3103">3103</a>
<a href="#3104" id="3104">3104</a>
<a href="#3105" id="3105">3105</a>
<a href="#3106" id="3106">3106</a>
<a href="#3107" id="3107">3107</a>
<a href="#3108" id="3108">3108</a>
<a href="#3109" id="3109">3109</a>
<a href="#3110" id="3110">3110</a>
<a href="#3111" id="3111">3111</a>
<a href="#3112" id="3112">3112</a>
<a href="#3113" id="3113">3113</a>
<a href="#3114" id="3114">3114</a>
<a href="#3115" id="3115">3115</a>
<a href="#3116" id="3116">3116</a>
<a href="#3117" id="3117">3117</a>
<a href="#3118" id="3118">3118</a>
<a href="#3119" id="3119">3119</a>
<a href="#3120" id="3120">3120</a>
<a href="#3121" id="3121">3121</a>
<a href="#3122" id="3122">3122</a>
<a href="#3123" id="3123">3123</a>
<a href="#3124" id="3124">3124</a>
<a href="#3125" id="3125">3125</a>
<a href="#3126" id="3126">3126</a>
<a href="#3127" id="3127">3127</a>
<a href="#3128" id="3128">3128</a>
<a href="#3129" id="3129">3129</a>
<a href="#3130" id="3130">3130</a>
<a href="#3131" id="3131">3131</a>
<a href="#3132" id="3132">3132</a>
<a href="#3133" id="3133">3133</a>
<a href="#3134" id="3134">3134</a>
<a href="#3135" id="3135">3135</a>
<a href="#3136" id="3136">3136</a>
<a href="#3137" id="3137">3137</a>
<a href="#3138" id="3138">3138</a>
<a href="#3139" id="3139">3139</a>
<a href="#3140" id="3140">3140</a>
<a href="#3141" id="3141">3141</a>
<a href="#3142" id="3142">3142</a>
<a href="#3143" id="3143">3143</a>
<a href="#3144" id="3144">3144</a>
<a href="#3145" id="3145">3145</a>
<a href="#3146" id="3146">3146</a>
<a href="#3147" id="3147">3147</a>
<a href="#3148" id="3148">3148</a>
<a href="#3149" id="3149">3149</a>
<a href="#3150" id="3150">3150</a>
<a href="#3151" id="3151">3151</a>
<a href="#3152" id="3152">3152</a>
<a href="#3153" id="3153">3153</a>
<a href="#3154" id="3154">3154</a>
<a href="#3155" id="3155">3155</a>
<a href="#3156" id="3156">3156</a>
<a href="#3157" id="3157">3157</a>
<a href="#3158" id="3158">3158</a>
<a href="#3159" id="3159">3159</a>
<a href="#3160" id="3160">3160</a>
<a href="#3161" id="3161">3161</a>
<a href="#3162" id="3162">3162</a>
<a href="#3163" id="3163">3163</a>
<a href="#3164" id="3164">3164</a>
<a href="#3165" id="3165">3165</a>
<a href="#3166" id="3166">3166</a>
<a href="#3167" id="3167">3167</a>
<a href="#3168" id="3168">3168</a>
<a href="#3169" id="3169">3169</a>
<a href="#3170" id="3170">3170</a>
<a href="#3171" id="3171">3171</a>
<a href="#3172" id="3172">3172</a>
<a href="#3173" id="3173">3173</a>
<a href="#3174" id="3174">3174</a>
<a href="#3175" id="3175">3175</a>
<a href="#3176" id="3176">3176</a>
<a href="#3177" id="3177">3177</a>
<a href="#3178" id="3178">3178</a>
<a href="#3179" id="3179">3179</a>
<a href="#3180" id="3180">3180</a>
<a href="#3181" id="3181">3181</a>
<a href="#3182" id="3182">3182</a>
<a href="#3183" id="3183">3183</a>
<a href="#3184" id="3184">3184</a>
<a href="#3185" id="3185">3185</a>
<a href="#3186" id="3186">3186</a>
<a href="#3187" id="3187">3187</a>
<a href="#3188" id="3188">3188</a>
<a href="#3189" id="3189">3189</a>
<a href="#3190" id="3190">3190</a>
<a href="#3191" id="3191">3191</a>
<a href="#3192" id="3192">3192</a>
<a href="#3193" id="3193">3193</a>
<a href="#3194" id="3194">3194</a>
<a href="#3195" id="3195">3195</a>
<a href="#3196" id="3196">3196</a>
<a href="#3197" id="3197">3197</a>
<a href="#3198" id="3198">3198</a>
<a href="#3199" id="3199">3199</a>
<a href="#3200" id="3200">3200</a>
<a href="#3201" id="3201">3201</a>
<a href="#3202" id="3202">3202</a>
<a href="#3203" id="3203">3203</a>
<a href="#3204" id="3204">3204</a>
<a href="#3205" id="3205">3205</a>
<a href="#3206" id="3206">3206</a>
<a href="#3207" id="3207">3207</a>
<a href="#3208" id="3208">3208</a>
<a href="#3209" id="3209">3209</a>
<a href="#3210" id="3210">3210</a>
<a href="#3211" id="3211">3211</a>
<a href="#3212" id="3212">3212</a>
<a href="#3213" id="3213">3213</a>
<a href="#3214" id="3214">3214</a>
<a href="#3215" id="3215">3215</a>
<a href="#3216" id="3216">3216</a>
<a href="#3217" id="3217">3217</a>
<a href="#3218" id="3218">3218</a>
<a href="#3219" id="3219">3219</a>
<a href="#3220" id="3220">3220</a>
<a href="#3221" id="3221">3221</a>
<a href="#3222" id="3222">3222</a>
<a href="#3223" id="3223">3223</a>
<a href="#3224" id="3224">3224</a>
<a href="#3225" id="3225">3225</a>
<a href="#3226" id="3226">3226</a>
<a href="#3227" id="3227">3227</a>
<a href="#3228" id="3228">3228</a>
<a href="#3229" id="3229">3229</a>
<a href="#3230" id="3230">3230</a>
<a href="#3231" id="3231">3231</a>
<a href="#3232" id="3232">3232</a>
<a href="#3233" id="3233">3233</a>
<a href="#3234" id="3234">3234</a>
<a href="#3235" id="3235">3235</a>
<a href="#3236" id="3236">3236</a>
<a href="#3237" id="3237">3237</a>
<a href="#3238" id="3238">3238</a>
<a href="#3239" id="3239">3239</a>
<a href="#3240" id="3240">3240</a>
<a href="#3241" id="3241">3241</a>
<a href="#3242" id="3242">3242</a>
<a href="#3243" id="3243">3243</a>
<a href="#3244" id="3244">3244</a>
<a href="#3245" id="3245">3245</a>
<a href="#3246" id="3246">3246</a>
<a href="#3247" id="3247">3247</a>
<a href="#3248" id="3248">3248</a>
<a href="#3249" id="3249">3249</a>
<a href="#3250" id="3250">3250</a>
<a href="#3251" id="3251">3251</a>
<a href="#3252" id="3252">3252</a>
<a href="#3253" id="3253">3253</a>
<a href="#3254" id="3254">3254</a>
<a href="#3255" id="3255">3255</a>
<a href="#3256" id="3256">3256</a>
<a href="#3257" id="3257">3257</a>
<a href="#3258" id="3258">3258</a>
<a href="#3259" id="3259">3259</a>
<a href="#3260" id="3260">3260</a>
<a href="#3261" id="3261">3261</a>
<a href="#3262" id="3262">3262</a>
<a href="#3263" id="3263">3263</a>
<a href="#3264" id="3264">3264</a>
<a href="#3265" id="3265">3265</a>
<a href="#3266" id="3266">3266</a>
<a href="#3267" id="3267">3267</a>
<a href="#3268" id="3268">3268</a>
<a href="#3269" id="3269">3269</a>
<a href="#3270" id="3270">3270</a>
<a href="#3271" id="3271">3271</a>
<a href="#3272" id="3272">3272</a>
<a href="#3273" id="3273">3273</a>
<a href="#3274" id="3274">3274</a>
<a href="#3275" id="3275">3275</a>
<a href="#3276" id="3276">3276</a>
<a href="#3277" id="3277">3277</a>
<a href="#3278" id="3278">3278</a>
<a href="#3279" id="3279">3279</a>
<a href="#3280" id="3280">3280</a>
<a href="#3281" id="3281">3281</a>
<a href="#3282" id="3282">3282</a>
<a href="#3283" id="3283">3283</a>
<a href="#3284" id="3284">3284</a>
<a href="#3285" id="3285">3285</a>
<a href="#3286" id="3286">3286</a>
<a href="#3287" id="3287">3287</a>
<a href="#3288" id="3288">3288</a>
<a href="#3289" id="3289">3289</a>
<a href="#3290" id="3290">3290</a>
<a href="#3291" id="3291">3291</a>
<a href="#3292" id="3292">3292</a>
<a href="#3293" id="3293">3293</a>
<a href="#3294" id="3294">3294</a>
<a href="#3295" id="3295">3295</a>
<a href="#3296" id="3296">3296</a>
<a href="#3297" id="3297">3297</a>
<a href="#3298" id="3298">3298</a>
<a href="#3299" id="3299">3299</a>
<a href="#3300" id="3300">3300</a>
<a href="#3301" id="3301">3301</a>
<a href="#3302" id="3302">3302</a>
<a href="#3303" id="3303">3303</a>
<a href="#3304" id="3304">3304</a>
<a href="#3305" id="3305">3305</a>
<a href="#3306" id="3306">3306</a>
<a href="#3307" id="3307">3307</a>
<a href="#3308" id="3308">3308</a>
<a href="#3309" id="3309">3309</a>
<a href="#3310" id="3310">3310</a>
<a href="#3311" id="3311">3311</a>
<a href="#3312" id="3312">3312</a>
<a href="#3313" id="3313">3313</a>
<a href="#3314" id="3314">3314</a>
<a href="#3315" id="3315">3315</a>
<a href="#3316" id="3316">3316</a>
<a href="#3317" id="3317">3317</a>
<a href="#3318" id="3318">3318</a>
<a href="#3319" id="3319">3319</a>
<a href="#3320" id="3320">3320</a>
<a href="#3321" id="3321">3321</a>
<a href="#3322" id="3322">3322</a>
<a href="#3323" id="3323">3323</a>
<a href="#3324" id="3324">3324</a>
<a href="#3325" id="3325">3325</a>
<a href="#3326" id="3326">3326</a>
<a href="#3327" id="3327">3327</a>
<a href="#3328" id="3328">3328</a>
<a href="#3329" id="3329">3329</a>
<a href="#3330" id="3330">3330</a>
<a href="#3331" id="3331">3331</a>
<a href="#3332" id="3332">3332</a>
<a href="#3333" id="3333">3333</a>
<a href="#3334" id="3334">3334</a>
<a href="#3335" id="3335">3335</a>
<a href="#3336" id="3336">3336</a>
<a href="#3337" id="3337">3337</a>
<a href="#3338" id="3338">3338</a>
<a href="#3339" id="3339">3339</a>
<a href="#3340" id="3340">3340</a>
<a href="#3341" id="3341">3341</a>
<a href="#3342" id="3342">3342</a>
<a href="#3343" id="3343">3343</a>
<a href="#3344" id="3344">3344</a>
<a href="#3345" id="3345">3345</a>
<a href="#3346" id="3346">3346</a>
<a href="#3347" id="3347">3347</a>
<a href="#3348" id="3348">3348</a>
<a href="#3349" id="3349">3349</a>
<a href="#3350" id="3350">3350</a>
<a href="#3351" id="3351">3351</a>
<a href="#3352" id="3352">3352</a>
<a href="#3353" id="3353">3353</a>
<a href="#3354" id="3354">3354</a>
<a href="#3355" id="3355">3355</a>
<a href="#3356" id="3356">3356</a>
<a href="#3357" id="3357">3357</a>
<a href="#3358" id="3358">3358</a>
<a href="#3359" id="3359">3359</a>
<a href="#3360" id="3360">3360</a>
<a href="#3361" id="3361">3361</a>
<a href="#3362" id="3362">3362</a>
<a href="#3363" id="3363">3363</a>
<a href="#3364" id="3364">3364</a>
<a href="#3365" id="3365">3365</a>
<a href="#3366" id="3366">3366</a>
<a href="#3367" id="3367">3367</a>
<a href="#3368" id="3368">3368</a>
<a href="#3369" id="3369">3369</a>
<a href="#3370" id="3370">3370</a>
<a href="#3371" id="3371">3371</a>
<a href="#3372" id="3372">3372</a>
<a href="#3373" id="3373">3373</a>
<a href="#3374" id="3374">3374</a>
<a href="#3375" id="3375">3375</a>
<a href="#3376" id="3376">3376</a>
<a href="#3377" id="3377">3377</a>
<a href="#3378" id="3378">3378</a>
<a href="#3379" id="3379">3379</a>
<a href="#3380" id="3380">3380</a>
<a href="#3381" id="3381">3381</a>
<a href="#3382" id="3382">3382</a>
<a href="#3383" id="3383">3383</a>
<a href="#3384" id="3384">3384</a>
<a href="#3385" id="3385">3385</a>
<a href="#3386" id="3386">3386</a>
<a href="#3387" id="3387">3387</a>
<a href="#3388" id="3388">3388</a>
<a href="#3389" id="3389">3389</a>
<a href="#3390" id="3390">3390</a>
<a href="#3391" id="3391">3391</a>
<a href="#3392" id="3392">3392</a>
<a href="#3393" id="3393">3393</a>
<a href="#3394" id="3394">3394</a>
<a href="#3395" id="3395">3395</a>
<a href="#3396" id="3396">3396</a>
<a href="#3397" id="3397">3397</a>
<a href="#3398" id="3398">3398</a>
<a href="#3399" id="3399">3399</a>
<a href="#3400" id="3400">3400</a>
<a href="#3401" id="3401">3401</a>
<a href="#3402" id="3402">3402</a>
<a href="#3403" id="3403">3403</a>
<a href="#3404" id="3404">3404</a>
<a href="#3405" id="3405">3405</a>
<a href="#3406" id="3406">3406</a>
<a href="#3407" id="3407">3407</a>
<a href="#3408" id="3408">3408</a>
<a href="#3409" id="3409">3409</a>
<a href="#3410" id="3410">3410</a>
<a href="#3411" id="3411">3411</a>
<a href="#3412" id="3412">3412</a>
<a href="#3413" id="3413">3413</a>
<a href="#3414" id="3414">3414</a>
<a href="#3415" id="3415">3415</a>
<a href="#3416" id="3416">3416</a>
<a href="#3417" id="3417">3417</a>
<a href="#3418" id="3418">3418</a>
<a href="#3419" id="3419">3419</a>
<a href="#3420" id="3420">3420</a>
<a href="#3421" id="3421">3421</a>
<a href="#3422" id="3422">3422</a>
<a href="#3423" id="3423">3423</a>
<a href="#3424" id="3424">3424</a>
<a href="#3425" id="3425">3425</a>
<a href="#3426" id="3426">3426</a>
<a href="#3427" id="3427">3427</a>
<a href="#3428" id="3428">3428</a>
<a href="#3429" id="3429">3429</a>
<a href="#3430" id="3430">3430</a>
<a href="#3431" id="3431">3431</a>
<a href="#3432" id="3432">3432</a>
<a href="#3433" id="3433">3433</a>
<a href="#3434" id="3434">3434</a>
<a href="#3435" id="3435">3435</a>
<a href="#3436" id="3436">3436</a>
<a href="#3437" id="3437">3437</a>
<a href="#3438" id="3438">3438</a>
<a href="#3439" id="3439">3439</a>
<a href="#3440" id="3440">3440</a>
<a href="#3441" id="3441">3441</a>
<a href="#3442" id="3442">3442</a>
<a href="#3443" id="3443">3443</a>
<a href="#3444" id="3444">3444</a>
</pre><pre class="rust"><code><span class="doccomment">//! Lowering rules for X64.

</span><span class="comment">// ISLE integration glue.
</span><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">mod </span>isle;

<span class="kw">use </span><span class="kw">crate</span>::data_value::DataValue;
<span class="kw">use </span><span class="kw">crate</span>::ir::{
    condcodes::{CondCode, FloatCC, IntCC},
    types, AbiParam, ArgumentPurpose, ExternalName, Inst <span class="kw">as </span>IRInst, InstructionData, LibCall,
    Opcode, Signature, Type,
};
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::abi::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::args::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::{x64::settings <span class="kw">as </span>x64_settings, x64::X64Backend, CallConv};
<span class="kw">use </span><span class="kw">crate</span>::machinst::lower::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::machinst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::result::CodegenResult;
<span class="kw">use </span><span class="kw">crate</span>::settings::{Flags, TlsModel};
<span class="kw">use </span>alloc::boxed::Box;
<span class="kw">use </span>alloc::vec::Vec;
<span class="kw">use </span>log::trace;
<span class="kw">use </span>smallvec::SmallVec;
<span class="kw">use </span>std::convert::TryFrom;
<span class="kw">use </span>target_lexicon::Triple;

<span class="comment">//=============================================================================
// Helpers for instruction lowering.

</span><span class="kw">fn </span>is_int_or_ref_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::I8 | types::I16 | types::I32 | types::I64 | types::R64 =&gt; <span class="bool-val">true</span>,
        types::B1 | types::B8 | types::B16 | types::B32 | types::B64 =&gt; <span class="bool-val">true</span>,
        types::R32 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;shouldn&#39;t have 32-bits refs on x64&quot;</span>),
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="kw">fn </span>is_bool_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::B1 | types::B8 | types::B16 | types::B32 | types::B64 =&gt; <span class="bool-val">true</span>,
        types::R32 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;shouldn&#39;t have 32-bits refs on x64&quot;</span>),
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="doccomment">/// This is target-word-size dependent.  And it excludes booleans and reftypes.
</span><span class="kw">fn </span>is_valid_atomic_transaction_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::I8 | types::I16 | types::I32 | types::I64 =&gt; <span class="bool-val">true</span>,
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="doccomment">/// Returns whether the given specified `input` is a result produced by an instruction with Opcode
/// `op`.
</span><span class="comment">// TODO investigate failures with checking against the result index.
</span><span class="kw">fn </span>matches_input&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    input: InsnInput,
    op: Opcode,
) -&gt; <span class="prelude-ty">Option</span>&lt;IRInst&gt; {
    <span class="kw">let </span>inputs = ctx.get_input_as_source_or_const(input.insn, input.input);
    inputs.inst.as_inst().and_then(|(src_inst, <span class="kw">_</span>)| {
        <span class="kw">let </span>data = ctx.data(src_inst);
        <span class="kw">if </span>data.opcode() == op {
            <span class="kw">return </span><span class="prelude-val">Some</span>(src_inst);
        }
        <span class="prelude-val">None
    </span>})
}

<span class="doccomment">/// Emits instruction(s) to generate the given 64-bit constant value into a newly-allocated
/// temporary register, returning that register.
</span><span class="kw">fn </span>generate_constant&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, ty: Type, c: u64) -&gt; ValueRegs&lt;Reg&gt; {
    <span class="kw">let </span>from_bits = ty_bits(ty);
    <span class="kw">let </span>masked = <span class="kw">if </span>from_bits &lt; <span class="number">64 </span>{
        c &amp; ((<span class="number">1u64 </span>&lt;&lt; from_bits) - <span class="number">1</span>)
    } <span class="kw">else </span>{
        c
    };

    <span class="kw">let </span>cst_copy = ctx.alloc_tmp(ty);
    <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(cst_copy, masked <span class="kw">as </span>u128, ty, |ty| {
        ctx.alloc_tmp(ty).only_reg().unwrap()
    })
    .into_iter()
    {
        ctx.emit(inst);
    }
    non_writable_value_regs(cst_copy)
}

<span class="doccomment">/// Put the given input into possibly multiple registers, and mark it as used (side-effect).
</span><span class="kw">fn </span>put_input_in_regs&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; ValueRegs&lt;Reg&gt; {
    <span class="kw">let </span>ty = ctx.input_ty(spec.insn, spec.input);
    <span class="kw">let </span>input = ctx.get_input_as_source_or_const(spec.insn, spec.input);

    <span class="kw">if let </span><span class="prelude-val">Some</span>(c) = input.constant {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.
        </span>generate_constant(ctx, ty, c)
    } <span class="kw">else </span>{
        ctx.put_input_in_regs(spec.insn, spec.input)
    }
}

<span class="doccomment">/// Put the given input into a register, and mark it as used (side-effect).
</span><span class="kw">fn </span>put_input_in_reg&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; Reg {
    put_input_in_regs(ctx, spec)
        .only_reg()
        .expect(<span class="string">&quot;Multi-register value not expected&quot;</span>)
}

<span class="doccomment">/// Determines whether a load operation (indicated by `src_insn`) can be merged
/// into the current lowering point. If so, returns the address-base source (as
/// an `InsnInput`) and an offset from that address from which to perform the
/// load.
</span><span class="kw">fn </span>is_mergeable_load&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src_insn: IRInst,
) -&gt; <span class="prelude-ty">Option</span>&lt;(InsnInput, i32)&gt; {
    <span class="kw">let </span>insn_data = ctx.data(src_insn);
    <span class="kw">let </span>inputs = ctx.num_inputs(src_insn);
    <span class="kw">if </span>inputs != <span class="number">1 </span>{
        <span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="kw">let </span>load_ty = ctx.output_ty(src_insn, <span class="number">0</span>);
    <span class="kw">if </span>ty_bits(load_ty) &lt; <span class="number">32 </span>{
        <span class="comment">// Narrower values are handled by ALU insts that are at least 32 bits
        // wide, which is normally OK as we ignore upper buts; but, if we
        // generate, e.g., a direct-from-memory 32-bit add for a byte value and
        // the byte is the last byte in a page, the extra data that we load is
        // incorrectly accessed. So we only allow loads to merge for
        // 32-bit-and-above widths.
        </span><span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="comment">// SIMD instructions can only be load-coalesced when the loaded value comes
    // from an aligned address.
    </span><span class="kw">if </span>load_ty.is_vector() &amp;&amp; !insn_data.memflags().map_or(<span class="bool-val">false</span>, |f| f.aligned()) {
        <span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="comment">// Just testing the opcode is enough, because the width will always match if
    // the type does (and the type should match if the CLIF is properly
    // constructed).
    </span><span class="kw">if </span>insn_data.opcode() == Opcode::Load {
        <span class="kw">let </span>offset = insn_data
            .load_store_offset()
            .expect(<span class="string">&quot;load should have offset&quot;</span>);
        <span class="prelude-val">Some</span>((
            InsnInput {
                insn: src_insn,
                input: <span class="number">0</span>,
            },
            offset,
        ))
    } <span class="kw">else </span>{
        <span class="prelude-val">None
    </span>}
}

<span class="doccomment">/// Put the given input into a register or a memory operand.
/// Effectful: may mark the given input as used, when returning the register form.
</span><span class="kw">fn </span>input_to_reg_mem&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; RegMem {
    <span class="kw">let </span>inputs = ctx.get_input_as_source_or_const(spec.insn, spec.input);

    <span class="kw">if let </span><span class="prelude-val">Some</span>(c) = inputs.constant {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.
        </span><span class="kw">let </span>ty = ctx.input_ty(spec.insn, spec.input);
        <span class="kw">return </span>RegMem::reg(generate_constant(ctx, ty, c).only_reg().unwrap());
    }

    <span class="kw">if let </span>InputSourceInst::UniqueUse(src_insn, <span class="number">0</span>) = inputs.inst {
        <span class="kw">if let </span><span class="prelude-val">Some</span>((addr_input, offset)) = is_mergeable_load(ctx, src_insn) {
            ctx.sink_inst(src_insn);
            <span class="kw">let </span>amode = lower_to_amode(ctx, addr_input, offset);
            <span class="kw">return </span>RegMem::mem(amode);
        }
    }

    RegMem::reg(
        ctx.put_input_in_regs(spec.insn, spec.input)
            .only_reg()
            .unwrap(),
    )
}

<span class="doccomment">/// An extension specification for `extend_input_to_reg`.
</span><span class="attr">#[derive(Clone, Copy)]
</span><span class="kw">enum </span>ExtSpec {
    ZeroExtendTo32,
    ZeroExtendTo64,
    SignExtendTo32,
    <span class="attr">#[allow(dead_code)] </span><span class="comment">// not used just yet but may be used in the future!
    </span>SignExtendTo64,
}

<span class="doccomment">/// Put the given input into a register, marking it as used, and do a zero- or signed- extension if
/// required. (This obviously causes side-effects.)
</span><span class="kw">fn </span>extend_input_to_reg&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    spec: InsnInput,
    ext_spec: ExtSpec,
) -&gt; Reg {
    <span class="kw">let </span>requested_size = <span class="kw">match </span>ext_spec {
        ExtSpec::ZeroExtendTo32 | ExtSpec::SignExtendTo32 =&gt; <span class="number">32</span>,
        ExtSpec::ZeroExtendTo64 | ExtSpec::SignExtendTo64 =&gt; <span class="number">64</span>,
    };
    <span class="kw">let </span>input_size = ctx.input_ty(spec.insn, spec.input).bits();

    <span class="kw">let </span>requested_ty = <span class="kw">if </span>requested_size == <span class="number">32 </span>{
        types::I32
    } <span class="kw">else </span>{
        types::I64
    };

    <span class="kw">let </span>ext_mode = <span class="kw">match </span>(input_size, requested_size) {
        (a, b) <span class="kw">if </span>a == b =&gt; <span class="kw">return </span>put_input_in_reg(ctx, spec),
        (<span class="number">1</span>, <span class="number">8</span>) =&gt; <span class="kw">return </span>put_input_in_reg(ctx, spec),
        (a, b) =&gt; ExtMode::new(a, b).unwrap_or_else(|| <span class="macro">panic!</span>(<span class="string">&quot;invalid extension: {} -&gt; {}&quot;</span>, a, b)),
    };

    <span class="kw">let </span>src = input_to_reg_mem(ctx, spec);
    <span class="kw">let </span>dst = ctx.alloc_tmp(requested_ty).only_reg().unwrap();
    <span class="kw">match </span>ext_spec {
        ExtSpec::ZeroExtendTo32 | ExtSpec::ZeroExtendTo64 =&gt; {
            ctx.emit(Inst::movzx_rm_r(ext_mode, src, dst))
        }
        ExtSpec::SignExtendTo32 | ExtSpec::SignExtendTo64 =&gt; {
            ctx.emit(Inst::movsx_rm_r(ext_mode, src, dst))
        }
    }
    dst.to_reg()
}

<span class="doccomment">/// Returns whether the given input is an immediate that can be properly sign-extended, without any
/// possible side-effect.
</span><span class="kw">fn </span>non_reg_input_to_sext_imm(input: NonRegInput, input_ty: Type) -&gt; <span class="prelude-ty">Option</span>&lt;u32&gt; {
    input.constant.and_then(|x| {
        <span class="comment">// For i64 instructions (prefixed with REX.W), require that the immediate will sign-extend
        // to 64 bits. For other sizes, it doesn&#39;t matter and we can just use the plain
        // constant.
        </span><span class="kw">if </span>input_ty.bytes() != <span class="number">8 </span>|| low32_will_sign_extend_to_64(x) {
            <span class="prelude-val">Some</span>(x <span class="kw">as </span>u32)
        } <span class="kw">else </span>{
            <span class="prelude-val">None
        </span>}
    })
}

<span class="kw">fn </span>input_to_imm&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; <span class="prelude-ty">Option</span>&lt;u64&gt; {
    ctx.get_input_as_source_or_const(spec.insn, spec.input)
        .constant
}

<span class="doccomment">/// Put the given input into an immediate, a register or a memory operand.
/// Effectful: may mark the given input as used, when returning the register form.
</span><span class="kw">fn </span>input_to_reg_mem_imm&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; RegMemImm {
    <span class="kw">let </span>input = ctx.get_input_as_source_or_const(spec.insn, spec.input);
    <span class="kw">let </span>input_ty = ctx.input_ty(spec.insn, spec.input);
    <span class="kw">match </span>non_reg_input_to_sext_imm(input, input_ty) {
        <span class="prelude-val">Some</span>(x) =&gt; RegMemImm::imm(x),
        <span class="prelude-val">None </span>=&gt; <span class="kw">match </span>input_to_reg_mem(ctx, spec) {
            RegMem::Reg { reg } =&gt; RegMemImm::reg(reg),
            RegMem::Mem { addr } =&gt; RegMemImm::mem(addr),
        },
    }
}

<span class="doccomment">/// Emit an instruction to insert a value `src` into a lane of `dst`.
</span><span class="kw">fn </span>emit_insert_lane&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src: RegMem,
    dst: Writable&lt;Reg&gt;,
    lane: u8,
    ty: Type,
) {
    <span class="kw">if </span>!ty.is_float() {
        <span class="kw">let </span>(sse_op, size) = <span class="kw">match </span>ty.lane_bits() {
            <span class="number">8 </span>=&gt; (SseOpcode::Pinsrb, OperandSize::Size32),
            <span class="number">16 </span>=&gt; (SseOpcode::Pinsrw, OperandSize::Size32),
            <span class="number">32 </span>=&gt; (SseOpcode::Pinsrd, OperandSize::Size32),
            <span class="number">64 </span>=&gt; (SseOpcode::Pinsrd, OperandSize::Size64),
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to insertlane for lane size: {}&quot;</span>, ty.lane_bits()),
        };
        ctx.emit(Inst::xmm_rm_r_imm(sse_op, src, dst, lane, size));
    } <span class="kw">else if </span>ty == types::F32 {
        <span class="kw">let </span>sse_op = SseOpcode::Insertps;
        <span class="comment">// Insert 32-bits from replacement (at index 00, bits 7:8) to vector (lane
        // shifted into bits 5:6).
        </span><span class="kw">let </span>lane = <span class="number">0b00_00_00_00 </span>| lane &lt;&lt; <span class="number">4</span>;
        ctx.emit(Inst::xmm_rm_r_imm(
            sse_op,
            src,
            dst,
            lane,
            OperandSize::Size32,
        ));
    } <span class="kw">else if </span>ty == types::F64 {
        <span class="kw">let </span>sse_op = <span class="kw">match </span>lane {
            <span class="comment">// Move the lowest quadword in replacement to vector without changing
            // the upper bits.
            </span><span class="number">0 </span>=&gt; SseOpcode::Movsd,
            <span class="comment">// Move the low 64 bits of replacement vector to the high 64 bits of the
            // vector.
            </span><span class="number">1 </span>=&gt; SseOpcode::Movlhps,
            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
        };
        <span class="comment">// Here we use the `xmm_rm_r` encoding because it correctly tells the register
        // allocator how we are using `dst`: we are using `dst` as a `mod` whereas other
        // encoding formats like `xmm_unary_rm_r` treat it as a `def`.
        </span>ctx.emit(Inst::xmm_rm_r(sse_op, src, dst));
    } <span class="kw">else </span>{
        <span class="macro">panic!</span>(<span class="string">&quot;unable to emit insertlane for type: {}&quot;</span>, ty)
    }
}

<span class="doccomment">/// Emit an instruction to extract a lane of `src` into `dst`.
</span><span class="kw">fn </span>emit_extract_lane&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src: Reg,
    dst: Writable&lt;Reg&gt;,
    lane: u8,
    ty: Type,
) {
    <span class="kw">if </span>!ty.is_float() {
        <span class="kw">let </span>(sse_op, size) = <span class="kw">match </span>ty.lane_bits() {
            <span class="number">8 </span>=&gt; (SseOpcode::Pextrb, OperandSize::Size32),
            <span class="number">16 </span>=&gt; (SseOpcode::Pextrw, OperandSize::Size32),
            <span class="number">32 </span>=&gt; (SseOpcode::Pextrd, OperandSize::Size32),
            <span class="number">64 </span>=&gt; (SseOpcode::Pextrd, OperandSize::Size64),
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to extractlane for lane size: {}&quot;</span>, ty.lane_bits()),
        };
        <span class="kw">let </span>src = RegMem::reg(src);
        ctx.emit(Inst::xmm_rm_r_imm(sse_op, src, dst, lane, size));
    } <span class="kw">else if </span>ty == types::F32 || ty == types::F64 {
        <span class="kw">if </span>lane == <span class="number">0 </span>{
            <span class="comment">// Remove the extractlane instruction, leaving the float where it is. The upper
            // bits will remain unchanged; for correctness, this relies on Cranelift type
            // checking to avoid using those bits.
            </span>ctx.emit(Inst::gen_move(dst, src, ty));
        } <span class="kw">else </span>{
            <span class="comment">// Otherwise, shuffle the bits in `lane` to the lowest lane.
            </span><span class="kw">let </span>sse_op = SseOpcode::Pshufd;
            <span class="kw">let </span>mask = <span class="kw">match </span>ty {
                <span class="comment">// Move the value at `lane` to lane 0, copying existing value at lane 0 to
                // other lanes. Again, this relies on Cranelift type checking to avoid
                // using those bits.
                </span>types::F32 =&gt; {
                    <span class="macro">assert!</span>(lane &gt; <span class="number">0 </span>&amp;&amp; lane &lt; <span class="number">4</span>);
                    <span class="number">0b00_00_00_00 </span>| lane
                }
                <span class="comment">// Move the value at `lane` 1 (we know it must be 1 because of the `if`
                // statement above) to lane 0 and leave lane 1 unchanged. The Cranelift type
                // checking assumption also applies here.
                </span>types::F64 =&gt; {
                    <span class="macro">assert!</span>(lane == <span class="number">1</span>);
                    <span class="number">0b11_10_11_10
                </span>}
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>src = RegMem::reg(src);
            ctx.emit(Inst::xmm_rm_r_imm(
                sse_op,
                src,
                dst,
                mask,
                OperandSize::Size32,
            ));
        }
    } <span class="kw">else </span>{
        <span class="macro">panic!</span>(<span class="string">&quot;unable to emit extractlane for type: {}&quot;</span>, ty)
    }
}

<span class="doccomment">/// Emits an int comparison instruction.
///
/// Note: make sure that there are no instructions modifying the flags between a call to this
/// function and the use of the flags!
///
/// Takes the condition code that will be tested, and returns
/// the condition code that should be used. This allows us to
/// synthesize comparisons out of multiple instructions for
/// special cases (e.g., 128-bit integers).
</span><span class="kw">fn </span>emit_cmp&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, insn: IRInst, cc: IntCC) -&gt; IntCC {
    <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);

    <span class="kw">let </span>inputs = [InsnInput { insn, input: <span class="number">0 </span>}, InsnInput { insn, input: <span class="number">1 </span>}];

    <span class="kw">if </span>ty == types::I128 {
        <span class="comment">// We need to compare both halves and combine the results appropriately.
        </span><span class="kw">let </span>cmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
        <span class="kw">let </span>cmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
        <span class="kw">let </span>lhs = put_input_in_regs(ctx, inputs[<span class="number">0</span>]);
        <span class="kw">let </span>lhs_lo = lhs.regs()[<span class="number">0</span>];
        <span class="kw">let </span>lhs_hi = lhs.regs()[<span class="number">1</span>];
        <span class="kw">let </span>rhs = put_input_in_regs(ctx, inputs[<span class="number">1</span>]);
        <span class="kw">let </span>rhs_lo = RegMemImm::reg(rhs.regs()[<span class="number">0</span>]);
        <span class="kw">let </span>rhs_hi = RegMemImm::reg(rhs.regs()[<span class="number">1</span>]);
        <span class="kw">match </span>cc {
            IntCC::Equal =&gt; {
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::Z, cmp1));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::Z, cmp2));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp2,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp2,
                ));
                IntCC::NotEqual
            }
            IntCC::NotEqual =&gt; {
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::NZ, cmp1));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::NZ, cmp2));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::Or,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp2,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp2,
                ));
                IntCC::NotEqual
            }
            IntCC::SignedLessThan
            | IntCC::SignedLessThanOrEqual
            | IntCC::SignedGreaterThan
            | IntCC::SignedGreaterThanOrEqual
            | IntCC::UnsignedLessThan
            | IntCC::UnsignedLessThanOrEqual
            | IntCC::UnsignedGreaterThan
            | IntCC::UnsignedGreaterThanOrEqual =&gt; {
                <span class="comment">// Result = (lhs_hi &lt;&gt; rhs_hi) ||
                //          (lhs_hi == rhs_hi &amp;&amp; lhs_lo &lt;&gt; rhs_lo)
                </span><span class="kw">let </span>cmp3 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::from_intcc(cc.without_equal()), cmp1));
                ctx.emit(Inst::setcc(CC::Z, cmp2));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::from_intcc(cc.unsigned()), cmp3));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::reg(cmp2.to_reg()),
                    cmp3,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::Or,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp3,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp3,
                ));
                IntCC::NotEqual
            }
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unhandled IntCC in I128 comparison: {:?}&quot;</span>, cc),
        }
    } <span class="kw">else </span>{
        <span class="comment">// TODO Try to commute the operands (and invert the condition) if one is an immediate.
        </span><span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
        <span class="kw">let </span>rhs = input_to_reg_mem_imm(ctx, inputs[<span class="number">1</span>]);

        <span class="comment">// Cranelift&#39;s icmp semantics want to compare lhs - rhs, while Intel gives
        // us dst - src at the machine instruction level, so invert operands.
        </span>ctx.emit(Inst::cmp_rmi_r(OperandSize::from_ty(ty), rhs, lhs));
        cc
    }
}

<span class="doccomment">/// A specification for a fcmp emission.
</span><span class="kw">enum </span>FcmpSpec {
    <span class="doccomment">/// Normal flow.
    </span>Normal,

    <span class="doccomment">/// Avoid emitting Equal at all costs by inverting it to NotEqual, and indicate when that
    /// happens with `InvertedEqualOrConditions`.
    ///
    /// This is useful in contexts where it is hard/inefficient to produce a single instruction (or
    /// sequence of instructions) that check for an &quot;AND&quot; combination of condition codes; see for
    /// instance lowering of Select.
    </span><span class="attr">#[allow(dead_code)]
    </span>InvertEqual,
}

<span class="doccomment">/// This explains how to interpret the results of an fcmp instruction.
</span><span class="kw">enum </span>FcmpCondResult {
    <span class="doccomment">/// The given condition code must be set.
    </span>Condition(CC),

    <span class="doccomment">/// Both condition codes must be set.
    </span>AndConditions(CC, CC),

    <span class="doccomment">/// Either of the conditions codes must be set.
    </span>OrConditions(CC, CC),

    <span class="doccomment">/// The associated spec was set to `FcmpSpec::InvertEqual` and Equal has been inverted. Either
    /// of the condition codes must be set, and the user must invert meaning of analyzing the
    /// condition code results. When the spec is set to `FcmpSpec::Normal`, then this case can&#39;t be
    /// reached.
    </span>InvertedEqualOrConditions(CC, CC),
}

<span class="doccomment">/// Emits a float comparison instruction.
///
/// Note: make sure that there are no instructions modifying the flags between a call to this
/// function and the use of the flags!
</span><span class="kw">fn </span>emit_fcmp&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    <span class="kw-2">mut </span>cond_code: FloatCC,
    spec: FcmpSpec,
) -&gt; FcmpCondResult {
    <span class="kw">let </span>(flip_operands, inverted_equal) = <span class="kw">match </span>cond_code {
        FloatCC::LessThan
        | FloatCC::LessThanOrEqual
        | FloatCC::UnorderedOrGreaterThan
        | FloatCC::UnorderedOrGreaterThanOrEqual =&gt; {
            cond_code = cond_code.reverse();
            (<span class="bool-val">true</span>, <span class="bool-val">false</span>)
        }
        FloatCC::Equal =&gt; {
            <span class="kw">let </span>inverted_equal = <span class="kw">match </span>spec {
                FcmpSpec::Normal =&gt; <span class="bool-val">false</span>,
                FcmpSpec::InvertEqual =&gt; {
                    cond_code = FloatCC::NotEqual; <span class="comment">// same as .inverse()
                    </span><span class="bool-val">true
                </span>}
            };
            (<span class="bool-val">false</span>, inverted_equal)
        }
        <span class="kw">_ </span>=&gt; (<span class="bool-val">false</span>, <span class="bool-val">false</span>),
    };

    <span class="comment">// The only valid CC constructed with `from_floatcc` can be put in the flag
    // register with a direct float comparison; do this here.
    </span><span class="kw">let </span>op = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
        types::F32 =&gt; SseOpcode::Ucomiss,
        types::F64 =&gt; SseOpcode::Ucomisd,
        <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Bad input type to Fcmp&quot;</span>),
    };

    <span class="kw">let </span>inputs = <span class="kw-2">&amp;</span>[InsnInput { insn, input: <span class="number">0 </span>}, InsnInput { insn, input: <span class="number">1 </span>}];
    <span class="kw">let </span>(lhs_input, rhs_input) = <span class="kw">if </span>flip_operands {
        (inputs[<span class="number">1</span>], inputs[<span class="number">0</span>])
    } <span class="kw">else </span>{
        (inputs[<span class="number">0</span>], inputs[<span class="number">1</span>])
    };
    <span class="kw">let </span>lhs = put_input_in_reg(ctx, lhs_input);
    <span class="kw">let </span>rhs = input_to_reg_mem(ctx, rhs_input);
    ctx.emit(Inst::xmm_cmp_rm_r(op, rhs, lhs));

    <span class="kw">let </span>cond_result = <span class="kw">match </span>cond_code {
        FloatCC::Equal =&gt; FcmpCondResult::AndConditions(CC::NP, CC::Z),
        FloatCC::NotEqual <span class="kw">if </span>inverted_equal =&gt; {
            FcmpCondResult::InvertedEqualOrConditions(CC::P, CC::NZ)
        }
        FloatCC::NotEqual <span class="kw">if </span>!inverted_equal =&gt; FcmpCondResult::OrConditions(CC::P, CC::NZ),
        <span class="kw">_ </span>=&gt; FcmpCondResult::Condition(CC::from_floatcc(cond_code)),
    };

    cond_result
}

<span class="kw">fn </span>make_libcall_sig&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    call_conv: CallConv,
    ptr_ty: Type,
) -&gt; Signature {
    <span class="kw">let </span><span class="kw-2">mut </span>sig = Signature::new(call_conv);
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_inputs(insn) {
        sig.params.push(AbiParam::new(ctx.input_ty(insn, i)));
    }
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_outputs(insn) {
        sig.returns.push(AbiParam::new(ctx.output_ty(insn, i)));
    }
    <span class="kw">if </span>call_conv.extends_baldrdash() {
        <span class="comment">// Adds the special VMContext parameter to the signature.
        </span>sig.params
            .push(AbiParam::special(ptr_ty, ArgumentPurpose::VMContext));
    }
    sig
}

<span class="kw">fn </span>emit_vm_call&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    flags: <span class="kw-2">&amp;</span>Flags,
    triple: <span class="kw-2">&amp;</span>Triple,
    libcall: LibCall,
    insn: IRInst,
    inputs: SmallVec&lt;[InsnInput; <span class="number">4</span>]&gt;,
    outputs: SmallVec&lt;[InsnOutput; <span class="number">2</span>]&gt;,
) -&gt; CodegenResult&lt;()&gt; {
    <span class="kw">let </span>extname = ExternalName::LibCall(libcall);

    <span class="kw">let </span>dist = <span class="kw">if </span>flags.use_colocated_libcalls() {
        RelocDistance::Near
    } <span class="kw">else </span>{
        RelocDistance::Far
    };

    <span class="comment">// TODO avoid recreating signatures for every single Libcall function.
    </span><span class="kw">let </span>call_conv = CallConv::for_libcall(flags, CallConv::triple_default(triple));
    <span class="kw">let </span>sig = make_libcall_sig(ctx, insn, call_conv, types::I64);
    <span class="kw">let </span>caller_conv = ctx.abi().call_conv();

    <span class="kw">let </span><span class="kw-2">mut </span>abi = X64ABICaller::from_func(<span class="kw-2">&amp;</span>sig, <span class="kw-2">&amp;</span>extname, dist, caller_conv, flags)<span class="question-mark">?</span>;

    abi.emit_stack_pre_adjust(ctx);

    <span class="kw">let </span>vm_context = <span class="kw">if </span>call_conv.extends_baldrdash() { <span class="number">1 </span>} <span class="kw">else </span>{ <span class="number">0 </span>};
    <span class="macro">assert_eq!</span>(inputs.len() + vm_context, abi.num_args());

    <span class="kw">for </span>(i, input) <span class="kw">in </span>inputs.iter().enumerate() {
        <span class="kw">let </span>arg_reg = put_input_in_reg(ctx, <span class="kw-2">*</span>input);
        abi.emit_copy_regs_to_arg(ctx, i, ValueRegs::one(arg_reg));
    }
    <span class="kw">if </span>call_conv.extends_baldrdash() {
        <span class="kw">let </span>vm_context_vreg = ctx
            .get_vm_context()
            .expect(<span class="string">&quot;should have a VMContext to pass to libcall funcs&quot;</span>);
        abi.emit_copy_regs_to_arg(ctx, inputs.len(), ValueRegs::one(vm_context_vreg));
    }

    abi.emit_call(ctx);
    <span class="kw">for </span>(i, output) <span class="kw">in </span>outputs.iter().enumerate() {
        <span class="kw">let </span>retval_reg = get_output_reg(ctx, <span class="kw-2">*</span>output).only_reg().unwrap();
        abi.emit_copy_retval_to_regs(ctx, i, ValueRegs::one(retval_reg));
    }
    abi.emit_stack_post_adjust(ctx);

    <span class="prelude-val">Ok</span>(())
}

<span class="doccomment">/// Returns whether the given input is a shift by a constant value less or equal than 3.
/// The goal is to embed it within an address mode.
</span><span class="kw">fn </span>matches_small_constant_shift&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    spec: InsnInput,
) -&gt; <span class="prelude-ty">Option</span>&lt;(InsnInput, u8)&gt; {
    matches_input(ctx, spec, Opcode::Ishl).and_then(|shift| {
        <span class="kw">match </span>input_to_imm(
            ctx,
            InsnInput {
                insn: shift,
                input: <span class="number">1</span>,
            },
        ) {
            <span class="prelude-val">Some</span>(shift_amt) <span class="kw">if </span>shift_amt &lt;= <span class="number">3 </span>=&gt; <span class="prelude-val">Some</span>((
                InsnInput {
                    insn: shift,
                    input: <span class="number">0</span>,
                },
                shift_amt <span class="kw">as </span>u8,
            )),
            <span class="kw">_ </span>=&gt; <span class="prelude-val">None</span>,
        }
    })
}

<span class="doccomment">/// Lowers an instruction to one of the x86 addressing modes.
///
/// Note: the 32-bit offset in Cranelift has to be sign-extended, which maps x86&#39;s behavior.
</span><span class="kw">fn </span>lower_to_amode&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput, offset: i32) -&gt; Amode {
    <span class="kw">let </span>flags = ctx
        .memflags(spec.insn)
        .expect(<span class="string">&quot;Instruction with amode should have memflags&quot;</span>);

    <span class="comment">// We now either have an add that we must materialize, or some other input; as well as the
    // final offset.
    </span><span class="kw">if let </span><span class="prelude-val">Some</span>(add) = matches_input(ctx, spec, Opcode::Iadd) {
        <span class="macro">debug_assert_eq!</span>(ctx.output_ty(add, <span class="number">0</span>), types::I64);
        <span class="kw">let </span>add_inputs = <span class="kw-2">&amp;</span>[
            InsnInput {
                insn: add,
                input: <span class="number">0</span>,
            },
            InsnInput {
                insn: add,
                input: <span class="number">1</span>,
            },
        ];

        <span class="comment">// TODO heap_addr legalization generates a uext64 *after* the shift, so these optimizations
        // aren&#39;t happening in the wasm case. We could do better, given some range analysis.
        </span><span class="kw">let </span>(base, index, shift) = <span class="kw">if let </span><span class="prelude-val">Some</span>((shift_input, shift_amt)) =
            matches_small_constant_shift(ctx, add_inputs[<span class="number">0</span>])
        {
            (
                put_input_in_reg(ctx, add_inputs[<span class="number">1</span>]),
                put_input_in_reg(ctx, shift_input),
                shift_amt,
            )
        } <span class="kw">else if let </span><span class="prelude-val">Some</span>((shift_input, shift_amt)) =
            matches_small_constant_shift(ctx, add_inputs[<span class="number">1</span>])
        {
            (
                put_input_in_reg(ctx, add_inputs[<span class="number">0</span>]),
                put_input_in_reg(ctx, shift_input),
                shift_amt,
            )
        } <span class="kw">else </span>{
            <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..=<span class="number">1 </span>{
                <span class="comment">// Try to pierce through uextend.
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(uextend) = matches_input(
                    ctx,
                    InsnInput {
                        insn: add,
                        input: i,
                    },
                    Opcode::Uextend,
                ) {
                    <span class="kw">if let </span><span class="prelude-val">Some</span>(cst) = ctx.get_input_as_source_or_const(uextend, <span class="number">0</span>).constant {
                        <span class="comment">// Zero the upper bits.
                        </span><span class="kw">let </span>input_size = ctx.input_ty(uextend, <span class="number">0</span>).bits() <span class="kw">as </span>u64;
                        <span class="kw">let </span>shift: u64 = <span class="number">64 </span>- input_size;
                        <span class="kw">let </span>uext_cst: u64 = (cst &lt;&lt; shift) &gt;&gt; shift;

                        <span class="kw">let </span>final_offset = (offset <span class="kw">as </span>i64).wrapping_add(uext_cst <span class="kw">as </span>i64);
                        <span class="kw">if </span>low32_will_sign_extend_to_64(final_offset <span class="kw">as </span>u64) {
                            <span class="kw">let </span>base = put_input_in_reg(ctx, add_inputs[<span class="number">1 </span>- i]);
                            <span class="kw">return </span>Amode::imm_reg(final_offset <span class="kw">as </span>u32, base).with_flags(flags);
                        }
                    }
                }

                <span class="comment">// If it&#39;s a constant, add it directly!
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(cst) = ctx.get_input_as_source_or_const(add, i).constant {
                    <span class="kw">let </span>final_offset = (offset <span class="kw">as </span>i64).wrapping_add(cst <span class="kw">as </span>i64);
                    <span class="kw">if </span>low32_will_sign_extend_to_64(final_offset <span class="kw">as </span>u64) {
                        <span class="kw">let </span>base = put_input_in_reg(ctx, add_inputs[<span class="number">1 </span>- i]);
                        <span class="kw">return </span>Amode::imm_reg(final_offset <span class="kw">as </span>u32, base).with_flags(flags);
                    }
                }
            }

            (
                put_input_in_reg(ctx, add_inputs[<span class="number">0</span>]),
                put_input_in_reg(ctx, add_inputs[<span class="number">1</span>]),
                <span class="number">0</span>,
            )
        };

        <span class="kw">return </span>Amode::imm_reg_reg_shift(
            offset <span class="kw">as </span>u32,
            Gpr::new(base).unwrap(),
            Gpr::new(index).unwrap(),
            shift,
        )
        .with_flags(flags);
    }

    <span class="kw">let </span>input = put_input_in_reg(ctx, spec);
    Amode::imm_reg(offset <span class="kw">as </span>u32, input).with_flags(flags)
}

<span class="kw">fn </span>emit_moves&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    dst: ValueRegs&lt;Writable&lt;Reg&gt;&gt;,
    src: ValueRegs&lt;Reg&gt;,
    ty: Type,
) {
    <span class="kw">let </span>(<span class="kw">_</span>, tys) = Inst::rc_for_type(ty).unwrap();
    <span class="kw">for </span>((dst, src), ty) <span class="kw">in </span>dst.regs().iter().zip(src.regs().iter()).zip(tys.iter()) {
        ctx.emit(Inst::gen_move(<span class="kw-2">*</span>dst, <span class="kw-2">*</span>src, <span class="kw-2">*</span>ty));
    }
}

<span class="kw">fn </span>emit_cmoves&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    size: u8,
    cc: CC,
    src: ValueRegs&lt;Reg&gt;,
    dst: ValueRegs&lt;Writable&lt;Reg&gt;&gt;,
) {
    <span class="kw">let </span>size = size / src.len() <span class="kw">as </span>u8;
    <span class="kw">let </span>size = u8::max(size, <span class="number">4</span>); <span class="comment">// at least 32 bits
    </span><span class="kw">for </span>(dst, src) <span class="kw">in </span>dst.regs().iter().zip(src.regs().iter()) {
        ctx.emit(Inst::cmove(
            OperandSize::from_bytes(size.into()),
            cc,
            RegMem::reg(<span class="kw-2">*</span>src),
            <span class="kw-2">*</span>dst,
        ));
    }
}

<span class="comment">//=============================================================================
// Top-level instruction lowering entry point, for one instruction.

</span><span class="doccomment">/// Actually codegen an instruction&#39;s results into registers.
</span><span class="kw">fn </span>lower_insn_to_regs&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    flags: <span class="kw-2">&amp;</span>Flags,
    isa_flags: <span class="kw-2">&amp;</span>x64_settings::Flags,
    triple: <span class="kw-2">&amp;</span>Triple,
) -&gt; CodegenResult&lt;()&gt; {
    <span class="kw">let </span>op = ctx.data(insn).opcode();

    <span class="kw">let </span>inputs: SmallVec&lt;[InsnInput; <span class="number">4</span>]&gt; = (<span class="number">0</span>..ctx.num_inputs(insn))
        .map(|i| InsnInput { insn, input: i })
        .collect();
    <span class="kw">let </span>outputs: SmallVec&lt;[InsnOutput; <span class="number">2</span>]&gt; = (<span class="number">0</span>..ctx.num_outputs(insn))
        .map(|i| InsnOutput { insn, output: i })
        .collect();

    <span class="kw">let </span>ty = <span class="kw">if </span>outputs.len() &gt; <span class="number">0 </span>{
        <span class="prelude-val">Some</span>(ctx.output_ty(insn, <span class="number">0</span>))
    } <span class="kw">else </span>{
        <span class="prelude-val">None
    </span>};

    <span class="kw">if let </span><span class="prelude-val">Ok</span>(()) = isle::lower(ctx, flags, isa_flags, <span class="kw-2">&amp;</span>outputs, insn) {
        <span class="kw">return </span><span class="prelude-val">Ok</span>(());
    }

    <span class="kw">let </span>implemented_in_isle = |ctx: <span class="kw-2">&amp;mut </span>C| {
        <span class="macro">unreachable!</span>(
            <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
            ctx.dfg().display_inst(insn),
            ty
        )
    };

    <span class="kw">match </span>op {
        Opcode::Iconst
        | Opcode::Bconst
        | Opcode::F32const
        | Opcode::F64const
        | Opcode::Null
        | Opcode::Iadd
        | Opcode::IaddIfcout
        | Opcode::SaddSat
        | Opcode::UaddSat
        | Opcode::Isub
        | Opcode::SsubSat
        | Opcode::UsubSat
        | Opcode::AvgRound
        | Opcode::Band
        | Opcode::Bor
        | Opcode::Bxor
        | Opcode::Imul
        | Opcode::BandNot
        | Opcode::Iabs
        | Opcode::Imax
        | Opcode::Umax
        | Opcode::Imin
        | Opcode::Umin
        | Opcode::Bnot
        | Opcode::Bitselect
        | Opcode::Vselect
        | Opcode::Ushr
        | Opcode::Sshr
        | Opcode::Ishl
        | Opcode::Rotl
        | Opcode::Rotr
        | Opcode::Ineg
        | Opcode::Trap
        | Opcode::ResumableTrap
        | Opcode::Clz
        | Opcode::Ctz
        | Opcode::Popcnt
        | Opcode::Bitrev
        | Opcode::IsNull
        | Opcode::IsInvalid
        | Opcode::Uextend
        | Opcode::Sextend
        | Opcode::Breduce
        | Opcode::Bextend
        | Opcode::Ireduce
        | Opcode::Bint
        | Opcode::Debugtrap
        | Opcode::WideningPairwiseDotProductS
        | Opcode::Fadd
        | Opcode::Fsub
        | Opcode::Fmul
        | Opcode::Fdiv
        | Opcode::Fmin
        | Opcode::Fmax
        | Opcode::FminPseudo
        | Opcode::FmaxPseudo =&gt; implemented_in_isle(ctx),

        Opcode::Icmp =&gt; {
            <span class="kw">let </span>condcode = ctx.data(insn).cond_code().unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">if </span>ty == types::I128 &amp;&amp; condcode != IntCC::Equal &amp;&amp; condcode != IntCC::NotEqual {
                <span class="kw">let </span>condcode = emit_cmp(ctx, insn, condcode);
                <span class="kw">let </span>cc = CC::from_intcc(condcode);
                ctx.emit(Inst::setcc(cc, dst));
            } <span class="kw">else </span>{
                implemented_in_isle(ctx);
            }
        }

        Opcode::Fcmp =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::FallthroughReturn | Opcode::Return =&gt; {
            <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_inputs(insn) {
                <span class="kw">let </span>src_reg = put_input_in_regs(ctx, inputs[i]);
                <span class="kw">let </span>retval_reg = ctx.retval(i);
                <span class="kw">let </span>ty = ctx.input_ty(insn, i);
                <span class="macro">assert!</span>(src_reg.len() == retval_reg.len());
                <span class="kw">let </span>(<span class="kw">_</span>, tys) = Inst::rc_for_type(ty)<span class="question-mark">?</span>;
                <span class="kw">for </span>((<span class="kw-2">&amp;</span>src, <span class="kw-2">&amp;</span>dst), <span class="kw-2">&amp;</span>ty) <span class="kw">in </span>src_reg
                    .regs()
                    .iter()
                    .zip(retval_reg.regs().iter())
                    .zip(tys.iter())
                {
                    ctx.emit(Inst::gen_move(dst, src, ty));
                }
            }
            <span class="comment">// N.B.: the Ret itself is generated by the ABI.
        </span>}

        Opcode::Call | Opcode::CallIndirect =&gt; {
            <span class="kw">let </span>caller_conv = ctx.abi().call_conv();
            <span class="kw">let </span>(<span class="kw-2">mut </span>abi, inputs) = <span class="kw">match </span>op {
                Opcode::Call =&gt; {
                    <span class="kw">let </span>(extname, dist) = ctx.call_target(insn).unwrap();
                    <span class="kw">let </span>sig = ctx.call_sig(insn).unwrap();
                    <span class="macro">assert_eq!</span>(inputs.len(), sig.params.len());
                    <span class="macro">assert_eq!</span>(outputs.len(), sig.returns.len());
                    (
                        X64ABICaller::from_func(sig, <span class="kw-2">&amp;</span>extname, dist, caller_conv, flags)<span class="question-mark">?</span>,
                        <span class="kw-2">&amp;</span>inputs[..],
                    )
                }

                Opcode::CallIndirect =&gt; {
                    <span class="kw">let </span>ptr = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>sig = ctx.call_sig(insn).unwrap();
                    <span class="macro">assert_eq!</span>(inputs.len() - <span class="number">1</span>, sig.params.len());
                    <span class="macro">assert_eq!</span>(outputs.len(), sig.returns.len());
                    (
                        X64ABICaller::from_ptr(sig, ptr, op, caller_conv, flags)<span class="question-mark">?</span>,
                        <span class="kw-2">&amp;</span>inputs[<span class="number">1</span>..],
                    )
                }

                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };

            abi.emit_stack_pre_adjust(ctx);
            <span class="macro">assert_eq!</span>(inputs.len(), abi.num_args());
            <span class="kw">for </span>i <span class="kw">in </span>abi.get_copy_to_arg_order() {
                <span class="kw">let </span>input = inputs[i];
                <span class="kw">let </span>arg_regs = put_input_in_regs(ctx, input);
                abi.emit_copy_regs_to_arg(ctx, i, arg_regs);
            }
            abi.emit_call(ctx);
            <span class="kw">for </span>(i, output) <span class="kw">in </span>outputs.iter().enumerate() {
                <span class="kw">let </span>retval_regs = get_output_reg(ctx, <span class="kw-2">*</span>output);
                abi.emit_copy_retval_to_regs(ctx, i, retval_regs);
            }
            abi.emit_stack_post_adjust(ctx);
        }

        Opcode::Trapif | Opcode::Trapff =&gt; {
            <span class="kw">let </span>trap_code = ctx.data(insn).trap_code().unwrap();

            <span class="kw">if </span>matches_input(ctx, inputs[<span class="number">0</span>], Opcode::IaddIfcout).is_some() {
                <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();
                <span class="comment">// The flags must not have been clobbered by any other instruction between the
                // iadd_ifcout and this instruction, as verified by the CLIF validator; so we can
                // simply use the flags here.
                </span><span class="kw">let </span>cc = CC::from_intcc(cond_code);

                ctx.emit(Inst::TrapIf { trap_code, cc });
            } <span class="kw">else if </span>op == Opcode::Trapif {
                <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();

                <span class="comment">// Verification ensures that the input is always a single-def ifcmp.
                </span><span class="kw">let </span>ifcmp = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::Ifcmp).unwrap();
                <span class="kw">let </span>cond_code = emit_cmp(ctx, ifcmp, cond_code);
                <span class="kw">let </span>cc = CC::from_intcc(cond_code);

                ctx.emit(Inst::TrapIf { trap_code, cc });
            } <span class="kw">else </span>{
                <span class="kw">let </span>cond_code = ctx.data(insn).fp_cond_code().unwrap();

                <span class="comment">// Verification ensures that the input is always a single-def ffcmp.
                </span><span class="kw">let </span>ffcmp = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::Ffcmp).unwrap();

                <span class="kw">match </span>emit_fcmp(ctx, ffcmp, cond_code, FcmpSpec::Normal) {
                    FcmpCondResult::Condition(cc) =&gt; ctx.emit(Inst::TrapIf { trap_code, cc }),
                    FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                        <span class="comment">// A bit unfortunate, but materialize the flags in their own register, and
                        // check against this.
                        </span><span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        ctx.emit(Inst::setcc(cc1, tmp));
                        ctx.emit(Inst::setcc(cc2, tmp2));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            AluRmiROpcode::And,
                            RegMemImm::reg(tmp.to_reg()),
                            tmp2,
                        ));
                        ctx.emit(Inst::TrapIf {
                            trap_code,
                            cc: CC::NZ,
                        });
                    }
                    FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                        ctx.emit(Inst::TrapIf { trap_code, cc: cc1 });
                        ctx.emit(Inst::TrapIf { trap_code, cc: cc2 });
                    }
                    FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                };
            };
        }

        Opcode::Sqrt =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::Fpromote =&gt; {
            <span class="comment">// We can&#39;t guarantee the RHS (if a load) is 128-bit aligned, so we
            // must avoid merging a load here.
            </span><span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(SseOpcode::Cvtss2sd, src, dst));
        }

        Opcode::FvpromoteLow =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtps2pd,
                RegMem::from(src),
                dst,
            ));
        }

        Opcode::Fdemote =&gt; {
            <span class="comment">// We can&#39;t guarantee the RHS (if a load) is 128-bit aligned, so we
            // must avoid merging a load here.
            </span><span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(SseOpcode::Cvtsd2ss, src, dst));
        }

        Opcode::Fvdemote =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtpd2ps,
                RegMem::from(src),
                dst,
            ));
        }

        Opcode::FcvtFromSint =&gt; {
            <span class="kw">let </span>output_ty = ty.unwrap();
            <span class="kw">if </span>!output_ty.is_vector() {
                <span class="kw">let </span>(ext_spec, src_size) = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
                    types::I8 | types::I16 =&gt; (<span class="prelude-val">Some</span>(ExtSpec::SignExtendTo32), OperandSize::Size32),
                    types::I32 =&gt; (<span class="prelude-val">None</span>, OperandSize::Size32),
                    types::I64 =&gt; (<span class="prelude-val">None</span>, OperandSize::Size64),
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>src = <span class="kw">match </span>ext_spec {
                    <span class="prelude-val">Some</span>(ext_spec) =&gt; RegMem::reg(extend_input_to_reg(ctx, inputs[<span class="number">0</span>], ext_spec)),
                    <span class="prelude-val">None </span>=&gt; RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>])),
                };

                <span class="kw">let </span>opcode = <span class="kw">if </span>output_ty == types::F32 {
                    SseOpcode::Cvtsi2ss
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(output_ty, types::F64);
                    SseOpcode::Cvtsi2sd
                };
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                ctx.emit(Inst::gpr_to_xmm(opcode, src, src_size, dst));
            } <span class="kw">else </span>{
                <span class="kw">let </span>ty = ty.unwrap();
                <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>opcode = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
                    types::I32X4 =&gt; SseOpcode::Cvtdq2ps,
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;unable to use type {} for op {}&quot;</span>, ctx.input_ty(insn, <span class="number">0</span>), op)
                    }
                };
                ctx.emit(Inst::gen_move(dst, src, ty));
                ctx.emit(Inst::xmm_rm_r(opcode, RegMem::from(dst), dst));
            }
        }
        Opcode::FcvtLowFromSint =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtdq2pd,
                RegMem::from(src),
                dst,
            ));
        }
        Opcode::FcvtFromUint =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);

            <span class="kw">if </span>!ty.is_vector() {
                <span class="kw">match </span>input_ty {
                    types::I8 | types::I16 | types::I32 =&gt; {
                        <span class="comment">// Conversion from an unsigned int smaller than 64-bit is easy: zero-extend +
                        // do a signed conversion (which won&#39;t overflow).
                        </span><span class="kw">let </span>opcode = <span class="kw">if </span>ty == types::F32 {
                            SseOpcode::Cvtsi2ss
                        } <span class="kw">else </span>{
                            <span class="macro">assert_eq!</span>(ty, types::F64);
                            SseOpcode::Cvtsi2sd
                        };

                        <span class="kw">let </span>src = RegMem::reg(extend_input_to_reg(
                            ctx,
                            inputs[<span class="number">0</span>],
                            ExtSpec::ZeroExtendTo64,
                        ));
                        ctx.emit(Inst::gpr_to_xmm(opcode, src, OperandSize::Size64, dst));
                    }

                    types::I64 =&gt; {
                        <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);

                        <span class="kw">let </span>src_copy = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::gen_move(src_copy, src, types::I64));

                        <span class="kw">let </span>tmp_gpr1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        <span class="kw">let </span>tmp_gpr2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::cvt_u64_to_float_seq(
                            <span class="kw">if </span>ty == types::F64 {
                                OperandSize::Size64
                            } <span class="kw">else </span>{
                                OperandSize::Size32
                            },
                            src_copy,
                            tmp_gpr1,
                            tmp_gpr2,
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected input type for FcvtFromUint: {:?}&quot;</span>, input_ty),
                };
            } <span class="kw">else if </span>output_ty == types::F64X2 {
                <span class="kw">if let </span><span class="prelude-val">Some</span>(uwiden) = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::UwidenLow) {
                    <span class="kw">let </span>uwiden_input = InsnInput {
                        insn: uwiden,
                        input: <span class="number">0</span>,
                    };
                    <span class="kw">let </span>src = put_input_in_reg(ctx, uwiden_input);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    <span class="kw">let </span>input_ty = ctx.input_ty(uwiden, <span class="number">0</span>);

                    <span class="comment">// Matches_input further obfuscates which Wasm instruction this is ultimately
                    // lowering. Check here that the types are as expected for F64x2ConvertLowI32x4U.
                    </span><span class="macro">debug_assert!</span>(input_ty == types::I32X4);

                    <span class="comment">// Algorithm uses unpcklps to help create a float that is equivalent
                    // 0x1.0p52 + double(src). 0x1.0p52 is unique because at this exponent
                    // every value of the mantissa represents a corresponding uint32 number.
                    // When we subtract 0x1.0p52 we are left with double(src).
                    </span><span class="kw">let </span>uint_mask = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(dst, src, types::I32X4));

                    <span class="kw">static </span>UINT_MASK: [u8; <span class="number">16</span>] = [
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                    ];

                    <span class="kw">let </span>uint_mask_const =
                        ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK));

                    ctx.emit(Inst::xmm_load_const(
                        uint_mask_const,
                        uint_mask,
                        types::I32X4,
                    ));

                    <span class="comment">// Creates 0x1.0p52 + double(src)
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Unpcklps,
                        RegMem::from(uint_mask),
                        dst,
                    ));

                    <span class="kw">static </span>UINT_MASK_HIGH: [u8; <span class="number">16</span>] = [
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>,
                    ];

                    <span class="kw">let </span>uint_mask_high_const =
                        ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK_HIGH));
                    <span class="kw">let </span>uint_mask_high = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(
                        uint_mask_high_const,
                        uint_mask_high,
                        types::I32X4,
                    ));

                    <span class="comment">// 0x1.0p52 + double(src) - 0x1.0p52
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Subpd,
                        RegMem::from(uint_mask_high),
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="macro">panic!</span>(<span class="string">&quot;Unsupported FcvtFromUint conversion types: {}&quot;</span>, ty);
                }
            } <span class="kw">else </span>{
                <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">0</span>), types::I32X4);
                <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

                <span class="kw">if </span>isa_flags.use_avx512vl_simd() &amp;&amp; isa_flags.use_avx512f_simd() {
                    <span class="comment">// When AVX512VL and AVX512F are available,
                    // `fcvt_from_uint` can be lowered to a single instruction.
                    </span>ctx.emit(Inst::xmm_unary_rm_r_evex(
                        Avx512Opcode::Vcvtudq2ps,
                        RegMem::reg(src),
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// Converting packed unsigned integers to packed floats
                    // requires a few steps. There is no single instruction
                    // lowering for converting unsigned floats but there is for
                    // converting packed signed integers to float (cvtdq2ps). In
                    // the steps below we isolate the upper half (16 bits) and
                    // lower half (16 bits) of each lane and then we convert
                    // each half separately using cvtdq2ps meant for signed
                    // integers. In order for this to work for the upper half
                    // bits we must shift right by 1 (divide by 2) these bits in
                    // order to ensure the most significant bit is 0 not signed,
                    // and then after the conversion we double the value.
                    // Finally we add the converted values where addition will
                    // correctly round.
                    //
                    // Sequence:
                    // -&gt; A = 0xffffffff
                    // -&gt; Ah = 0xffff0000
                    // -&gt; Al = 0x0000ffff
                    // -&gt; Convert(Al) // Convert int to float
                    // -&gt; Ah = Ah &gt;&gt; 1 // Shift right 1 to assure Ah conversion isn&#39;t treated as signed
                    // -&gt; Convert(Ah) // Convert .. with no loss of significant digits from previous shift
                    // -&gt; Ah = Ah + Ah // Double Ah to account for shift right before the conversion.
                    // -&gt; dst = Ah + Al // Add the two floats together

                    // Create a temporary register
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_unary_rm_r(
                        SseOpcode::Movapd,
                        RegMem::reg(src),
                        tmp,
                    ));
                    ctx.emit(Inst::gen_move(dst, src, ty));

                    <span class="comment">// Get the low 16 bits
                    </span>ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Pslld, RegMemImm::imm(<span class="number">16</span>), tmp));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">16</span>), tmp));

                    <span class="comment">// Get the high 16 bits
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Psubd, RegMem::from(tmp), dst));

                    <span class="comment">// Convert the low 16 bits
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvtdq2ps, RegMem::from(tmp), tmp));

                    <span class="comment">// Shift the high bits by 1, convert, and double to get the correct value.
                    </span>ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">1</span>), dst));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvtdq2ps, RegMem::from(dst), dst));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Addps,
                        RegMem::reg(dst.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Add together the two converted values.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Addps,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));
                }
            }
        }

        Opcode::FcvtToUint | Opcode::FcvtToUintSat | Opcode::FcvtToSint | Opcode::FcvtToSintSat =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">if </span>!input_ty.is_vector() {
                <span class="kw">let </span>src_size = <span class="kw">if </span>input_ty == types::F32 {
                    OperandSize::Size32
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(input_ty, types::F64);
                    OperandSize::Size64
                };

                <span class="kw">let </span>output_ty = ty.unwrap();
                <span class="kw">let </span>dst_size = <span class="kw">if </span>output_ty == types::I32 {
                    OperandSize::Size32
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(output_ty, types::I64);
                    OperandSize::Size64
                };

                <span class="kw">let </span>to_signed = op == Opcode::FcvtToSint || op == Opcode::FcvtToSintSat;
                <span class="kw">let </span>is_sat = op == Opcode::FcvtToUintSat || op == Opcode::FcvtToSintSat;

                <span class="kw">let </span>src_copy = ctx.alloc_tmp(input_ty).only_reg().unwrap();
                ctx.emit(Inst::gen_move(src_copy, src, input_ty));

                <span class="kw">let </span>tmp_xmm = ctx.alloc_tmp(input_ty).only_reg().unwrap();
                <span class="kw">let </span>tmp_gpr = ctx.alloc_tmp(output_ty).only_reg().unwrap();

                <span class="kw">if </span>to_signed {
                    ctx.emit(Inst::cvt_float_to_sint_seq(
                        src_size, dst_size, is_sat, src_copy, dst, tmp_gpr, tmp_xmm,
                    ));
                } <span class="kw">else </span>{
                    ctx.emit(Inst::cvt_float_to_uint_seq(
                        src_size, dst_size, is_sat, src_copy, dst, tmp_gpr, tmp_xmm,
                    ));
                }
            } <span class="kw">else </span>{
                <span class="kw">if </span>op == Opcode::FcvtToSintSat {
                    <span class="comment">// Sets destination to zero if float is NaN
                    </span><span class="macro">assert_eq!</span>(types::F32X4, ctx.input_ty(insn, <span class="number">0</span>));
                    <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_unary_rm_r(
                        SseOpcode::Movapd,
                        RegMem::reg(src),
                        tmp,
                    ));
                    ctx.emit(Inst::gen_move(dst, src, input_ty));
                    <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                    ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::reg(tmp.to_reg()),
                        tmp,
                        cond.encode(),
                        OperandSize::Size32,
                    ));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Andps,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Sets top bit of tmp if float is positive
                    // Setting up to set top bit on negative float values
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pxor,
                        RegMem::reg(dst.to_reg()),
                        tmp,
                    ));

                    <span class="comment">// Convert the packed float to packed doubleword.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvttps2dq,
                        RegMem::reg(dst.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Set top bit only if &lt; 0
                    // Saturate lane with sign (top) bit.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pand,
                        RegMem::reg(dst.to_reg()),
                        tmp,
                    ));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrad, RegMemImm::imm(<span class="number">31</span>), tmp));

                    <span class="comment">// On overflow 0x80000000 is returned to a lane.
                    // Below sets positive overflow lanes to 0x7FFFFFFF
                    // Keeps negative overflow lanes as is.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pxor,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));
                } <span class="kw">else if </span>op == Opcode::FcvtToUintSat {
                    <span class="comment">// The algorithm for converting floats to unsigned ints is a little tricky. The
                    // complication arises because we are converting from a signed 64-bit int with a positive
                    // integer range from 1..INT_MAX (0x1..0x7FFFFFFF) to an unsigned integer with an extended
                    // range from (INT_MAX+1)..UINT_MAX. It&#39;s this range from (INT_MAX+1)..UINT_MAX
                    // (0x80000000..0xFFFFFFFF) that needs to be accounted for as a special case since our
                    // conversion instruction (cvttps2dq) only converts as high as INT_MAX (0x7FFFFFFF), but
                    // which conveniently setting underflows and overflows (smaller than MIN_INT or larger than
                    // MAX_INT) to be INT_MAX+1 (0x80000000). Nothing that the range (INT_MAX+1)..UINT_MAX includes
                    // precisely INT_MAX values we can correctly account for and convert every value in this range
                    // if we simply subtract INT_MAX+1 before doing the cvttps2dq conversion. After the subtraction
                    // every value originally (INT_MAX+1)..UINT_MAX is now the range (0..INT_MAX).
                    // After the conversion we add INT_MAX+1 back to this converted value, noting again that
                    // values we are trying to account for were already set to INT_MAX+1 during the original conversion.
                    // We simply have to create a mask and make sure we are adding together only the lanes that need
                    // to be accounted for. Digesting it all the steps then are:
                    //
                    // Step 1 - Account for NaN and negative floats by setting these src values to zero.
                    // Step 2 - Make a copy (tmp1) of the src value since we need to convert twice for
                    //          reasons described above.
                    // Step 3 - Convert the original src values. This will convert properly all floats up to INT_MAX
                    // Step 4 - Subtract INT_MAX from the copy set (tmp1). Note, all zero and negative values are those
                    //          values that were originally in the range (0..INT_MAX). This will come in handy during
                    //          step 7 when we zero negative lanes.
                    // Step 5 - Create a bit mask for tmp1 that will correspond to all lanes originally less than
                    //          UINT_MAX that are now less than INT_MAX thanks to the subtraction.
                    // Step 6 - Convert the second set of values (tmp1)
                    // Step 7 - Prep the converted second set by zeroing out negative lanes (these have already been
                    //          converted correctly with the first set) and by setting overflow lanes to 0x7FFFFFFF
                    //          as this will allow us to properly saturate overflow lanes when adding to 0x80000000
                    // Step 8 - Add the orginal converted src and the converted tmp1 where float values originally less
                    //          than and equal to INT_MAX will be unchanged, float values originally between INT_MAX+1 and
                    //          UINT_MAX will add together (INT_MAX) + (SRC - INT_MAX), and float values originally
                    //          greater than UINT_MAX will be saturated to UINT_MAX (0xFFFFFFFF) after adding (0x8000000 + 0x7FFFFFFF).
                    //
                    //
                    // The table below illustrates the result after each step where it matters for the converted set.
                    // Note the original value range (original src set) is the final dst in Step 8:
                    //
                    // Original src set:
                    // | Original Value Range |    Step 1    |         Step 3         |          Step 8           |
                    // |  -FLT_MIN..FLT_MAX   | 0.0..FLT_MAX | 0..INT_MAX(w/overflow) | 0..UINT_MAX(w/saturation) |
                    //
                    // Copied src set (tmp1):
                    // |    Step 2    |                  Step 4                  |
                    // | 0.0..FLT_MAX | (0.0-(INT_MAX+1))..(FLT_MAX-(INT_MAX+1)) |
                    //
                    // |                       Step 6                        |                 Step 7                 |
                    // | (0-(INT_MAX+1))..(UINT_MAX-(INT_MAX+1))(w/overflow) | ((INT_MAX+1)-(INT_MAX+1))..(INT_MAX+1) |

                    // Create temporaries
                    </span><span class="macro">assert_eq!</span>(types::F32X4, ctx.input_ty(insn, <span class="number">0</span>));
                    <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();

                    <span class="comment">// Converting to unsigned int so if float src is negative or NaN
                    // will first set to zero.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::gen_move(dst, src, input_ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Maxps, RegMem::from(tmp2), dst));

                    <span class="comment">// Set tmp2 to INT_MAX+1. It is important to note here that after it looks
                    // like we are only converting INT_MAX (0x7FFFFFFF) but in fact because
                    // single precision IEEE-754 floats can only accurately represent contingous
                    // integers up to 2^23 and outside of this range it rounds to the closest
                    // integer that it can represent. In the case of INT_MAX, this value gets
                    // represented as 0x4f000000 which is the integer value (INT_MAX+1).

                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pcmpeqd, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">1</span>), tmp2));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvtdq2ps,
                        RegMem::from(tmp2),
                        tmp2,
                    ));

                    <span class="comment">// Make a copy of these lanes and then do the first conversion.
                    // Overflow lanes greater than the maximum allowed signed value will
                    // set to 0x80000000. Negative and NaN lanes will be 0x0
                    </span>ctx.emit(Inst::xmm_mov(SseOpcode::Movaps, RegMem::from(dst), tmp1));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvttps2dq, RegMem::from(dst), dst));

                    <span class="comment">// Set lanes to src - max_signed_int
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Subps, RegMem::from(tmp2), tmp1));

                    <span class="comment">// Create mask for all positive lanes to saturate (i.e. greater than
                    // or equal to the maxmimum allowable unsigned int).
                    </span><span class="kw">let </span>cond = FcmpImm::from(FloatCC::LessThanOrEqual);
                    ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::from(tmp1),
                        tmp2,
                        cond.encode(),
                        OperandSize::Size32,
                    ));

                    <span class="comment">// Convert those set of lanes that have the max_signed_int factored out.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvttps2dq,
                        RegMem::from(tmp1),
                        tmp1,
                    ));

                    <span class="comment">// Prepare converted lanes by zeroing negative lanes and prepping lanes
                    // that have positive overflow (based on the mask) by setting these lanes
                    // to 0x7FFFFFFF
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp1));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmaxsd, RegMem::from(tmp2), tmp1));

                    <span class="comment">// Add this second set of converted lanes to the original to properly handle
                    // values greater than max signed int.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Paddd, RegMem::from(tmp1), dst));
                } <span class="kw">else </span>{
                    <span class="comment">// Since this branch is also guarded by a check for vector types
                    // neither Opcode::FcvtToUint nor Opcode::FcvtToSint can reach here
                    // due to vector varients not existing. The first two branches will
                    // cover all reachable cases.
                    </span><span class="macro">unreachable!</span>();
                }
            }
        }
        Opcode::IaddPairwise =&gt; {
            <span class="kw">if let </span>(<span class="prelude-val">Some</span>(swiden_low), <span class="prelude-val">Some</span>(swiden_high)) = (
                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::SwidenLow),
                matches_input(ctx, inputs[<span class="number">1</span>], Opcode::SwidenHigh),
            ) {
                <span class="kw">let </span>swiden_input = <span class="kw-2">&amp;</span>[
                    InsnInput {
                        insn: swiden_low,
                        input: <span class="number">0</span>,
                    },
                    InsnInput {
                        insn: swiden_high,
                        input: <span class="number">0</span>,
                    },
                ];

                <span class="kw">let </span>input_ty = ctx.input_ty(swiden_low, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src0 = put_input_in_reg(ctx, swiden_input[<span class="number">0</span>]);
                <span class="kw">let </span>src1 = put_input_in_reg(ctx, swiden_input[<span class="number">1</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">if </span>src0 != src1 {
                    <span class="macro">unimplemented!</span>(
                        <span class="string">&quot;iadd_pairwise not implemented for general case with different inputs&quot;
                    </span>);
                }
                <span class="kw">match </span>(input_ty, output_ty) {
                    (types::I8X16, types::I16X8) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [<span class="number">0x01</span>; <span class="number">16</span>];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I8X16));
                        ctx.emit(Inst::xmm_mov(
                            SseOpcode::Movdqa,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                        ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmaddubsw, RegMem::reg(src0), dst));
                    }
                    (types::I16X8, types::I32X4) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I16X8));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddwd,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;Type not supported for {:?}&quot;</span>, op);
                    }
                }
            } <span class="kw">else if let </span>(<span class="prelude-val">Some</span>(uwiden_low), <span class="prelude-val">Some</span>(uwiden_high)) = (
                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::UwidenLow),
                matches_input(ctx, inputs[<span class="number">1</span>], Opcode::UwidenHigh),
            ) {
                <span class="kw">let </span>uwiden_input = <span class="kw-2">&amp;</span>[
                    InsnInput {
                        insn: uwiden_low,
                        input: <span class="number">0</span>,
                    },
                    InsnInput {
                        insn: uwiden_high,
                        input: <span class="number">0</span>,
                    },
                ];

                <span class="kw">let </span>input_ty = ctx.input_ty(uwiden_low, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src0 = put_input_in_reg(ctx, uwiden_input[<span class="number">0</span>]);
                <span class="kw">let </span>src1 = put_input_in_reg(ctx, uwiden_input[<span class="number">1</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">if </span>src0 != src1 {
                    <span class="macro">unimplemented!</span>(
                        <span class="string">&quot;iadd_pairwise not implemented for general case with different inputs&quot;
                    </span>);
                }
                <span class="kw">match </span>(input_ty, output_ty) {
                    (types::I8X16, types::I16X8) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [<span class="number">0x01</span>; <span class="number">16</span>];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I8X16));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddubsw,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                    }
                    (types::I16X8, types::I32X4) =&gt; {
                        <span class="kw">static </span>PXOR_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                            <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                        ];
                        <span class="kw">let </span>pxor_const =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>PXOR_CONST));
                        <span class="kw">let </span>pxor_const_reg = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            pxor_const,
                            pxor_const_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pxor,
                            RegMem::reg(pxor_const_reg.to_reg()),
                            dst,
                        ));

                        <span class="kw">static </span>MADD_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>madd_const =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MADD_CONST));
                        <span class="kw">let </span>madd_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            madd_const,
                            madd_const_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddwd,
                            RegMem::reg(madd_const_reg.to_reg()),
                            dst,
                        ));
                        <span class="kw">static </span>ADDD_CONST2: [u8; <span class="number">16</span>] = [
                            <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>addd_const2 =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>ADDD_CONST2));
                        <span class="kw">let </span>addd_const2_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            addd_const2,
                            addd_const2_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Paddd,
                            RegMem::reg(addd_const2_reg.to_reg()),
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;Type not supported for {:?}&quot;</span>, op);
                    }
                }
            } <span class="kw">else </span>{
                <span class="macro">unimplemented!</span>(<span class="string">&quot;Operands not supported for {:?}&quot;</span>, op);
            }
        }
        Opcode::UwidenHigh | Opcode::UwidenLow | Opcode::SwidenHigh | Opcode::SwidenLow =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">if </span>output_ty.is_vector() {
                <span class="kw">match </span>op {
                    Opcode::SwidenLow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxbw, RegMem::reg(src), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxwd, RegMem::reg(src), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxdq, RegMem::reg(src), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::SwidenHigh =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxbw, RegMem::from(dst), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxwd, RegMem::from(dst), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Pshufd,
                                RegMem::reg(src),
                                dst,
                                <span class="number">0xEE</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxdq, RegMem::from(dst), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::UwidenLow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxbw, RegMem::reg(src), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxwd, RegMem::reg(src), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxdq, RegMem::reg(src), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::UwidenHigh =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxbw, RegMem::from(dst), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxwd, RegMem::from(dst), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Pshufd,
                                RegMem::reg(src),
                                dst,
                                <span class="number">0xEE</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxdq, RegMem::from(dst), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else </span>{
                <span class="macro">panic!</span>(<span class="string">&quot;Unsupported non-vector type for widen instruction {:?}&quot;</span>, ty);
            }
        }
        Opcode::Snarrow | Opcode::Unarrow =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">if </span>output_ty.is_vector() {
                <span class="kw">match </span>op {
                    Opcode::Snarrow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I16X8, types::I8X16) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packsswb, RegMem::reg(src2), dst));
                        }
                        (types::I32X4, types::I16X8) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packssdw, RegMem::reg(src2), dst));
                        }
                        <span class="comment">// TODO: The type we are expecting as input as actually an F64X2 but the instruction is only defined
                        // for integers so here we use I64X2. This is a separate issue that needs to be fixed in instruction.rs.
                        </span>(types::I64X2, types::I32X4) =&gt; {
                            <span class="kw">if let </span><span class="prelude-val">Some</span>(fcvt_inst) =
                                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::FcvtToSintSat)
                            {
                                <span class="comment">//y = i32x4.trunc_sat_f64x2_s_zero(x) is lowered to:
                                //MOVE xmm_tmp, xmm_x
                                //CMPEQPD xmm_tmp, xmm_x
                                //MOVE xmm_y, xmm_x
                                //ANDPS xmm_tmp, [wasm_f64x2_splat(2147483647.0)]
                                //MINPD xmm_y, xmm_tmp
                                //CVTTPD2DQ xmm_y, xmm_y

                                </span><span class="kw">let </span>fcvt_input = InsnInput {
                                    insn: fcvt_inst,
                                    input: <span class="number">0</span>,
                                };
                                <span class="kw">let </span>src = put_input_in_reg(ctx, fcvt_input);
                                ctx.emit(Inst::gen_move(dst, src, input_ty));
                                <span class="kw">let </span>tmp1 = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                                ctx.emit(Inst::gen_move(tmp1, src, input_ty));
                                <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                                ctx.emit(Inst::xmm_rm_r_imm(
                                    SseOpcode::Cmppd,
                                    RegMem::reg(src),
                                    tmp1,
                                    cond.encode(),
                                    OperandSize::Size32,
                                ));

                                <span class="comment">// 2147483647.0 is equivalent to 0x41DFFFFFFFC00000
                                </span><span class="kw">static </span>UMAX_MASK: [u8; <span class="number">16</span>] = [
                                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xC0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xDF</span>, <span class="number">0x41</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                                    <span class="number">0xC0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xDF</span>, <span class="number">0x41</span>,
                                ];
                                <span class="kw">let </span>umax_const =
                                    ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UMAX_MASK));
                                <span class="kw">let </span>umax_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                                ctx.emit(Inst::xmm_load_const(umax_const, umax_mask, types::F64X2));

                                <span class="comment">//ANDPD xmm_y, [wasm_f64x2_splat(2147483647.0)]
                                </span>ctx.emit(Inst::xmm_rm_r(
                                    SseOpcode::Andps,
                                    RegMem::from(umax_mask),
                                    tmp1,
                                ));
                                ctx.emit(Inst::xmm_rm_r(SseOpcode::Minpd, RegMem::from(tmp1), dst));
                                ctx.emit(Inst::xmm_rm_r(
                                    SseOpcode::Cvttpd2dq,
                                    RegMem::from(dst),
                                    dst,
                                ));
                            } <span class="kw">else </span>{
                                <span class="macro">unreachable!</span>();
                            }
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::Unarrow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I16X8, types::I8X16) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packuswb, RegMem::reg(src2), dst));
                        }
                        (types::I32X4, types::I16X8) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packusdw, RegMem::reg(src2), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else </span>{
                <span class="macro">panic!</span>(<span class="string">&quot;Unsupported non-vector type for widen instruction {:?}&quot;</span>, ty);
            }
        }
        Opcode::Bitcast =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">match </span>(input_ty, output_ty) {
                (types::F32, types::I32) =&gt; {
                    <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Movd,
                        src,
                        dst,
                        OperandSize::Size32,
                    ));
                }
                (types::I32, types::F32) =&gt; {
                    <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::gpr_to_xmm(
                        SseOpcode::Movd,
                        src,
                        OperandSize::Size32,
                        dst,
                    ));
                }
                (types::F64, types::I64) =&gt; {
                    <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Movq,
                        src,
                        dst,
                        OperandSize::Size64,
                    ));
                }
                (types::I64, types::F64) =&gt; {
                    <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::gpr_to_xmm(
                        SseOpcode::Movq,
                        src,
                        OperandSize::Size64,
                        dst,
                    ));
                }
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;invalid bitcast from {:?} to {:?}&quot;</span>, input_ty, output_ty),
            }
        }

        Opcode::Fabs | Opcode::Fneg =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// In both cases, generate a constant and apply a single binary instruction:
            // - to compute the absolute value, set all bits to 1 but the MSB to 0, and bit-AND the
            // src with it.
            // - to compute the negated value, set all bits to 0 but the MSB to 1, and bit-XOR the
            // src with it.
            </span><span class="kw">let </span>output_ty = ty.unwrap();
            <span class="kw">if </span>!output_ty.is_vector() {
                <span class="kw">let </span>(val, opcode): (u64, <span class="kw">_</span>) = <span class="kw">match </span>output_ty {
                    types::F32 =&gt; <span class="kw">match </span>op {
                        Opcode::Fabs =&gt; (<span class="number">0x7fffffff</span>, SseOpcode::Andps),
                        Opcode::Fneg =&gt; (<span class="number">0x80000000</span>, SseOpcode::Xorps),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    types::F64 =&gt; <span class="kw">match </span>op {
                        Opcode::Fabs =&gt; (<span class="number">0x7fffffffffffffff</span>, SseOpcode::Andpd),
                        Opcode::Fneg =&gt; (<span class="number">0x8000000000000000</span>, SseOpcode::Xorpd),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for Fabs&quot;</span>, output_ty),
                };

                <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(ValueRegs::one(dst), val <span class="kw">as </span>u128, output_ty, |ty| {
                    ctx.alloc_tmp(ty).only_reg().unwrap()
                }) {
                    ctx.emit(inst);
                }

                ctx.emit(Inst::xmm_rm_r(opcode, src, dst));
            } <span class="kw">else </span>{
                <span class="comment">// Eventually vector constants should be available in `gen_constant` and this block
                // can be merged with the one above (TODO).
                </span><span class="kw">if </span>output_ty.bits() == <span class="number">128 </span>{
                    <span class="comment">// Move the `lhs` to the same register as `dst`; this may not emit an actual move
                    // but ensures that the registers are the same to match x86&#39;s read-write operand
                    // encoding.
                    </span><span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    ctx.emit(Inst::gen_move(dst, src, output_ty));

                    <span class="comment">// Generate an all 1s constant in an XMM register. This uses CMPPS but could
                    // have used CMPPD with the same effect. Note, we zero the temp we allocate
                    // because if not, there is a chance that the register we use could be initialized
                    // with NaN .. in which case the CMPPS would fail since NaN != NaN.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Xorps, RegMem::from(tmp), tmp));
                    <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                    <span class="kw">let </span>cmpps = Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::reg(tmp.to_reg()),
                        tmp,
                        cond.encode(),
                        OperandSize::Size32,
                    );
                    ctx.emit(cmpps);

                    <span class="comment">// Shift the all 1s constant to generate the mask.
                    </span><span class="kw">let </span>lane_bits = output_ty.lane_bits();
                    <span class="kw">let </span>(shift_opcode, opcode, shift_by) = <span class="kw">match </span>(op, lane_bits) {
                        (Opcode::Fabs, <span class="kw">_</span>) =&gt; {
                            <span class="macro">unreachable!</span>(
                                <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
                                ctx.dfg().display_inst(insn),
                                ty
                            );
                        }
                        (Opcode::Fneg, <span class="number">32</span>) =&gt; (SseOpcode::Pslld, SseOpcode::Xorps, <span class="number">31</span>),
                        (Opcode::Fneg, <span class="number">64</span>) =&gt; (SseOpcode::Psllq, SseOpcode::Xorpd, <span class="number">63</span>),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(
                            <span class="string">&quot;unexpected opcode and lane size: {:?}, {} bits&quot;</span>,
                            op, lane_bits
                        ),
                    };
                    <span class="kw">let </span>shift = Inst::xmm_rmi_reg(shift_opcode, RegMemImm::imm(shift_by), tmp);
                    ctx.emit(shift);

                    <span class="comment">// Apply shifted mask (XOR or AND).
                    </span><span class="kw">let </span>mask = Inst::xmm_rm_r(opcode, RegMem::reg(tmp.to_reg()), dst);
                    ctx.emit(mask);
                } <span class="kw">else </span>{
                    <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for Fabs&quot;</span>, output_ty);
                }
            }
        }

        Opcode::Fcopysign =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

            <span class="kw">let </span>ty = ty.unwrap();

            <span class="comment">// We&#39;re going to generate the following sequence:
            //
            // movabs     $INT_MIN, tmp_gpr1
            // mov{d,q}   tmp_gpr1, tmp_xmm1
            // movap{s,d} tmp_xmm1, dst
            // andnp{s,d} src_1, dst
            // movap{s,d} src_2, tmp_xmm2
            // andp{s,d}  tmp_xmm1, tmp_xmm2
            // orp{s,d}   tmp_xmm2, dst

            </span><span class="kw">let </span>tmp_xmm1 = ctx.alloc_tmp(types::F32).only_reg().unwrap();
            <span class="kw">let </span>tmp_xmm2 = ctx.alloc_tmp(types::F32).only_reg().unwrap();

            <span class="kw">let </span>(sign_bit_cst, mov_op, and_not_op, and_op, or_op) = <span class="kw">match </span>ty {
                types::F32 =&gt; (
                    <span class="number">0x8000_0000</span>,
                    SseOpcode::Movaps,
                    SseOpcode::Andnps,
                    SseOpcode::Andps,
                    SseOpcode::Orps,
                ),
                types::F64 =&gt; (
                    <span class="number">0x8000_0000_0000_0000</span>,
                    SseOpcode::Movapd,
                    SseOpcode::Andnpd,
                    SseOpcode::Andpd,
                    SseOpcode::Orpd,
                ),
                <span class="kw">_ </span>=&gt; {
                    <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for copysign&quot;</span>, ty);
                }
            };

            <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(ValueRegs::one(tmp_xmm1), sign_bit_cst, ty, |ty| {
                ctx.alloc_tmp(ty).only_reg().unwrap()
            }) {
                ctx.emit(inst);
            }
            ctx.emit(Inst::xmm_mov(mov_op, RegMem::reg(tmp_xmm1.to_reg()), dst));
            ctx.emit(Inst::xmm_rm_r(and_not_op, RegMem::reg(lhs), dst));
            ctx.emit(Inst::xmm_mov(mov_op, RegMem::reg(rhs), tmp_xmm2));
            ctx.emit(Inst::xmm_rm_r(
                and_op,
                RegMem::reg(tmp_xmm1.to_reg()),
                tmp_xmm2,
            ));
            ctx.emit(Inst::xmm_rm_r(or_op, RegMem::reg(tmp_xmm2.to_reg()), dst));
        }

        Opcode::Ceil | Opcode::Floor | Opcode::Nearest | Opcode::Trunc =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">if </span>isa_flags.use_sse41() {
                <span class="kw">let </span>mode = <span class="kw">match </span>op {
                    Opcode::Ceil =&gt; RoundImm::RoundUp,
                    Opcode::Floor =&gt; RoundImm::RoundDown,
                    Opcode::Nearest =&gt; RoundImm::RoundNearest,
                    Opcode::Trunc =&gt; RoundImm::RoundZero,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected opcode {:?} in Ceil/Floor/Nearest/Trunc&quot;</span>, op),
                };
                <span class="kw">let </span>op = <span class="kw">match </span>ty {
                    types::F32 =&gt; SseOpcode::Roundss,
                    types::F64 =&gt; SseOpcode::Roundsd,
                    types::F32X4 =&gt; SseOpcode::Roundps,
                    types::F64X2 =&gt; SseOpcode::Roundpd,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} in Ceil/Floor/Nearest/Trunc&quot;</span>, ty),
                };
                <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                ctx.emit(Inst::xmm_rm_r_imm(
                    op,
                    src,
                    dst,
                    mode.encode(),
                    OperandSize::Size32,
                ));
            } <span class="kw">else </span>{
                <span class="comment">// Lower to VM calls when there&#39;s no access to SSE4.1.
                // Note, for vector types on platforms that don&#39;t support sse41
                // the execution will panic here.
                </span><span class="kw">let </span>libcall = <span class="kw">match </span>(op, ty) {
                    (Opcode::Ceil, types::F32) =&gt; LibCall::CeilF32,
                    (Opcode::Ceil, types::F64) =&gt; LibCall::CeilF64,
                    (Opcode::Floor, types::F32) =&gt; LibCall::FloorF32,
                    (Opcode::Floor, types::F64) =&gt; LibCall::FloorF64,
                    (Opcode::Nearest, types::F32) =&gt; LibCall::NearestF32,
                    (Opcode::Nearest, types::F64) =&gt; LibCall::NearestF64,
                    (Opcode::Trunc, types::F32) =&gt; LibCall::TruncF32,
                    (Opcode::Trunc, types::F64) =&gt; LibCall::TruncF64,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;unexpected type/opcode {:?}/{:?} in Ceil/Floor/Nearest/Trunc&quot;</span>,
                        ty, op
                    ),
                };
                emit_vm_call(ctx, flags, triple, libcall, insn, inputs, outputs)<span class="question-mark">?</span>;
            }
        }

        Opcode::Load
        | Opcode::Uload8
        | Opcode::Sload8
        | Opcode::Uload16
        | Opcode::Sload16
        | Opcode::Uload32
        | Opcode::Sload32
        | Opcode::Sload8x8
        | Opcode::Uload8x8
        | Opcode::Sload16x4
        | Opcode::Uload16x4
        | Opcode::Sload32x2
        | Opcode::Uload32x2 =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::Store | Opcode::Istore8 | Opcode::Istore16 | Opcode::Istore32 =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::AtomicRmw =&gt; {
            <span class="comment">// This is a simple, general-case atomic update, based on a loop involving
            // `cmpxchg`.  Note that we could do much better than this in the case where the old
            // value at the location (that is to say, the SSA `Value` computed by this CLIF
            // instruction) is not required.  In that case, we could instead implement this
            // using a single `lock`-prefixed x64 read-modify-write instruction.  Also, even in
            // the case where the old value is required, for the `add` and `sub` cases, we can
            // use the single instruction `lock xadd`.  However, those improvements have been
            // left for another day.
            // TODO: filed as https://github.com/bytecodealliance/wasmtime/issues/2153
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span><span class="kw-2">mut </span>addr = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span><span class="kw-2">mut </span>arg2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>ty_access = ty.unwrap();
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            <span class="comment">// Make sure that both args are in virtual regs, since in effect we have to do a
            // parallel copy to get them safely to the AtomicRmwSeq input regs, and that&#39;s not
            // guaranteed safe if either is in a real reg.
            </span>addr = ctx.ensure_in_vreg(addr, types::I64);
            arg2 = ctx.ensure_in_vreg(arg2, types::I64);

            <span class="comment">// Move the args to the preordained AtomicRMW input regs.  Note that `AtomicRmwSeq`
            // operates at whatever width is specified by `ty`, so there&#39;s no need to
            // zero-extend `arg2` in the case of `ty` being I8/I16/I32.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::r9()),
                addr,
                types::I64,
            ));
            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::r10()),
                arg2,
                types::I64,
            ));

            <span class="comment">// Now the AtomicRmwSeq (pseudo-) instruction itself
            </span><span class="kw">let </span>op = inst_common::AtomicRmwOp::from(ctx.data(insn).atomic_rmw_op().unwrap());
            ctx.emit(Inst::AtomicRmwSeq {
                ty: ty_access,
                op,
                address: regs::r9(),
                operand: regs::r10(),
                temp: Writable::from_reg(regs::r11()),
                dst_old: Writable::from_reg(regs::rax()),
            });

            <span class="comment">// And finally, copy the preordained AtomicRmwSeq output reg to its destination.
            </span>ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
        }

        Opcode::AtomicCas =&gt; {
            <span class="comment">// This is very similar to, but not identical to, the `AtomicRmw` case.  As with
            // `AtomicRmw`, there&#39;s no need to zero-extend narrow values here.
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>addr = lower_to_amode(ctx, inputs[<span class="number">0</span>], <span class="number">0</span>);
            <span class="kw">let </span>expected = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>replacement = put_input_in_reg(ctx, inputs[<span class="number">2</span>]);
            <span class="kw">let </span>ty_access = ty.unwrap();
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            <span class="comment">// Move the expected value into %rax.  Because there&#39;s only one fixed register on
            // the input side, we don&#39;t have to use `ensure_in_vreg`, as is necessary in the
            // `AtomicRmw` case.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                expected,
                types::I64,
            ));
            ctx.emit(Inst::LockCmpxchg {
                ty: ty_access,
                mem: addr.into(),
                replacement,
                expected: regs::rax(),
                dst_old: Writable::from_reg(regs::rax()),
            });
            <span class="comment">// And finally, copy the old value at the location to its destination reg.
            </span>ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
        }

        Opcode::AtomicLoad =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::AtomicStore =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::Fence =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::FuncAddr =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>(extname, <span class="kw">_</span>) = ctx.call_target(insn).unwrap();
            <span class="kw">let </span>extname = extname.clone();
            ctx.emit(Inst::LoadExtName {
                dst,
                name: Box::new(extname),
                offset: <span class="number">0</span>,
            });
        }

        Opcode::SymbolValue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>(extname, <span class="kw">_</span>, offset) = ctx.symbol_value(insn).unwrap();
            <span class="kw">let </span>extname = extname.clone();
            ctx.emit(Inst::LoadExtName {
                dst,
                name: Box::new(extname),
                offset,
            });
        }

        Opcode::StackAddr =&gt; {
            <span class="kw">let </span>(stack_slot, offset) = <span class="kw">match </span><span class="kw-2">*</span>ctx.data(insn) {
                InstructionData::StackLoad {
                    opcode: Opcode::StackAddr,
                    stack_slot,
                    offset,
                } =&gt; (stack_slot, offset),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>offset: i32 = offset.into();
            <span class="kw">let </span>inst = ctx
                .abi()
                .stackslot_addr(stack_slot, u32::try_from(offset).unwrap(), dst);
            ctx.emit(inst);
        }

        Opcode::Select =&gt; {
            implemented_in_isle(ctx);
        }

        Opcode::Selectif | Opcode::SelectifSpectreGuard =&gt; {
            <span class="kw">let </span>lhs = put_input_in_regs(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>rhs = put_input_in_regs(ctx, inputs[<span class="number">2</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]);
            <span class="kw">let </span>ty = ctx.output_ty(insn, <span class="number">0</span>);

            <span class="comment">// Verification ensures that the input is always a single-def ifcmp.
            </span><span class="kw">let </span>cmp_insn = ctx
                .get_input_as_source_or_const(inputs[<span class="number">0</span>].insn, inputs[<span class="number">0</span>].input)
                .inst
                .as_inst()
                .unwrap()
                .<span class="number">0</span>;
            <span class="macro">debug_assert_eq!</span>(ctx.data(cmp_insn).opcode(), Opcode::Ifcmp);
            <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();
            <span class="kw">let </span>cond_code = emit_cmp(ctx, cmp_insn, cond_code);

            <span class="kw">let </span>cc = CC::from_intcc(cond_code);

            <span class="kw">if </span>is_int_or_ref_ty(ty) || ty == types::I128 {
                <span class="kw">let </span>size = ty.bytes() <span class="kw">as </span>u8;
                emit_moves(ctx, dst, rhs, ty);
                emit_cmoves(ctx, size, cc, lhs, dst);
            } <span class="kw">else </span>{
                <span class="macro">debug_assert!</span>(ty == types::F32 || ty == types::F64);
                emit_moves(ctx, dst, rhs, ty);
                ctx.emit(Inst::xmm_cmove(
                    ty,
                    cc,
                    RegMem::reg(lhs.only_reg().unwrap()),
                    dst.only_reg().unwrap(),
                ));
            }
        }

        Opcode::Udiv | Opcode::Urem | Opcode::Sdiv | Opcode::Srem =&gt; {
            <span class="kw">let </span>kind = <span class="kw">match </span>op {
                Opcode::Udiv =&gt; DivOrRemKind::UnsignedDiv,
                Opcode::Sdiv =&gt; DivOrRemKind::SignedDiv,
                Opcode::Urem =&gt; DivOrRemKind::UnsignedRem,
                Opcode::Srem =&gt; DivOrRemKind::SignedRem,
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>is_div = kind.is_div();

            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>size = OperandSize::from_ty(input_ty);

            <span class="kw">let </span>dividend = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                dividend,
                input_ty,
            ));

            <span class="comment">// Always do explicit checks for `srem`: otherwise, INT_MIN % -1 is not handled properly.
            </span><span class="kw">if </span>flags.avoid_div_traps() || op == Opcode::Srem {
                <span class="comment">// A vcode meta-instruction is used to lower the inline checks, since they embed
                // pc-relative offsets that must not change, thus requiring regalloc to not
                // interfere by introducing spills and reloads.
                //
                // Note it keeps the result in $rax (for divide) or $rdx (for rem), so that
                // regalloc is aware of the coalescing opportunity between rax/rdx and the
                // destination register.
                </span><span class="kw">let </span>divisor = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

                <span class="kw">let </span>divisor_copy = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                ctx.emit(Inst::gen_move(divisor_copy, divisor, types::I64));

                <span class="kw">let </span>tmp = <span class="kw">if </span>op == Opcode::Sdiv &amp;&amp; size == OperandSize::Size64 {
                    <span class="prelude-val">Some</span>(ctx.alloc_tmp(types::I64).only_reg().unwrap())
                } <span class="kw">else </span>{
                    <span class="prelude-val">None
                </span>};
                <span class="comment">// TODO use xor
                </span>ctx.emit(Inst::imm(
                    OperandSize::Size32,
                    <span class="number">0</span>,
                    Writable::from_reg(regs::rdx()),
                ));
                ctx.emit(Inst::checked_div_or_rem_seq(kind, size, divisor_copy, tmp));
            } <span class="kw">else </span>{
                <span class="comment">// We don&#39;t want more than one trap record for a single instruction,
                // so let&#39;s not allow the &quot;mem&quot; case (load-op merging) here; force
                // divisor into a register instead.
                </span><span class="kw">let </span>divisor = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">1</span>]));

                <span class="comment">// Fill in the high parts:
                </span><span class="kw">if </span>kind.is_signed() {
                    <span class="comment">// sign-extend the sign-bit of al into ah for size 1, or rax into rdx, for
                    // signed opcodes.
                    </span>ctx.emit(Inst::sign_extend_data(size));
                } <span class="kw">else if </span>input_ty == types::I8 {
                    ctx.emit(Inst::movzx_rm_r(
                        ExtMode::BL,
                        RegMem::reg(regs::rax()),
                        Writable::from_reg(regs::rax()),
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// zero for unsigned opcodes.
                    </span>ctx.emit(Inst::imm(
                        OperandSize::Size64,
                        <span class="number">0</span>,
                        Writable::from_reg(regs::rdx()),
                    ));
                }

                <span class="comment">// Emit the actual idiv.
                </span>ctx.emit(Inst::div(size, kind.is_signed(), divisor));
            }

            <span class="comment">// Move the result back into the destination reg.
            </span><span class="kw">if </span>is_div {
                <span class="comment">// The quotient is in rax.
                </span>ctx.emit(Inst::gen_move(dst, regs::rax(), input_ty));
            } <span class="kw">else </span>{
                <span class="kw">if </span>size == OperandSize::Size8 {
                    <span class="comment">// The remainder is in AH. Right-shift by 8 bits then move from rax.
                    </span>ctx.emit(Inst::shift_r(
                        OperandSize::Size64,
                        ShiftKind::ShiftRightLogical,
                        <span class="prelude-val">Some</span>(<span class="number">8</span>),
                        Writable::from_reg(regs::rax()),
                    ));
                    ctx.emit(Inst::gen_move(dst, regs::rax(), input_ty));
                } <span class="kw">else </span>{
                    <span class="comment">// The remainder is in rdx.
                    </span>ctx.emit(Inst::gen_move(dst, regs::rdx(), input_ty));
                }
            }
        }

        Opcode::Umulhi | Opcode::Smulhi =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);

            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = input_to_reg_mem(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// Move lhs in %rax.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                lhs,
                input_ty,
            ));

            <span class="comment">// Emit the actual mul or imul.
            </span><span class="kw">let </span>signed = op == Opcode::Smulhi;
            ctx.emit(Inst::mul_hi(OperandSize::from_ty(input_ty), signed, rhs));

            <span class="comment">// Read the result from the high part (stored in %rdx).
            </span>ctx.emit(Inst::gen_move(dst, regs::rdx(), input_ty));
        }

        Opcode::GetPinnedReg =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::gen_move(dst, regs::pinned_reg(), types::I64));
        }

        Opcode::SetPinnedReg =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::pinned_reg()),
                src,
                types::I64,
            ));
        }

        Opcode::Vconst =&gt; {
            <span class="kw">let </span>used_constant = <span class="kw">if let </span><span class="kw-2">&amp;</span>InstructionData::UnaryConst {
                constant_handle, ..
            } = ctx.data(insn)
            {
                ctx.use_constant(VCodeConstantData::Pool(
                    constant_handle,
                    ctx.get_constant_data(constant_handle).clone(),
                ))
            } <span class="kw">else </span>{
                <span class="macro">unreachable!</span>(<span class="string">&quot;vconst should always have unary_const format&quot;</span>)
            };
            <span class="comment">// TODO use Inst::gen_constant() instead.
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            ctx.emit(Inst::xmm_load_const(used_constant, dst, ty));
        }

        Opcode::RawBitcast =&gt; {
            <span class="comment">// A raw_bitcast is just a mechanism for correcting the type of V128 values (see
            // https://github.com/bytecodealliance/wasmtime/issues/1147). As such, this IR
            // instruction should emit no machine code but a move is necessary to give the register
            // allocator a definition for the output virtual register.
            </span><span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            ctx.emit(Inst::gen_move(dst, src, ty));
        }

        Opcode::Shuffle =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>lhs_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>mask = <span class="kw">match </span>ctx.get_immediate(insn) {
                <span class="prelude-val">Some</span>(DataValue::V128(bytes)) =&gt; bytes.to_vec(),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;shuffle should always have a 16-byte immediate&quot;</span>),
            };

            <span class="comment">// A mask-building helper: in 128-bit SIMD, 0-15 indicate which lane to read from and a
            // 1 in the most significant position zeroes the lane.
            </span><span class="kw">let </span>zero_unknown_lane_index = |b: u8| <span class="kw">if </span>b &gt; <span class="number">15 </span>{ <span class="number">0b10000000 </span>} <span class="kw">else </span>{ b };

            ctx.emit(Inst::gen_move(dst, rhs, ty));
            <span class="kw">if </span>rhs == lhs {
                <span class="comment">// If `lhs` and `rhs` are the same we can use a single PSHUFB to shuffle the XMM
                // register. We statically build `constructed_mask` to zero out any unknown lane
                // indices (may not be completely necessary: verification could fail incorrect mask
                // values) and fix the indexes to all point to the `dst` vector.
                </span><span class="kw">let </span>constructed_mask = mask
                    .iter()
                    <span class="comment">// If the mask is greater than 15 it still may be referring to a lane in b.
                    </span>.map(|<span class="kw-2">&amp;</span>b| <span class="kw">if </span>b &gt; <span class="number">15 </span>{ b.wrapping_sub(<span class="number">16</span>) } <span class="kw">else </span>{ b })
                    .map(zero_unknown_lane_index)
                    .collect();
                <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(constant, tmp, ty));
                <span class="comment">// After loading the constructed mask in a temporary register, we use this to
                // shuffle the `dst` register (remember that, in this case, it is the same as
                // `src` so we disregard this register).
                </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp), dst));
            } <span class="kw">else </span>{
                <span class="kw">if </span>isa_flags.use_avx512vl_simd() &amp;&amp; isa_flags.use_avx512vbmi_simd() {
                    <span class="macro">assert!</span>(
                        mask.iter().all(|b| <span class="kw-2">*</span>b &lt; <span class="number">32</span>),
                        <span class="string">&quot;shuffle mask values must be between 0 and 31&quot;
                    </span>);

                    <span class="comment">// Load the mask into the destination register.
                    </span><span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(mask.into()));
                    ctx.emit(Inst::xmm_load_const(constant, dst, ty));

                    <span class="comment">// VPERMI2B has the exact semantics of Wasm&#39;s shuffle:
                    // permute the bytes in `src1` and `src2` using byte indexes
                    // in `dst` and store the byte results in `dst`.
                    </span>ctx.emit(Inst::xmm_rm_r_evex(
                        Avx512Opcode::Vpermi2b,
                        RegMem::reg(rhs),
                        lhs,
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// If `lhs` and `rhs` are different, we must shuffle each separately and then OR
                    // them together. This is necessary due to PSHUFB semantics. As in the case above,
                    // we build the `constructed_mask` for each case statically.

                    // PSHUFB the `lhs` argument into `tmp0`, placing zeroes for unused lanes.
                    </span><span class="kw">let </span>tmp0 = ctx.alloc_tmp(lhs_ty).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(tmp0, lhs, lhs_ty));
                    <span class="kw">let </span>constructed_mask =
                        mask.iter().cloned().map(zero_unknown_lane_index).collect();
                    <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                    <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(constant, tmp1, ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp1), tmp0));

                    <span class="comment">// PSHUFB the second argument, placing zeroes for unused lanes.
                    </span><span class="kw">let </span>constructed_mask = mask
                        .iter()
                        .map(|b| b.wrapping_sub(<span class="number">16</span>))
                        .map(zero_unknown_lane_index)
                        .collect();
                    <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                    <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(constant, tmp2, ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp2), dst));

                    <span class="comment">// OR the shuffled registers (the mechanism and lane-size for OR-ing the registers
                    // is not important).
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Orps, RegMem::from(tmp0), dst));
                }
            }
        }

        Opcode::Swizzle =&gt; {
            <span class="comment">// SIMD swizzle; the following inefficient implementation is due to the Wasm SIMD spec
            // requiring mask indexes greater than 15 to have the same semantics as a 0 index. For
            // the spec discussion, see https://github.com/WebAssembly/simd/issues/93. The CLIF
            // semantics match the Wasm SIMD semantics for this instruction.
            // The instruction format maps to variables like: %dst = swizzle %src, %mask
            </span><span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>swizzle_mask = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

            <span class="comment">// Inform the register allocator that `src` and `dst` should be in the same register.
            </span>ctx.emit(Inst::gen_move(dst, src, ty));

            <span class="comment">// Create a mask for zeroing out-of-bounds lanes of the swizzle mask.
            </span><span class="kw">let </span>zero_mask = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
            <span class="kw">static </span>ZERO_MASK_VALUE: [u8; <span class="number">16</span>] = [
                <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>,
                <span class="number">0x70</span>, <span class="number">0x70</span>,
            ];
            <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>ZERO_MASK_VALUE));
            ctx.emit(Inst::xmm_load_const(constant, zero_mask, ty));

            <span class="comment">// Use the `zero_mask` on a writable `swizzle_mask`.
            </span><span class="kw">let </span>swizzle_mask_tmp = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
            ctx.emit(Inst::gen_move(swizzle_mask_tmp, swizzle_mask, ty));
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Paddusb,
                RegMem::from(zero_mask),
                swizzle_mask_tmp,
            ));

            <span class="comment">// Shuffle `dst` using the fixed-up `swizzle_mask`.
            </span>ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pshufb,
                RegMem::from(swizzle_mask_tmp),
                dst,
            ));
        }

        Opcode::Insertlane =&gt; {
            <span class="macro">unreachable!</span>(
                <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
                ctx.dfg().display_inst(insn),
                ty
            );
        }

        Opcode::Extractlane =&gt; {
            <span class="comment">// The instruction format maps to variables like: %dst = extractlane %src, %lane
            </span><span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>lane = <span class="kw">if let </span>InstructionData::BinaryImm8 { imm, .. } = ctx.data(insn) {
                <span class="kw-2">*</span>imm
            } <span class="kw">else </span>{
                <span class="macro">unreachable!</span>();
            };
            <span class="macro">debug_assert!</span>(lane &lt; src_ty.lane_count() <span class="kw">as </span>u8);

            emit_extract_lane(ctx, src, dst, lane, ty);
        }

        Opcode::ScalarToVector =&gt; {
            <span class="comment">// When moving a scalar value to a vector register, we must be handle several
            // situations:
            //  1. a scalar float is already in an XMM register, so we simply move it
            //  2. a scalar of any other type resides in a GPR register: MOVD moves the bits to an
            //     XMM register and zeroes the upper bits
            //  3. a scalar (float or otherwise) that has previously been loaded from memory (e.g.
            //     the default lowering of Wasm&#39;s `load[32|64]_zero`) can be lowered to a single
            //     MOVSS/MOVSD instruction; to do this, we rely on `input_to_reg_mem` to sink the
            //     unused load.
            </span><span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>dst_ty = ty.unwrap();
            <span class="macro">assert!</span>(src_ty == dst_ty.lane_type() &amp;&amp; dst_ty.bits() == <span class="number">128</span>);
            <span class="kw">match </span>src {
                RegMem::Reg { reg } =&gt; {
                    <span class="kw">if </span>src_ty.is_float() {
                        <span class="comment">// Case 1: when moving a scalar float, we simply move from one XMM register
                        // to another, expecting the register allocator to elide this. Here we
                        // assume that the upper bits of a scalar float have not been munged with
                        // (the same assumption the old backend makes).
                        </span>ctx.emit(Inst::gen_move(dst, reg, dst_ty));
                    } <span class="kw">else </span>{
                        <span class="comment">// Case 2: when moving a scalar value of any other type, use MOVD to zero
                        // the upper lanes.
                        </span><span class="kw">let </span>src_size = <span class="kw">match </span>src_ty.bits() {
                            <span class="number">32 </span>=&gt; OperandSize::Size32,
                            <span class="number">64 </span>=&gt; OperandSize::Size64,
                            <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;invalid source size for type: {}&quot;</span>, src_ty),
                        };
                        ctx.emit(Inst::gpr_to_xmm(SseOpcode::Movd, src, src_size, dst));
                    }
                }
                RegMem::Mem { .. } =&gt; {
                    <span class="comment">// Case 3: when presented with `load + scalar_to_vector`, coalesce into a single
                    // MOVSS/MOVSD instruction.
                    </span><span class="kw">let </span>opcode = <span class="kw">match </span>src_ty.bits() {
                        <span class="number">32 </span>=&gt; SseOpcode::Movss,
                        <span class="number">64 </span>=&gt; SseOpcode::Movsd,
                        <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;unable to move scalar to vector for type: {}&quot;</span>, src_ty),
                    };
                    ctx.emit(Inst::xmm_mov(opcode, src, dst));
                }
            }
        }

        Opcode::Splat =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="macro">assert_eq!</span>(ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert!</span>(src_ty.bits() &lt; <span class="number">128</span>);

            <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// We know that splat will overwrite all of the lanes of `dst` but it takes several
            // instructions to do so. Because of the multiple instructions, there is no good way to
            // declare `dst` a `def` except with the following pseudo-instruction.
            </span>ctx.emit(Inst::xmm_uninit_value(dst));

            <span class="comment">// TODO: eventually many of these sequences could be optimized with AVX&#39;s VBROADCAST*
            // and VPBROADCAST*.
            </span><span class="kw">match </span>ty.lane_bits() {
                <span class="number">8 </span>=&gt; {
                    emit_insert_lane(ctx, src, dst, <span class="number">0</span>, ty.lane_type());
                    <span class="comment">// Initialize a register with all 0s.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(ty).only_reg().unwrap();
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), tmp));
                    <span class="comment">// Shuffle the lowest byte lane to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp), dst))
                }
                <span class="number">16 </span>=&gt; {
                    emit_insert_lane(ctx, src.clone(), dst, <span class="number">0</span>, ty.lane_type());
                    emit_insert_lane(ctx, src, dst, <span class="number">1</span>, ty.lane_type());
                    <span class="comment">// Shuffle the lowest two lanes to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Pshufd,
                        RegMem::from(dst),
                        dst,
                        <span class="number">0</span>,
                        OperandSize::Size32,
                    ))
                }
                <span class="number">32 </span>=&gt; {
                    emit_insert_lane(ctx, src, dst, <span class="number">0</span>, ty.lane_type());
                    <span class="comment">// Shuffle the lowest lane to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Pshufd,
                        RegMem::from(dst),
                        dst,
                        <span class="number">0</span>,
                        OperandSize::Size32,
                    ))
                }
                <span class="number">64 </span>=&gt; {
                    emit_insert_lane(ctx, src.clone(), dst, <span class="number">0</span>, ty.lane_type());
                    emit_insert_lane(ctx, src, dst, <span class="number">1</span>, ty.lane_type());
                }
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Invalid type to splat: {}&quot;</span>, ty),
            }
        }

        Opcode::VanyTrue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="comment">// Set the ZF if the result is all zeroes.
            </span>ctx.emit(Inst::xmm_cmp_rm_r(SseOpcode::Ptest, RegMem::reg(src), src));
            <span class="comment">// If the ZF is not set, place a 1 in `dst`.
            </span>ctx.emit(Inst::setcc(CC::NZ, dst));
        }

        Opcode::VallTrue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);

            <span class="kw">let </span>eq = |ty: Type| <span class="kw">match </span>ty.lane_bits() {
                <span class="number">8 </span>=&gt; SseOpcode::Pcmpeqb,
                <span class="number">16 </span>=&gt; SseOpcode::Pcmpeqw,
                <span class="number">32 </span>=&gt; SseOpcode::Pcmpeqd,
                <span class="number">64 </span>=&gt; SseOpcode::Pcmpeqq,
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>, op, ty),
            };

            <span class="comment">// Initialize a register with all 0s.
            </span><span class="kw">let </span>tmp = ctx.alloc_tmp(src_ty).only_reg().unwrap();
            ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), tmp));
            <span class="comment">// Compare to see what lanes are filled with all 1s.
            </span>ctx.emit(Inst::xmm_rm_r(eq(src_ty), src, tmp));
            <span class="comment">// Set the ZF if the result is all zeroes.
            </span>ctx.emit(Inst::xmm_cmp_rm_r(
                SseOpcode::Ptest,
                RegMem::from(tmp),
                tmp.to_reg(),
            ));
            <span class="comment">// If the ZF is set, place a 1 in `dst`.
            </span>ctx.emit(Inst::setcc(CC::Z, dst));
        }

        Opcode::VhighBits =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">debug_assert!</span>(src_ty.is_vector() &amp;&amp; src_ty.bits() == <span class="number">128</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="macro">debug_assert!</span>(dst.to_reg().class() == RegClass::Int);

            <span class="comment">// The Intel specification allows using both 32-bit and 64-bit GPRs as destination for
            // the &quot;move mask&quot; instructions. This is controlled by the REX.R bit: &quot;In 64-bit mode,
            // the instruction can access additional registers when used with a REX.R prefix. The
            // default operand size is 64-bit in 64-bit mode&quot; (PMOVMSKB in IA Software Development
            // Manual, vol. 2). This being the case, we will always clear REX.W since its use is
            // unnecessary (`OperandSize` is used for setting/clearing REX.W).
            </span><span class="kw">let </span>size = OperandSize::Size32;

            <span class="kw">match </span>src_ty {
                types::I8X16 | types::B8X16 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Pmovmskb, src, dst, size))
                }
                types::I32X4 | types::B32X4 | types::F32X4 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Movmskps, src, dst, size))
                }
                types::I64X2 | types::B64X2 | types::F64X2 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Movmskpd, src, dst, size))
                }
                types::I16X8 | types::B16X8 =&gt; {
                    <span class="comment">// There is no x86 instruction for extracting the high bit of 16-bit lanes so
                    // here we:
                    // - duplicate the 16-bit lanes of `src` into 8-bit lanes:
                    //     PACKSSWB([x1, x2, ...], [x1, x2, ...]) = [x1&#39;, x2&#39;, ..., x1&#39;, x2&#39;, ...]
                    // - use PMOVMSKB to gather the high bits; now we have duplicates, though
                    // - shift away the bottom 8 high bits to remove the duplicates.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(src_ty).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(tmp, src, src_ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Packsswb, RegMem::reg(src), tmp));
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Pmovmskb,
                        tmp.to_reg(),
                        dst,
                        size,
                    ));
                    ctx.emit(Inst::shift_r(
                        OperandSize::Size64,
                        ShiftKind::ShiftRightLogical,
                        <span class="prelude-val">Some</span>(<span class="number">8</span>),
                        dst,
                    ));
                }
                <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;unknown input type {} for {}&quot;</span>, src_ty, op),
            }
        }

        Opcode::Iconcat =&gt; {
            <span class="kw">let </span>ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(
                ty,
                types::I128,
                <span class="string">&quot;Iconcat not expected to be used for non-128-bit type&quot;
            </span>);
            <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">0</span>), types::I64);
            <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">1</span>), types::I64);
            <span class="kw">let </span>lo = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>hi = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]);
            ctx.emit(Inst::gen_move(dst.regs()[<span class="number">0</span>], lo, types::I64));
            ctx.emit(Inst::gen_move(dst.regs()[<span class="number">1</span>], hi, types::I64));
        }

        Opcode::Isplit =&gt; {
            <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(
                ty,
                types::I128,
                <span class="string">&quot;Iconcat not expected to be used for non-128-bit type&quot;
            </span>);
            <span class="macro">assert_eq!</span>(ctx.output_ty(insn, <span class="number">0</span>), types::I64);
            <span class="macro">assert_eq!</span>(ctx.output_ty(insn, <span class="number">1</span>), types::I64);
            <span class="kw">let </span>src = put_input_in_regs(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst_lo = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>dst_hi = get_output_reg(ctx, outputs[<span class="number">1</span>]).only_reg().unwrap();
            ctx.emit(Inst::gen_move(dst_lo, src.regs()[<span class="number">0</span>], types::I64));
            ctx.emit(Inst::gen_move(dst_hi, src.regs()[<span class="number">1</span>], types::I64));
        }

        Opcode::TlsValue =&gt; <span class="kw">match </span>flags.tls_model() {
            TlsModel::ElfGd =&gt; {
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>(name, <span class="kw">_</span>, <span class="kw">_</span>) = ctx.symbol_value(insn).unwrap();
                <span class="kw">let </span>symbol = name.clone();
                ctx.emit(Inst::ElfTlsGetAddr { symbol });
                ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
            }
            TlsModel::Macho =&gt; {
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>(name, <span class="kw">_</span>, <span class="kw">_</span>) = ctx.symbol_value(insn).unwrap();
                <span class="kw">let </span>symbol = name.clone();
                ctx.emit(Inst::MachOTlsGetAddr { symbol });
                ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
            }
            <span class="kw">_ </span>=&gt; {
                <span class="macro">todo!</span>(
                    <span class="string">&quot;Unimplemented TLS model in x64 backend: {:?}&quot;</span>,
                    flags.tls_model()
                );
            }
        },

        Opcode::SqmulRoundSat =&gt; {
            <span class="comment">// Lane-wise saturating rounding multiplication in Q15 format
            // Optimal lowering taken from instruction proposal https://github.com/WebAssembly/simd/pull/365
            // y = i16x8.q15mulr_sat_s(a, b) is lowered to:
            //MOVDQA xmm_y, xmm_a
            //MOVDQA xmm_tmp, wasm_i16x8_splat(0x8000)
            //PMULHRSW xmm_y, xmm_b
            //PCMPEQW xmm_tmp, xmm_y
            //PXOR xmm_y, xmm_tmp
            </span><span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            ctx.emit(Inst::gen_move(dst, src1, input_ty));
            <span class="kw">static </span>SAT_MASK: [u8; <span class="number">16</span>] = [
                <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                <span class="number">0x00</span>, <span class="number">0x80</span>,
            ];
            <span class="kw">let </span>mask_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>SAT_MASK));
            <span class="kw">let </span>mask = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
            ctx.emit(Inst::xmm_load_const(mask_const, mask, types::I16X8));

            ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmulhrsw, RegMem::reg(src2), dst));
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pcmpeqw,
                RegMem::reg(dst.to_reg()),
                mask,
            ));
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pxor,
                RegMem::reg(mask.to_reg()),
                dst,
            ));
        }

        Opcode::Uunarrow =&gt; {
            <span class="kw">if let </span><span class="prelude-val">Some</span>(fcvt_inst) = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::FcvtToUintSat) {
                <span class="comment">//y = i32x4.trunc_sat_f64x2_u_zero(x) is lowered to:
                //MOVAPD xmm_y, xmm_x
                //XORPD xmm_tmp, xmm_tmp
                //MAXPD xmm_y, xmm_tmp
                //MINPD xmm_y, [wasm_f64x2_splat(4294967295.0)]
                //ROUNDPD xmm_y, xmm_y, 0x0B
                //ADDPD xmm_y, [wasm_f64x2_splat(0x1.0p+52)]
                //SHUFPS xmm_y, xmm_xmp, 0x88

                </span><span class="kw">let </span>fcvt_input = InsnInput {
                    insn: fcvt_inst,
                    input: <span class="number">0</span>,
                };
                <span class="kw">let </span>input_ty = ctx.input_ty(fcvt_inst, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src = put_input_in_reg(ctx, fcvt_input);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

                ctx.emit(Inst::gen_move(dst, src, input_ty));
                <span class="kw">let </span>tmp1 = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                ctx.emit(Inst::xmm_rm_r(SseOpcode::Xorpd, RegMem::from(tmp1), tmp1));
                ctx.emit(Inst::xmm_rm_r(SseOpcode::Maxpd, RegMem::from(tmp1), dst));

                <span class="comment">// 4294967295.0 is equivalent to 0x41EFFFFFFFE00000
                </span><span class="kw">static </span>UMAX_MASK: [u8; <span class="number">16</span>] = [
                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xE0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xEF</span>, <span class="number">0x41</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xE0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>,
                    <span class="number">0xFF</span>, <span class="number">0xEF</span>, <span class="number">0x41</span>,
                ];
                <span class="kw">let </span>umax_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UMAX_MASK));
                <span class="kw">let </span>umax_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(umax_const, umax_mask, types::F64X2));

                <span class="comment">//MINPD xmm_y, [wasm_f64x2_splat(4294967295.0)]
                </span>ctx.emit(Inst::xmm_rm_r(
                    SseOpcode::Minpd,
                    RegMem::from(umax_mask),
                    dst,
                ));
                <span class="comment">//ROUNDPD xmm_y, xmm_y, 0x0B
                </span>ctx.emit(Inst::xmm_rm_r_imm(
                    SseOpcode::Roundpd,
                    RegMem::reg(dst.to_reg()),
                    dst,
                    RoundImm::RoundZero.encode(),
                    OperandSize::Size32,
                ));
                <span class="comment">//ADDPD xmm_y, [wasm_f64x2_splat(0x1.0p+52)]
                </span><span class="kw">static </span>UINT_MASK: [u8; <span class="number">16</span>] = [
                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                    <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>,
                ];
                <span class="kw">let </span>uint_mask_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK));
                <span class="kw">let </span>uint_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(
                    uint_mask_const,
                    uint_mask,
                    types::F64X2,
                ));
                ctx.emit(Inst::xmm_rm_r(
                    SseOpcode::Addpd,
                    RegMem::from(uint_mask),
                    dst,
                ));

                <span class="comment">//SHUFPS xmm_y, xmm_xmp, 0x88
                </span>ctx.emit(Inst::xmm_rm_r_imm(
                    SseOpcode::Shufps,
                    RegMem::reg(tmp1.to_reg()),
                    dst,
                    <span class="number">0x88</span>,
                    OperandSize::Size32,
                ));
            } <span class="kw">else </span>{
                <span class="macro">println!</span>(<span class="string">&quot;Did not match fcvt input!&quot;</span>);
            }
        }

        <span class="comment">// Unimplemented opcodes below. These are not currently used by Wasm
        // lowering or other known embeddings, but should be either supported or
        // removed eventually.
        </span>Opcode::Cls =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Cls not supported&quot;</span>),

        Opcode::Fma =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Fma not supported&quot;</span>),

        Opcode::BorNot | Opcode::BxorNot =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;or-not / xor-not opcodes not implemented&quot;</span>);
        }

        Opcode::Bmask =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Bmask not implemented&quot;</span>),

        Opcode::Trueif | Opcode::Trueff =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;trueif / trueff not implemented&quot;</span>),

        Opcode::ConstAddr =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;ConstAddr not implemented&quot;</span>),

        Opcode::Vsplit | Opcode::Vconcat =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;Vector split/concat ops not implemented.&quot;</span>);
        }

        <span class="comment">// Opcodes that should be removed by legalization. These should
        // eventually be removed if/when we replace in-situ legalization with
        // something better.
        </span>Opcode::Ifcmp | Opcode::Ffcmp =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Should never reach ifcmp/ffcmp as isel root!&quot;</span>);
        }

        Opcode::IaddImm
        | Opcode::ImulImm
        | Opcode::UdivImm
        | Opcode::SdivImm
        | Opcode::UremImm
        | Opcode::SremImm
        | Opcode::IrsubImm
        | Opcode::IaddCin
        | Opcode::IaddIfcin
        | Opcode::IaddCout
        | Opcode::IaddCarry
        | Opcode::IaddIfcarry
        | Opcode::IsubBin
        | Opcode::IsubIfbin
        | Opcode::IsubBout
        | Opcode::IsubIfbout
        | Opcode::IsubBorrow
        | Opcode::IsubIfborrow
        | Opcode::BandImm
        | Opcode::BorImm
        | Opcode::BxorImm
        | Opcode::RotlImm
        | Opcode::RotrImm
        | Opcode::IshlImm
        | Opcode::UshrImm
        | Opcode::SshrImm
        | Opcode::IcmpImm
        | Opcode::IfcmpImm =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;ALU+imm and ALU+carry ops should not appear here!&quot;</span>);
        }

        Opcode::StackLoad | Opcode::StackStore =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Direct stack memory access not supported; should have been legalized&quot;</span>);
        }

        Opcode::GlobalValue =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;global_value should have been removed by legalization!&quot;</span>);
        }

        Opcode::HeapAddr =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;heap_addr should have been removed by legalization!&quot;</span>);
        }

        Opcode::TableAddr =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;table_addr should have been removed by legalization!&quot;</span>);
        }

        Opcode::IfcmpSp | Opcode::Copy =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Unused opcode should not be encountered.&quot;</span>);
        }

        Opcode::Trapz | Opcode::Trapnz | Opcode::ResumableTrapnz =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;trapz / trapnz / resumable_trapnz should have been removed by legalization!&quot;</span>);
        }

        Opcode::Jump
        | Opcode::Brz
        | Opcode::Brnz
        | Opcode::BrIcmp
        | Opcode::Brif
        | Opcode::Brff
        | Opcode::BrTable =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Branch opcode reached non-branch lowering logic!&quot;</span>);
        }

        Opcode::Nop =&gt; {
            <span class="comment">// Nothing.
        </span>}
    }

    <span class="prelude-val">Ok</span>(())
}

<span class="comment">//=============================================================================
// Lowering-backend trait implementation.

</span><span class="kw">impl </span>LowerBackend <span class="kw">for </span>X64Backend {
    <span class="kw">type </span>MInst = Inst;

    <span class="kw">fn </span>lower&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, ctx: <span class="kw-2">&amp;mut </span>C, ir_inst: IRInst) -&gt; CodegenResult&lt;()&gt; {
        lower_insn_to_regs(ctx, ir_inst, <span class="kw-2">&amp;</span><span class="self">self</span>.flags, <span class="kw-2">&amp;</span><span class="self">self</span>.x64_flags, <span class="kw-2">&amp;</span><span class="self">self</span>.triple)
    }

    <span class="kw">fn </span>lower_branch_group&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        ctx: <span class="kw-2">&amp;mut </span>C,
        branches: <span class="kw-2">&amp;</span>[IRInst],
        targets: <span class="kw-2">&amp;</span>[MachLabel],
    ) -&gt; CodegenResult&lt;()&gt; {
        <span class="comment">// A block should end with at most two branches. The first may be a
        // conditional branch; a conditional branch can be followed only by an
        // unconditional branch or fallthrough. Otherwise, if only one branch,
        // it may be an unconditional branch, a fallthrough, a return, or a
        // trap. These conditions are verified by `is_ebb_basic()` during the
        // verifier pass.
        </span><span class="macro">assert!</span>(branches.len() &lt;= <span class="number">2</span>);

        <span class="kw">if </span>branches.len() == <span class="number">2 </span>{
            <span class="comment">// Must be a conditional branch followed by an unconditional branch.
            </span><span class="kw">let </span>op0 = ctx.data(branches[<span class="number">0</span>]).opcode();
            <span class="kw">let </span>op1 = ctx.data(branches[<span class="number">1</span>]).opcode();

            <span class="macro">trace!</span>(
                <span class="string">&quot;lowering two-branch group: opcodes are {:?} and {:?}&quot;</span>,
                op0,
                op1
            );
            <span class="macro">assert!</span>(op1 == Opcode::Jump);

            <span class="kw">let </span>taken = targets[<span class="number">0</span>];
            <span class="comment">// not_taken target is the target of the second branch.
            </span><span class="kw">let </span>not_taken = targets[<span class="number">1</span>];

            <span class="kw">match </span>op0 {
                Opcode::Brz | Opcode::Brnz =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">let </span>src_ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(icmp) = matches_input(ctx, flag_input, Opcode::Icmp) {
                        <span class="kw">let </span>cond_code = ctx.data(icmp).cond_code().unwrap();
                        <span class="kw">let </span>cond_code = emit_cmp(ctx, icmp, cond_code);

                        <span class="kw">let </span>cond_code = <span class="kw">if </span>op0 == Opcode::Brz {
                            cond_code.inverse()
                        } <span class="kw">else </span>{
                            cond_code
                        };

                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else if let </span><span class="prelude-val">Some</span>(fcmp) = matches_input(ctx, flag_input, Opcode::Fcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(fcmp).fp_cond_code().unwrap();
                        <span class="kw">let </span>cond_code = <span class="kw">if </span>op0 == Opcode::Brz {
                            cond_code.inverse()
                        } <span class="kw">else </span>{
                            cond_code
                        };
                        <span class="kw">match </span>emit_fcmp(ctx, fcmp, cond_code, FcmpSpec::Normal) {
                            FcmpCondResult::Condition(cc) =&gt; {
                                ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                            }
                            FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1.invert(), not_taken));
                                ctx.emit(Inst::jmp_cond(cc2.invert(), not_taken, taken));
                            }
                            FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1, taken));
                                ctx.emit(Inst::jmp_cond(cc2, taken, not_taken));
                            }
                            FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                        }
                    } <span class="kw">else if </span>src_ty == types::I128 {
                        <span class="kw">let </span>src = put_input_in_regs(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>(half_cc, comb_op) = <span class="kw">match </span>op0 {
                            Opcode::Brz =&gt; (CC::Z, AluRmiROpcode::And8),
                            Opcode::Brnz =&gt; (CC::NZ, AluRmiROpcode::Or8),
                            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                        };
                        <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::Size64,
                            RegMemImm::imm(<span class="number">0</span>),
                            src.regs()[<span class="number">0</span>],
                        ));
                        ctx.emit(Inst::setcc(half_cc, tmp1));
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::Size64,
                            RegMemImm::imm(<span class="number">0</span>),
                            src.regs()[<span class="number">1</span>],
                        ));
                        ctx.emit(Inst::setcc(half_cc, tmp2));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            comb_op,
                            RegMemImm::reg(tmp1.to_reg()),
                            tmp2,
                        ));
                        ctx.emit(Inst::jmp_cond(CC::NZ, taken, not_taken));
                    } <span class="kw">else if </span>is_int_or_ref_ty(src_ty) || is_bool_ty(src_ty) {
                        <span class="kw">let </span>src = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>cc = <span class="kw">match </span>op0 {
                            Opcode::Brz =&gt; CC::Z,
                            Opcode::Brnz =&gt; CC::NZ,
                            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                        };
                        <span class="comment">// See case for `Opcode::Select` above re: testing the
                        // boolean input.
                        </span><span class="kw">let </span>test_input = <span class="kw">if </span>src_ty == types::B1 {
                            <span class="comment">// test src, 1
                            </span>RegMemImm::imm(<span class="number">1</span>)
                        } <span class="kw">else </span>{
                            <span class="macro">assert!</span>(!is_bool_ty(src_ty));
                            <span class="comment">// test src, src
                            </span>RegMemImm::reg(src)
                        };

                        ctx.emit(Inst::test_rmi_r(
                            OperandSize::from_ty(src_ty),
                            test_input,
                            src,
                        ));
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;brz/brnz with non-int type {:?}&quot;</span>, src_ty);
                    }
                }

                Opcode::BrIcmp =&gt; {
                    <span class="kw">let </span>src_ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);
                    <span class="kw">if </span>is_int_or_ref_ty(src_ty) || is_bool_ty(src_ty) {
                        <span class="kw">let </span>lhs = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>rhs = input_to_reg_mem_imm(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">1</span>,
                            },
                        );
                        <span class="kw">let </span>cc = CC::from_intcc(ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap());
                        <span class="comment">// Cranelift&#39;s icmp semantics want to compare lhs - rhs, while Intel gives
                        // us dst - src at the machine instruction level, so invert operands.
                        </span>ctx.emit(Inst::cmp_rmi_r(OperandSize::from_ty(src_ty), rhs, lhs));
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;bricmp with non-int type {:?}&quot;</span>, src_ty);
                    }
                }

                Opcode::Brif =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(ifcmp) = matches_input(ctx, flag_input, Opcode::Ifcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap();
                        <span class="kw">let </span>cond_code = emit_cmp(ctx, ifcmp, cond_code);
                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else if let </span><span class="prelude-val">Some</span>(ifcmp_sp) = matches_input(ctx, flag_input, Opcode::IfcmpSp) {
                        <span class="kw">let </span>operand = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: ifcmp_sp,
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>ty = ctx.input_ty(ifcmp_sp, <span class="number">0</span>);
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::from_ty(ty),
                            RegMemImm::reg(regs::rsp()),
                            operand,
                        ));
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap();
                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="comment">// Should be disallowed by flags checks in verifier.
                        </span><span class="macro">unimplemented!</span>(<span class="string">&quot;Brif with non-ifcmp input&quot;</span>);
                    }
                }
                Opcode::Brff =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(ffcmp) = matches_input(ctx, flag_input, Opcode::Ffcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).fp_cond_code().unwrap();
                        <span class="kw">match </span>emit_fcmp(ctx, ffcmp, cond_code, FcmpSpec::Normal) {
                            FcmpCondResult::Condition(cc) =&gt; {
                                ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                            }
                            FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1.invert(), not_taken));
                                ctx.emit(Inst::jmp_cond(cc2.invert(), not_taken, taken));
                            }
                            FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1, taken));
                                ctx.emit(Inst::jmp_cond(cc2, taken, not_taken));
                            }
                            FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                        }
                    } <span class="kw">else </span>{
                        <span class="comment">// Should be disallowed by flags checks in verifier.
                        </span><span class="macro">unimplemented!</span>(<span class="string">&quot;Brff with input not from ffcmp&quot;</span>);
                    }
                }

                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected branch opcode: {:?}&quot;</span>, op0),
            }
        } <span class="kw">else </span>{
            <span class="macro">assert_eq!</span>(branches.len(), <span class="number">1</span>);

            <span class="comment">// Must be an unconditional branch or trap.
            </span><span class="kw">let </span>op = ctx.data(branches[<span class="number">0</span>]).opcode();
            <span class="kw">match </span>op {
                Opcode::Jump =&gt; {
                    ctx.emit(Inst::jmp_known(targets[<span class="number">0</span>]));
                }

                Opcode::BrTable =&gt; {
                    <span class="kw">let </span>jt_size = targets.len() - <span class="number">1</span>;
                    <span class="macro">assert!</span>(jt_size &lt;= u32::MAX <span class="kw">as </span>usize);
                    <span class="kw">let </span>jt_size = jt_size <span class="kw">as </span>u32;

                    <span class="kw">let </span>ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);
                    <span class="kw">let </span>ext_spec = <span class="kw">match </span>ty {
                        types::I128 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;BrTable unimplemented for I128&quot;</span>),
                        types::I64 =&gt; ExtSpec::ZeroExtendTo64,
                        <span class="kw">_ </span>=&gt; ExtSpec::ZeroExtendTo32,
                    };

                    <span class="kw">let </span>idx = extend_input_to_reg(
                        ctx,
                        InsnInput {
                            insn: branches[<span class="number">0</span>],
                            input: <span class="number">0</span>,
                        },
                        ext_spec,
                    );

                    <span class="comment">// Emit the compound instruction that does:
                    //
                    // lea $jt, %rA
                    // movsbl [%rA, %rIndex, 2], %rB
                    // add %rB, %rA
                    // j *%rA
                    // [jt entries]
                    //
                    // This must be *one* instruction in the vcode because we cannot allow regalloc
                    // to insert any spills/fills in the middle of the sequence; otherwise, the
                    // lea PC-rel offset to the jumptable would be incorrect.  (The alternative
                    // is to introduce a relocation pass for inlined jumptables, which is much
                    // worse.)

                    // This temporary is used as a signed integer of 64-bits (to hold addresses).
                    </span><span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                    <span class="comment">// This temporary is used as a signed integer of 32-bits (for the wasm-table
                    // index) and then 64-bits (address addend). The small lie about the I64 type
                    // is benign, since the temporary is dead after this instruction (and its
                    // Cranelift type is thus unused).
                    </span><span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();

                    <span class="comment">// Put a zero in tmp1. This is needed for Spectre
                    // mitigations (a CMOV that zeroes the index on
                    // misspeculation).
                    </span><span class="kw">let </span>inst = Inst::imm(OperandSize::Size64, <span class="number">0</span>, tmp1);
                    ctx.emit(inst);

                    <span class="comment">// Bounds-check (compute flags from idx - jt_size)
                    // and branch to default.  We only support
                    // u32::MAX entries, but we compare the full 64
                    // bit register when doing the bounds check.
                    </span><span class="kw">let </span>cmp_size = <span class="kw">if </span>ty == types::I64 {
                        OperandSize::Size64
                    } <span class="kw">else </span>{
                        OperandSize::Size32
                    };
                    ctx.emit(Inst::cmp_rmi_r(cmp_size, RegMemImm::imm(jt_size), idx));

                    <span class="kw">let </span>targets_for_term: Vec&lt;MachLabel&gt; = targets.to_vec();
                    <span class="kw">let </span>default_target = targets[<span class="number">0</span>];

                    <span class="kw">let </span>jt_targets: Vec&lt;MachLabel&gt; = targets.iter().skip(<span class="number">1</span>).cloned().collect();

                    ctx.emit(Inst::JmpTableSeq {
                        idx,
                        tmp1,
                        tmp2,
                        default_target,
                        targets: jt_targets,
                        targets_for_term,
                    });
                }

                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unknown branch type {:?}&quot;</span>, op),
            }
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn </span>maybe_pinned_reg(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;Reg&gt; {
        <span class="prelude-val">Some</span>(regs::pinned_reg())
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.67.0-nightly (234151769 2022-12-03)" data-search-js="search-444266647c4dba98.js" data-settings-js="settings-bebeae96e00e4617.js" data-settings-css="settings-af96d9e2fc13e081.css" ></div></body></html>