// Seed: 3035087471
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wand id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    input tri0 id_17,
    output uwire id_18,
    input supply1 id_19
);
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input tri0 id_8
);
  logic [1 : 1] id_10 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_1,
      id_8,
      id_4,
      id_7,
      id_6,
      id_4,
      id_0,
      id_8,
      id_3,
      id_0,
      id_5,
      id_1,
      id_8,
      id_3,
      id_5,
      id_5,
      id_7,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
