// Seed: 460950235
module module_0 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wire id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input uwire id_16,
    output wire id_17,
    output wor id_18,
    input supply1 id_19,
    input wor id_20,
    input wor id_21,
    output wire id_22,
    input tri id_23,
    input wor id_24,
    output wor id_25,
    input tri1 id_26
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd16,
    parameter id_8  = 32'd16
) (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    input tri1 id_7,
    input wire _id_8
    , id_15,
    input wand id_9,
    output tri1 id_10,
    output wor id_11,
    input tri id_12,
    input supply1 id_13
);
  wire id_16;
  wire _id_17;
  localparam id_18 = (-1);
  wire [-1 : (  id_17  )] id_19;
  assign id_16 = id_3;
  logic id_20 = {id_5, id_16};
  wire id_21;
  tri1 [1 : (  id_8  )] id_22;
  wand id_23 = 1;
  logic [-1 : 1] id_24;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_3,
      id_9,
      id_0,
      id_10,
      id_12,
      id_6,
      id_11,
      id_9,
      id_7,
      id_10,
      id_4,
      id_7,
      id_10,
      id_3,
      id_10,
      id_11,
      id_2,
      id_3,
      id_0,
      id_10,
      id_2,
      id_3,
      id_11,
      id_0
  );
  logic [1 'h0 : 1] id_25;
  ;
  assign id_22 = 1;
endmodule
