<profile>

<section name = "Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'" level="0">
<item name = "Date">Thu Dec 29 16:03:27 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.121 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 15, 0.130 us, 0.150 us, 13, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dpu_unit_fu_200">dpu_unit, 1, 1, 10.000 ns, 10.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FUNC_MATMUL_LOOP1">11, 13, 4, 2, 1, 5 ~ 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 108, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 40975, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 4, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_1_fu_269_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln223_fu_263_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln224_fu_280_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln226_fu_317_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln227_fu_327_p2">+, 0, 0, 14, 7, 7</column>
<column name="i_63_fu_249_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_enable_state1_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln221_fu_243_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_this_p3_10_load_1">9, 2, 8192, 16384</column>
<column name="ap_sig_allocacmp_this_p4_10_load_1">9, 2, 8192, 16384</column>
<column name="i_48_fu_82">9, 2, 3, 6</column>
<column name="this_p1_10_fu_94">9, 2, 8192, 16384</column>
<column name="this_p3_10_fu_90">9, 2, 8192, 16384</column>
<column name="this_p4_10_fu_86">9, 2, 8192, 16384</column>
<column name="this_pMem_address0">14, 3, 8, 24</column>
<column name="this_pMem_address1">14, 3, 8, 24</column>
<column name="this_pMem_we0">9, 2, 1024, 2048</column>
<column name="this_pMem_we1">9, 2, 1024, 2048</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_48_fu_82">3, 0, 3, 0</column>
<column name="icmp_ln221_reg_387">1, 0, 1, 0</column>
<column name="this_p1_10_fu_94">8192, 0, 8192, 0</column>
<column name="this_p3_10_fu_90">8192, 0, 8192, 0</column>
<column name="this_p3_ret_reg_407">8192, 0, 8192, 0</column>
<column name="this_p4_10_fu_86">8192, 0, 8192, 0</column>
<column name="this_p4_ret_reg_413">8192, 0, 8192, 0</column>
<column name="zext_ln223_1_reg_391">3, 0, 7, 4</column>
<column name="zext_ln223_1_reg_391_pp0_iter1_reg">3, 0, 7, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_din1">out, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_din2">out, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_din3">out, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_din4">out, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_din5">out, 8, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_dout0_0">in, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_dout0_1">in, 8192, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="grp_dpu_unit_fu_2995_p_ce">out, 1, ap_ctrl_hs, dpu_func_Pipeline_FUNC_MATMUL_LOOP1, return value</column>
<column name="this_p1_9">in, 8192, ap_none, this_p1_9, scalar</column>
<column name="this_p3_9">in, 8192, ap_none, this_p3_9, scalar</column>
<column name="this_p4_9">in, 8192, ap_none, this_p4_9, scalar</column>
<column name="itr_cast">in, 3, ap_none, itr_cast, scalar</column>
<column name="this_pMem_address0">out, 8, ap_memory, this_pMem, array</column>
<column name="this_pMem_ce0">out, 1, ap_memory, this_pMem, array</column>
<column name="this_pMem_we0">out, 1024, ap_memory, this_pMem, array</column>
<column name="this_pMem_d0">out, 8192, ap_memory, this_pMem, array</column>
<column name="this_pMem_q0">in, 8192, ap_memory, this_pMem, array</column>
<column name="this_pMem_address1">out, 8, ap_memory, this_pMem, array</column>
<column name="this_pMem_ce1">out, 1, ap_memory, this_pMem, array</column>
<column name="this_pMem_we1">out, 1024, ap_memory, this_pMem, array</column>
<column name="this_pMem_d1">out, 8192, ap_memory, this_pMem, array</column>
<column name="this_pMem_q1">in, 8192, ap_memory, this_pMem, array</column>
<column name="addr1">in, 8, ap_none, addr1, scalar</column>
<column name="zext_ln223_2">in, 5, ap_none, zext_ln223_2, scalar</column>
<column name="addr2_cast_cast">in, 6, ap_none, addr2_cast_cast, scalar</column>
<column name="this_p1_10_out">out, 8192, ap_vld, this_p1_10_out, pointer</column>
<column name="this_p1_10_out_ap_vld">out, 1, ap_vld, this_p1_10_out, pointer</column>
<column name="this_p3_10_out">out, 8192, ap_vld, this_p3_10_out, pointer</column>
<column name="this_p3_10_out_ap_vld">out, 1, ap_vld, this_p3_10_out, pointer</column>
<column name="this_p4_10_out">out, 8192, ap_vld, this_p4_10_out, pointer</column>
<column name="this_p4_10_out_ap_vld">out, 1, ap_vld, this_p4_10_out, pointer</column>
</table>
</item>
</section>
</profile>
