parameter WIDTH = 8;
module i_can_register_asyn(
input             clk,
input             rst,
input             we,
input [WIDTH-1:0] data_out,
input [WIDTH-1:0] data_in
);

assert property(@(posedge clk) (data_out == 8'h00) |-> (data_out == data_in));assert property(@(posedge clk)  (we == 1) |-> (data_out == data_in));assert property(@(posedge clk)  (we == 0) |-> (data_out == $past(data_out)));assert property(@(posedge clk)  (we == 1) |-> (data_out != $past(data_out)));assert property(@(posedge clk)  (we == 0) |-> (data_out == $past(data_out)));assert property(@(posedge clk)  (we == 1) |-> (data_out != 8'h00));assert property(@(posedge clk)  (we == 0) |-> (data_out == $past(data_out)));
endmodule