{
  "json_version": 6,
  "cells": {
    "ring_double_bus": {
      "name": "ring_double_bus",
      "class": "ring_double_bus",
      "kwargs": "_empty",
      "name_function": "ring_double_bus",
      "netlist": "{'name': 'CBL', 'rank': 0, 'ports': ['E0', 'N0', 'W0'], 'settings': {'bend_radius': 5, 'width': 0p5, 'gap': 0p2, 'waveguide_factory': <function waveguide at 0x7fc99882e320>, 'bend90_factory': <function bend_circular at 0x7fc9b2ce4320>}}_{'name': 'CBR', 'rank': 0, 'ports': ['E0', 'N0', 'W0'], 'settings': {'bend_radius': 5, 'width': 0p5, 'gap': 0p2, 'waveguide_factory': <function waveguide at 0x7fc99882e320>, 'bend90_factory': <function bend_circular at 0x7fc9b2ce4320>}}_{'name': 'CTR', 'rank': 0, 'ports': ['E0', 'N0', 'W0'], 'settings': {'bend_radius': 5, 'width': 0p5, 'gap': 0p2, 'waveguide_factory': <function waveguide at 0x7fc99882e320>, 'bend90_factory': <function bend_circular at 0x7fc9b2ce4320>}}_{'name': 'CTL', 'rank': 0, 'ports': ['E0', 'N0', 'W0'], 'settings': {'bend_radius': 5, 'width': 0p5, 'gap': 0p2, 'waveguide_factory': <function waveguide at 0x7fc99882e320>, 'bend90_factory': <function bend_circular at 0x7fc9b2ce4320>}}_{'name': 'CTS', 'rank': 0, 'ports': ['W0', 'E0'], 'settings': {'length': 1, 'width': 0p5, 'gap': 0p2, 'layer': [1, 0], 'layers_cladding': [[111, 0]], 'cladding_offset': 3}}_{'name': 'CBS', 'rank': 0, 'ports': ['W0', 'E0'], 'settings': {'length': 1, 'width': 0p5, 'gap': 0p2, 'layer': [1, 0], 'layers_cladding': [[111, 0]], 'cladding_offset': 3}}_{'name': 'VL', 'rank': 0, 'ports': ['W0', 'E0'], 'settings': {'length': 1, 'width': 0p5, 'layer': [1, 0], 'layers_cladding': [[111, 0]], 'cladding_offset': 3}}_{'name': 'VR', 'rank': 0, 'ports': ['W0', 'E0'], 'settings': {'length': 1, 'width': 0p5, 'layer': [1, 0], 'layers_cladding': [[111, 0]], 'cladding_offset': 3}}_{'name': 'component_name', 'rank': 1, 'type': 'COMPOUND', 'settings': {}, 'connections': ['CBL, W0, CBS, W0', 'CBS, E0, CBR, W0', 'CBL, N0, VL, W0', 'VL, E0, CTL, N0', 'CTL, W0, CTS, W0', 'CTS, E0, CTR, W0', 'CBR, N0, VR, W0', 'VR, E0, CTR, N0'], 'ports': {'W0': 'CBL, E0', 'E0': 'CBR, E0', 'W1': 'CTL, E0', 'E1': 'CTR, E0'}}"
    }
  },
  "test_protocol": {},
  "data_analysis_protocol": {},
  "git_hash": "d335e9bc926fd99382955ed71886e076abb1006e"
}