============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:09:26 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3116 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=    3892                  
      Launch Clock:-       0                  
         Data Path:-     776                  
             Slack:=    3116                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                        -       -      R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[1]/Q                         -       CK->Q  R     DFFRHQX1LVT      6  9.2    46    56      56    (-,-) 
  g1385__5107/Y                          -       B->Y   F     NAND2BX1LVT     18 25.4   194   116     172    (-,-) 
  sub_103_37_Y_add_102_37_g1248__7482/Y  -       B->Y   F     XNOR2X1LVT       1  2.4    15    43     215    (-,-) 
  sub_103_37_Y_add_102_37_g1239__1617/CO -       CI->CO F     ADDFX1LVT        1  2.4    16    32     247    (-,-) 
  sub_103_37_Y_add_102_37_g1238__3680/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     278    (-,-) 
  sub_103_37_Y_add_102_37_g1237__6783/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     310    (-,-) 
  sub_103_37_Y_add_102_37_g1236__5526/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     342    (-,-) 
  sub_103_37_Y_add_102_37_g1235__8428/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     373    (-,-) 
  sub_103_37_Y_add_102_37_g1234__4319/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     405    (-,-) 
  sub_103_37_Y_add_102_37_g1233__6260/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     436    (-,-) 
  sub_103_37_Y_add_102_37_g1232__5107/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     468    (-,-) 
  sub_103_37_Y_add_102_37_g1231__2398/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     500    (-,-) 
  sub_103_37_Y_add_102_37_g1230__5477/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     531    (-,-) 
  sub_103_37_Y_add_102_37_g1229__6417/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     563    (-,-) 
  sub_103_37_Y_add_102_37_g1228__7410/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     594    (-,-) 
  sub_103_37_Y_add_102_37_g1227__1666/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     626    (-,-) 
  sub_103_37_Y_add_102_37_g1226__2346/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     658    (-,-) 
  sub_103_37_Y_add_102_37_g1225__2883/CO -       CI->CO F     ADDFX1LVT        1  2.2    14    31     689    (-,-) 
  sub_103_37_Y_add_102_37_g1224__9945/Y  -       B->Y   F     XNOR2X1LVT       1  2.2    12    24     712    (-,-) 
  g3671__7410/Y                          -       A1->Y  R     AOI221X1LVT      1  2.1    50    32     744    (-,-) 
  g3652__3680/Y                          -       C0->Y  F     OAI211X1LVT      1  2.0    40    32     776    (-,-) 
  out_q_reg[15]/D                        <<<     -      F     DFFRHQX1LVT      1    -     -     0     776    (-,-) 
#------------------------------------------------------------------------------------------------------------------

