Analysis & Synthesis report for DE10_LITE_D8M_VIP
Tue Jun 06 03:21:36 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram
  7. Source assignments for Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0
  8. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2
  9. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
 10. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated
 11. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p
 12. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p
 13. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram
 14. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 15. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12
 16. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 17. Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15
 18. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
 19. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
 20. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
 21. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 22. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
 23. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 24. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 25. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
 26. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
 27. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
 28. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
 29. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated
 30. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p
 31. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p
 32. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram
 33. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr
 34. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp
 35. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp
 36. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 37. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15
 38. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp
 39. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp
 40. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 41. Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18
 42. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0
 43. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3
 44. Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 45. Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 46. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 47. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 48. Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated
 49. Source assignments for Qsys:u0|Qsys_sdram:sdram
 50. Source assignments for Qsys:u0|Qsys_uart_0:uart_0
 51. Source assignments for Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 52. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 53. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 54. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 55. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 56. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 57. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003
 58. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 59. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 60. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006
 61. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007
 62. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 63. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009
 64. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010
 65. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011
 66. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012
 67. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013
 68. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014
 69. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015
 70. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 77. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 78. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux
 79. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001
 80. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux
 81. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002
 86. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0
 89. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component
 90. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg
 91. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg
 92. Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave
 93. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0
 94. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c
 95. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0
 96. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst
 97. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst
 98. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst
 99. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component
100. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component
101. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component
102. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component
103. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component
104. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
106. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
107. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
108. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync
109. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
110. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
111. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control
112. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync
113. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
114. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks
115. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync
116. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
117. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
118. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
119. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
120. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
121. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
122. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
123. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
124. Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
125. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst
126. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
127. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
128. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst
129. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
130. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
131. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
132. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
133. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
134. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
135. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator
136. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator
137. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
138. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator
139. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator
140. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
141. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator
142. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator
143. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
144. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
145. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
146. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
147. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
148. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
149. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator
150. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator
151. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator
152. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
153. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent
154. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent
155. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
156. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent
159. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent
162. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
165. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent
168. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent
171. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo
174. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
175. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
178. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
181. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
184. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
187. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
190. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent
193. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent
196. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent
199. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo
202. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
203. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
204. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
205. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
222. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter
224. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter
225. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
232. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
233. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
234. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
235. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
236. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
237. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
238. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
239. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
242. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
243. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
244. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
245. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
246. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
247. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
248. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
249. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
250. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
251. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
252. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
253. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
254. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
255. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
256. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
257. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
258. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
259. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
260. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
261. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
262. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
263. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
264. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
265. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator
266. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator
267. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator
268. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent
269. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent
270. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent
271. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
272. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
273. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
274. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode
275. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001|Qsys_mm_interconnect_1_router_default_decode:the_default_decode
276. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
277. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter
278. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
279. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
280. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
281. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
282. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
283. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
284. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
285. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
286. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
287. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
288. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
289. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
290. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
291. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
292. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
293. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
294. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
295. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
296. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
297. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
298. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
299. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
300. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller
301. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
302. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
303. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001
304. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
305. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
306. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002
307. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
308. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
309. Parameter Settings for User Entity Instance: FpsMonitor:uFps
310. Port Connectivity Checks: "FpsMonitor:uFps"
311. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
312. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002"
313. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
314. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001"
315. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
316. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller"
317. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
318. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
319. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
320. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
321. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
322. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
323. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
324. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
325. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
326. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
327. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
328. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
329. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode"
330. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode"
331. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
332. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
333. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent"
334. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent"
335. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent"
336. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator"
337. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator"
338. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator"
339. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
340. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
341. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
342. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
343. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
344. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
345. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
346. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode"
347. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
348. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
349. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
350. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
351. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
352. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo"
353. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo"
354. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent"
355. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo"
356. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent"
357. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo"
358. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent"
359. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
360. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
361. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
362. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
363. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
364. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
365. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
366. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
367. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
368. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
369. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
370. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
371. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo"
372. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo"
373. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent"
374. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo"
375. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent"
376. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
377. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
378. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo"
379. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent"
380. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo"
381. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent"
382. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
383. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
384. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent"
385. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent"
386. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
387. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator"
388. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator"
389. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator"
390. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
391. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
392. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
393. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
394. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
395. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
396. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator"
397. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator"
398. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
399. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator"
400. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator"
401. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
402. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator"
403. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator"
404. Port Connectivity Checks: "Qsys:u0|Qsys_uart_0:uart_0"
405. Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"
406. Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0"
407. Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2"
408. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"
409. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"
410. Port Connectivity Checks: "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst"
411. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1"
412. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"
413. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"
414. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"
415. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"
416. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"
417. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync"
418. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"
419. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"
420. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync"
421. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync"
422. Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"
423. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"
424. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"
425. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"
426. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"
427. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst"
428. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"
429. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"
430. Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"
431. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"
432. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"
433. Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"
434. Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave"
435. Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst"
436. Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0"
437. Port Connectivity Checks: "Qsys:u0"
438. Analysis & Synthesis Messages
439. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 06 03:21:36 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_D8M_VIP                           ;
; Top-level Entity Name              ; DE10_LITE_D8M_VIP                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE_D8M_VIP  ; DE10_LITE_D8M_VIP  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File                                             ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0                                                                                                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; alt_vip_itc                              ; 14.0    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                     ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                       ;                                                             ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; FIFO                                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst                                                                                                                                                                                                                                                       ; ip/EEE_IMGPROC/MSG_FIFO.v                                   ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                              ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent                                                                                                                                                                                                              ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo                                                                                                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo                                                                                                                                                                                                         ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                   ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                   ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                              ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                         ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                              ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                              ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                     ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                         ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                     ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent                                                                                                                                                                                                   ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator                                                                                                                                                                                         ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                          ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001                                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                  ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                    ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                      ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                               ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                        ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                            ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                     ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                              ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                      ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                        ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                  ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                      ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                        ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                      ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                      ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                     ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                       ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                         ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk                                                                                                           ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                         ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace                                                                                                       ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo                                                                                                           ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc                 ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc             ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im                                                                                                               ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace                                                                                                       ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib                                                                                                             ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk                                                                                                           ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                               ;                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                    ;                                                             ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                 ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                             ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                       ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
; Altera ; altera_avalon_uart                       ; 18.1    ; N/A          ; N/A          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0                                                                                                                                                                                                                                                                                     ; C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/Qsys.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 ;
+------------------------------+-------+------+--------------------------+
; Assignment                   ; Value ; From ; To                       ;
+------------------------------+-------+------+--------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[11]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[11]                ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[10]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[10]                ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[9]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[8]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[7]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[6]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[5]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[4]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[3]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[2]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[1]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; x_cnt[0]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; x_cnt[0]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[11]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[11]                ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[10]                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[10]                ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[9]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[8]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[7]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[6]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[5]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[4]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[3]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[2]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[1]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; y_cnt[0]                 ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; y_cnt[0]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_y_start[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_y_start[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_x_start[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_x_start[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_h[11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_h[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[0]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[0]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[1]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[1]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[2]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[2]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[3]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[3]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[4]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[4]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[5]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[5]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[6]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[6]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[7]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[7]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[8]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[8]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[9]        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[9]        ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[10]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[10]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_active_w[11]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_active_w[11]       ;
; PRESERVE_REGISTER            ; on    ; -    ; focus_mode               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; focus_mode               ;
; PRESERVE_REGISTER            ; on    ; -    ; process_start            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; process_start            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; focus_window_area        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; focus_window_area        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; focus_window_border      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; focus_window_border      ;
+------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                               ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                       ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                      ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[0]      ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]      ;
+---------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------------------+------------------------+------+--------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                ;
+-----------------------------+------------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------------------+------------------------+------+----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                           ;
+-----------------------------+------------------------+------+----------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                            ;
+-----------------------------+------------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------------------+------------------------+------+----------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                           ;
+-----------------------------+------------------------+------+----------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                            ;
+-----------------------------+------------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------------------+------------------------+------+-------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                        ;
+-----------------------------+------------------------+------+-------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                         ;
+-----------------------------+------------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[1]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[1]                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scl_o~buf0                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scl_o~buf0                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sda_o~buf0                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sda_o~buf0                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scl_o~buf0                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scl_o~buf0                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sda_o~buf0                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sda_o~buf0                                                                                                                   ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+------+
; Assignment                  ; Value ; From ; To   ;
+-----------------------------+-------+------+------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -    ;
+-----------------------------+-------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0 ;
+-----------------+--------------------------+-----------------------------------+
; Parameter Name  ; Value                    ; Type                              ;
+-----------------+--------------------------+-----------------------------------+
; IMAGE_W         ; 01010000000              ; Unsigned Binary                   ;
; IMAGE_H         ; 00111100000              ; Unsigned Binary                   ;
; MESSAGE_BUF_MAX ; 256                      ; Signed Integer                    ;
; MSG_INTERVAL    ; 6                        ; Signed Integer                    ;
; BB_COL_DEFAULT  ; 000000001111111100000000 ; Unsigned Binary                   ;
+-----------------+--------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_9a21 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 26    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:out_reg ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 26    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave ;
+----------------+---------+-------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                              ;
+----------------+---------+-------------------------------------------------------------------+
; STATE_IDLE     ; 000     ; Unsigned Binary                                                   ;
; STATE_DEV_ADDR ; 001     ; Unsigned Binary                                                   ;
; STATE_READ     ; 010     ; Unsigned Binary                                                   ;
; STATE_IDX_PTR  ; 011     ; Unsigned Binary                                                   ;
; STATE_WRITE    ; 100     ; Unsigned Binary                                                   ;
; device_address ; 1010101 ; Unsigned Binary                                                   ;
+----------------+---------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                      ;
; VIDEO_H        ; 480   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                                          ;
; I2C_Freq       ; 100000   ; Signed Integer                                                                          ;
+----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                              ;
; VIDEO_H        ; 480   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                         ;
; VIDEO_H        ; 480   ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                                                  ;
; VIDEO_H        ; 480   ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                               ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                                                                                     ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                                                                                                                     ;
; WIDTH          ; 12              ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_3021 ; Untyped                                                                                                                                                                            ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 4           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_1ae ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 4           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_1ae ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 2           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_u9e ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                       ;
; size                   ; 2           ; Signed Integer                                                                                                                                       ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                       ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                       ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                              ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                       ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; par_add_u9e ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 26          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_6kh1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+-------------------------------+-------+-------------------------------------------------+
; Parameter Name                ; Value ; Type                                            ;
+-------------------------------+-------+-------------------------------------------------+
; BPS                           ; 8     ; Signed Integer                                  ;
; NUMBER_OF_COLOUR_PLANES       ; 3     ; Signed Integer                                  ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                  ;
; FIFO_DEPTH                    ; 640   ; Signed Integer                                  ;
; USE_EMBEDDED_SYNCS            ; 0     ; Signed Integer                                  ;
; CLOCKS_ARE_SAME               ; 0     ; Signed Integer                                  ;
; USE_CONTROL                   ; 0     ; Signed Integer                                  ;
; Y_C_SWAP                      ; 1     ; Signed Integer                                  ;
; NO_OF_MODES                   ; 1     ; Signed Integer                                  ;
; ACCEPT_COLOURS_IN_SEQ         ; 0     ; Signed Integer                                  ;
; THRESHOLD                     ; 639   ; Signed Integer                                  ;
; STD_WIDTH                     ; 1     ; Signed Integer                                  ;
; GENERATE_SYNC                 ; 0     ; Signed Integer                                  ;
; INTERLACED                    ; 0     ; Signed Integer                                  ;
; AP_LINE                       ; 0     ; Signed Integer                                  ;
; H_ACTIVE_PIXELS               ; 640   ; Signed Integer                                  ;
; H_SYNC_LENGTH                 ; 96    ; Signed Integer                                  ;
; H_FRONT_PORCH                 ; 16    ; Signed Integer                                  ;
; H_BACK_PORCH                  ; 48    ; Signed Integer                                  ;
; H_OFFSET                      ; 0     ; Signed Integer                                  ;
; H_BLANK                       ; 0     ; Signed Integer                                  ;
; V_ACTIVE_LINES                ; 480   ; Signed Integer                                  ;
; V_SYNC_LENGTH                 ; 2     ; Signed Integer                                  ;
; V_FRONT_PORCH                 ; 10    ; Signed Integer                                  ;
; V_BACK_PORCH                  ; 33    ; Signed Integer                                  ;
; V_OFFSET                      ; 0     ; Signed Integer                                  ;
; V_BLANK                       ; 0     ; Signed Integer                                  ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                  ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                  ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                  ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                  ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                  ;
; FIELD0_V_BACK_PORCH           ; 0     ; Signed Integer                                  ;
; FIELD0_V_BLANK                ; 0     ; Signed Integer                                  ;
; ANC_LINE                      ; 0     ; Signed Integer                                  ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                  ;
; S_IDLE                        ; 000   ; Unsigned Binary                                 ;
; S_TRS_WORD2                   ; 001   ; Unsigned Binary                                 ;
; S_TRS_WORD3                   ; 010   ; Unsigned Binary                                 ;
; S_TRS_XYZ                     ; 011   ; Unsigned Binary                                 ;
; S_TRS_LN0                     ; 100   ; Unsigned Binary                                 ;
; S_TRS_LN1                     ; 101   ; Unsigned Binary                                 ;
; S_TRS_CR0                     ; 110   ; Unsigned Binary                                 ;
; S_TRS_CR1                     ; 111   ; Unsigned Binary                                 ;
+-------------------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                             ;
; WIDTH           ; 1     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                         ;
; WIDTH           ; 1     ; Signed Integer                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                 ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                         ;
; WIDTH           ; 1     ; Signed Integer                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; USE_CONTROL      ; 0     ; Signed Integer                                                                                    ;
; NO_OF_MODES_INT  ; 1     ; Signed Integer                                                                                    ;
; USED_WORDS_WIDTH ; 10    ; Signed Integer                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                              ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
; USE_CONTROL                   ; 0     ; Signed Integer                                                                             ;
; NO_OF_MODES_INT               ; 1     ; Signed Integer                                                                             ;
; LOG2_NO_OF_MODES              ; 1     ; Signed Integer                                                                             ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                                                             ;
; TRS                           ; 4     ; Signed Integer                                                                             ;
; INTERLACED                    ; 0     ; Signed Integer                                                                             ;
; H_ACTIVE_PIXELS               ; 640   ; Signed Integer                                                                             ;
; F0_LINE_COUNT                 ; 480   ; Signed Integer                                                                             ;
; F1_LINE_COUNT                 ; 0     ; Signed Integer                                                                             ;
; H_FRONT_PORCH                 ; 16    ; Signed Integer                                                                             ;
; H_SYNC_LENGTH                 ; 96    ; Signed Integer                                                                             ;
; H_BLANK_INT                   ; 160   ; Signed Integer                                                                             ;
; V_FRONT_PORCH                 ; 10    ; Signed Integer                                                                             ;
; V_SYNC_LENGTH                 ; 2     ; Signed Integer                                                                             ;
; V_BLANK_INT                   ; 45    ; Signed Integer                                                                             ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_BLANK_INT            ; 0     ; Signed Integer                                                                             ;
; AP_LINE                       ; 0     ; Signed Integer                                                                             ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                                                             ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                                                             ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                                                             ;
; CONVERT_SEQ_TO_PAR            ; 0     ; Unsigned Binary                                                                            ;
; TRS_SEQUENCE                  ; 1     ; Signed Integer                                                                             ;
; TRS_PARALLEL                  ; 4     ; Signed Integer                                                                             ;
; STD_WIDTH                     ; 1     ; Signed Integer                                                                             ;
; ANC_LINE                      ; 0     ; Signed Integer                                                                             ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                    ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                           ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                           ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                           ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                           ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                           ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                           ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                           ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                           ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                      ;
; WIDTH           ; 1     ; Signed Integer                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                      ;
; WIDTH           ; 1     ; Signed Integer                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                              ;
; WIDTH           ; 2     ; Signed Integer                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 25    ; Signed Integer                                                                                     ;
; FIFO_DEPTH      ; 644   ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                     ;
; DATA_WIDTHU     ; 10    ; Signed Integer                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 25          ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 644         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_isj1 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value ; Type                                                                                     ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
; USE_EMBEDDED_SYNCS                  ; 0     ; Signed Integer                                                                           ;
; NUMBER_OF_COLOUR_PLANES_IN_PARALLEL ; 3     ; Signed Integer                                                                           ;
; IDLE                                ; 0000  ; Unsigned Binary                                                                          ;
; FIND_SOP                            ; 0001  ; Unsigned Binary                                                                          ;
; WIDTH_3                             ; 0010  ; Unsigned Binary                                                                          ;
; WIDTH_2                             ; 0011  ; Unsigned Binary                                                                          ;
; WIDTH_1                             ; 0100  ; Unsigned Binary                                                                          ;
; WIDTH_0                             ; 0101  ; Unsigned Binary                                                                          ;
; HEIGHT_3                            ; 0110  ; Unsigned Binary                                                                          ;
; HEIGHT_2                            ; 0111  ; Unsigned Binary                                                                          ;
; HEIGHT_1                            ; 1000  ; Unsigned Binary                                                                          ;
; HEIGHT_0                            ; 1001  ; Unsigned Binary                                                                          ;
; INTERLACING                         ; 1010  ; Unsigned Binary                                                                          ;
; FIND_MODE                           ; 1011  ; Unsigned Binary                                                                          ;
; SYNCHED                             ; 1100  ; Unsigned Binary                                                                          ;
; WAIT_FOR_SYNCH                      ; 1101  ; Unsigned Binary                                                                          ;
; WAIT_FOR_ANC                        ; 1110  ; Unsigned Binary                                                                          ;
; INSERT_ANC                          ; 1111  ; Unsigned Binary                                                                          ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                        ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                        ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                        ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                        ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                        ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                          ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                               ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                               ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                               ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                               ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                               ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                               ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                               ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                               ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                               ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                               ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                               ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                               ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                               ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                      ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                      ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                      ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                      ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                      ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                        ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                             ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                             ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                             ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                             ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                             ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                             ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                             ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                             ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                             ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                             ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                             ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                             ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                             ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_7pc1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_005|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_007|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_009|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_014|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_015|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_016|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_017|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 16    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 16    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 3     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 3     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router_001|Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 5     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fps       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; hex_fps_h ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hex_fps_l ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eee_imgproc_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eee_imgproc_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:terasic_auto_focus_0_mm_ctrl_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eee_imgproc_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_uart_0:uart_0"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst" ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                       ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; c0                 ; Output ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable_ticks ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; enable_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; start_count  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; cp_ticks     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count          ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; reset_value        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cp_ticks           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"                                                               ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trs                        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; trs[1..0]                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[3]                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[2]                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_interlaced              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; is_interlaced[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_serial_output           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f0[15..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f0[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f0           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f0[8..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f0[15..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0[4..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f1[15..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f1[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[7]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f1           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f1[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_front_porch[15..5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_sync_length[6..5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length[15..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_sync_length[4..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_blank[15..8]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[4..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[7]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_blank[6]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[5]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_front_porch[15..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_sync_length[15..2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length[1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_sync_length[0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_blank[3..2]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[15..6]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[5]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[4]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[1]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v1_front_porch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_front_porch[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_sync_length          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_sync_length[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_blank                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_blank[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_ap_line                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_ap_line[15..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_rising_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_rising_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_rising_edge           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_rising_edge[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_falling_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_falling_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_anc_line                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_anc_line[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_anc_line             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_anc_line[15..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; total_line_count_f0_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; total_line_count_f1_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"                   ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dirty_modes               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_total_minus_one[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line_end               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sav                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_sample                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_line                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_subsample             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vcoclk_divider_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync" ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at GND                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                               ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vid_ln            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_trs           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_std           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_mode_change   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof_locked    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_vcoclk_div    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_write          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_waitrequest    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sof               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sof_locked        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_update_int ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"                                                                     ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BAYER_WIDTH     ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; BAYER_HEIGH     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; BAYER_HEIGHT    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RGB_FRAME_COUNT ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                     ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+
; BAYER_WIDTH ; Output ; Info     ; Explicitly unconnected                                                                      ;
; BAYER_HEIGH ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; RGB_R[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_G[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_B[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; END  ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SUM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave"                                                                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; LEDG       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (18 bits) it drives.  The 10 most-significant bit(s) in the port expression will be connected to GND. ;
; LEDG[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; LEDR       ; Output ; Warning  ; Output or bidir port (18 bits) is wider than the port expression (8 bits) it drives; bit(s) "LEDR[17..8]" have no fanouts                                               ;
; LEDR       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; SW_1       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst" ;
+--------------+-------+----------+----------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                            ;
+--------------+-------+----------+----------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at GND                                       ;
; data[19..18] ; Input ; Info     ; Stuck at GND                                       ;
; data[16..15] ; Input ; Info     ; Stuck at GND                                       ;
; data[13..11] ; Input ; Info     ; Stuck at GND                                       ;
; data[21]     ; Input ; Info     ; Stuck at GND                                       ;
+--------------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|EEE_IMGPROC:eee_imgproc_0"                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; conduit_i2c_scl ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; hsv_h           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; hsv_s           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; hsv_v           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0"                                                                                                                                                                                      ;
+----------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                         ; Type    ; Severity         ; Details                                                                                                                                      ;
+----------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                                ; Input   ; Info             ; Stuck at VCC                                                                                                                                 ;
; led_external_connection_export               ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; terasic_camera_0_conduit_end_D[1..0]         ; Input   ; Info             ; Stuck at GND                                                                                                                                 ;
; alt_vip_itc_0_clocked_video_vid_data[19..16] ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alt_vip_itc_0_clocked_video_vid_data[11..8]  ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alt_vip_itc_0_clocked_video_vid_data[3..0]   ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alt_vip_itc_0_clocked_video_underflow        ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; alt_vip_itc_0_clocked_video_vid_datavalid    ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; alt_vip_itc_0_clocked_video_vid_f            ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; alt_vip_itc_0_clocked_video_vid_h            ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; alt_vip_itc_0_clocked_video_vid_v            ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; altpll_0_areset_conduit_export               ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; altpll_0_locked_conduit_export               ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; altpll_0_phasedone_conduit_export            ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; eee_imgproc_0_conduit_i2c_scl                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; eee_imgproc_0_conduit_i2c_sda                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; eee_imgproc_0_conduit_i2c_new_signal         ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eee_imgproc_0_conduit_i2c_new_signal_1       ; Bidir   ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 06 03:20:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "Qsys.qsys"
Info (12250): 2023.06.06.03:20:19 Progress: Loading R_DETECT/Qsys.qsys
Info (12250): 2023.06.06.03:20:19 Progress: Reading input file
Info (12250): 2023.06.06.03:20:19 Progress: Adding EEE_IMGPROC_0 [EEE_IMGPROC 1.0]
Info (12250): 2023.06.06.03:20:21 Progress: Parameterizing module EEE_IMGPROC_0
Info (12250): 2023.06.06.03:20:21 Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Info (12250): 2023.06.06.03:20:21 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Info (12250): 2023.06.06.03:20:21 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2023.06.06.03:20:22 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2023.06.06.03:20:22 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2023.06.06.03:20:22 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2023.06.06.03:20:22 Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info (12250): 2023.06.06.03:20:23 Progress: Parameterizing module alt_vip_vfb_0
Info (12250): 2023.06.06.03:20:24 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module altpll_0
Info (12250): 2023.06.06.03:20:24 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module clk_50
Info (12250): 2023.06.06.03:20:24 Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module i2c_opencores_camera
Info (12250): 2023.06.06.03:20:24 Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module i2c_opencores_mipi
Info (12250): 2023.06.06.03:20:24 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module jtag_uart
Info (12250): 2023.06.06.03:20:24 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module key
Info (12250): 2023.06.06.03:20:24 Progress: Adding led [altera_avalon_pio 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module led
Info (12250): 2023.06.06.03:20:24 Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module mipi_pwdn_n
Info (12250): 2023.06.06.03:20:24 Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module mipi_reset_n
Info (12250): 2023.06.06.03:20:24 Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module nios2_gen2
Info (12250): 2023.06.06.03:20:24 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2023.06.06.03:20:24 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module sdram
Info (12250): 2023.06.06.03:20:24 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module sw
Info (12250): 2023.06.06.03:20:24 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module sysid_qsys
Info (12250): 2023.06.06.03:20:24 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module timer
Info (12250): 2023.06.06.03:20:24 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing module uart_0
Info (12250): 2023.06.06.03:20:24 Progress: Building connections
Info (12250): 2023.06.06.03:20:24 Progress: Parameterizing connections
Info (12250): 2023.06.06.03:20:24 Progress: Validating
Info (12250): 2023.06.06.03:20:25 Progress: Done reading input file
Info (12250): Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info (12250): Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info (12250): EEE_IMGPROC_0: "Qsys" instantiated EEE_IMGPROC "EEE_IMGPROC_0"
Info (12250): TERASIC_AUTO_FOCUS_0: "Qsys" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info (12250): TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info (12250): Alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info (12250): Alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info (12250): Altpll_0: "Qsys" instantiated altpll "altpll_0"
Info (12250): I2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info (12250): Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0011_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'Qsys_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0012_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'Qsys_key'
Info (12250): Key: "Qsys" instantiated altera_avalon_pio "key"
Info (12250): Led: Starting RTL generation for module 'Qsys_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0013_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'Qsys_led'
Info (12250): Led: "Qsys" instantiated altera_avalon_pio "led"
Info (12250): Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info (12250): Nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0015_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0016_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'Qsys_sdram'
Info (12250): Sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sw: Starting RTL generation for module 'Qsys_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0017_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'Qsys_sw'
Info (12250): Sw: "Qsys" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'Qsys_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0019_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'Qsys_timer'
Info (12250): Timer: "Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Uart_0: Starting RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0020_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0: "Qsys" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Vfb_writer_packet_write_address_au_l_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxbin2 "vfb_writer_packet_write_address_au_l_muxinst"
Info (12250): Vfb_writer_packet_write_address_au: "alt_vip_vfb_0" instantiated alt_au "vfb_writer_packet_write_address_au"
Info (12250): Vfb_writer_overflow_flag_reg: "alt_vip_vfb_0" instantiated alt_reg "vfb_writer_overflow_flag_reg"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Vfb_writer_length_counter_au_enable_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxhot16 "vfb_writer_length_counter_au_enable_muxinst"
Info (12250): Din: "alt_vip_vfb_0" instantiated alt_avalon_st_input "din"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Dout: "alt_vip_vfb_0" instantiated alt_avalon_st_output "dout"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Pc0: "alt_vip_vfb_0" instantiated alt_pc "pc0"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Fu_id_4494_line325_93: "alt_vip_vfb_0" instantiated alt_cmp "fu_id_4494_line325_93"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Clocksource: "alt_vip_vfb_0" instantiated alt_cusp_testbench_clock "clocksource"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/UKGC/AppData/Local/Temp/alt9514_1462215685680621141.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.06.06 03:20:59 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.06.06 03:20:59 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Plaintext license not found.
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.06.06 03:21:00 (*)     Testbench
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)     Instruction decoding
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)       Instruction fields
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)       Instruction decodes
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)       Instruction controls
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)     Pipeline frontend
Info (12250): Cpu: # 2023.06.06 03:21:01 (*)     Pipeline backend
Info (12250): Cpu: # 2023.06.06 03:21:03 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.06.06 03:21:04 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2023.06.06 03:21:05 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "Qsys" with 68 modules, 143 files
Info (12249): Finished elaborating Platform Designer system entity "Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/rgb_hsv_conversion.v
    Info (12023): Found entity 1: rgb_to_hsv File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/rgb_hsv_conversion.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v
    Info (12023): Found entity 1: STREAM_REG File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/STREAM_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v
    Info (12023): Found entity 1: DE10_LITE_D8M_VIP File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v
    Info (12023): Found entity 1: STREAM_REG_TEST File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v
    Info (12023): Found entity 1: MSG_FIFO File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/MSG_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/EEE_IMGPROC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/i2c_slave.v
    Info (12023): Found entity 1: i2c File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: Qsys File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v
    Info (12023): Found entity 1: Bayer2RGB File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v
    Info (12023): Found entity 1: Bayer_LineBuffer File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer_linebuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v
    Info (12023): Found entity 1: CAMERA_Bayer File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_bayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v
    Info (12023): Found entity 1: CAMERA_RGB File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_rgb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/f_vcm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v
    Info (12023): Found entity 1: I2C_VCM_Config File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_config.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v
    Info (12023): Found entity 1: I2C_VCM_Controller File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 52
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 13
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0_tb File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 10
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v
    Info (12023): Found entity 1: Qsys_altpll_0_dffpipe_l2c File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: Qsys_altpll_0_stdsync_sv6 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: Qsys_altpll_0_altpll_u3t2 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: Qsys_altpll_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: Qsys_irq_mapper File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v
    Info (12023): Found entity 1: Qsys_jtag_uart_sim_scfifo_w File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_jtag_uart_scfifo_w File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Qsys_jtag_uart_sim_scfifo_r File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Qsys_jtag_uart_scfifo_r File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Qsys_jtag_uart File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v
    Info (12023): Found entity 1: Qsys_key File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v
    Info (12023): Found entity 1: Qsys_led File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v
    Info (12023): Found entity 1: Qsys_mipi_pwdn_n File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_001 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_002 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_006 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_demux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_mux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_002 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_demux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_mux File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v
    Info (12023): Found entity 1: Qsys_nios2_gen2 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 89
    Info (12023): Found entity 3: Qsys_nios2_gen2_cpu_bht_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 158
    Info (12023): Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 227
    Info (12023): Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 293
    Info (12023): Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 359
    Info (12023): Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 425
    Info (12023): Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 494
    Info (12023): Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 562
    Info (12023): Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 708
    Info (12023): Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1001
    Info (12023): Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1262
    Info (12023): Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1451
    Info (12023): Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1634
    Info (12023): Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1702
    Info (12023): Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1784
    Info (12023): Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1856
    Info (12023): Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1899
    Info (12023): Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1946
    Info (12023): Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2432
    Info (12023): Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2455
    Info (12023): Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2525
    Info (12023): Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2542
    Info (12023): Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2635
    Info (12023): Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2700
    Info (12023): Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2881
    Info (12023): Found entity 27: Qsys_nios2_gen2_cpu File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_mult_cell File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_test_bench File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: Qsys_onchip_memory2_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v
    Info (12023): Found entity 1: Qsys_sdram_input_efifo_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v
    Info (12023): Found entity 1: Qsys_sdram_test_component_ram_module File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram_test_component File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v
    Info (12023): Found entity 1: Qsys_sw File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v
    Info (12023): Found entity 1: Qsys_sysid_qsys File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v
    Info (12023): Found entity 1: Qsys_timer File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_timer.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v
    Info (12023): Found entity 1: Qsys_uart_0_tx File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 21
    Info (12023): Found entity 2: Qsys_uart_0_rx_stimulus_source File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 194
    Info (12023): Found entity 3: Qsys_uart_0_rx File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 288
    Info (12023): Found entity 4: Qsys_uart_0_regs File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 547
    Info (12023): Found entity 5: Qsys_uart_0 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v
    Info (12023): Found entity 1: TERASIC_AUTO_FOCUS File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_auto_focus.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v
    Info (12023): Found entity 1: TERASIC_CAMERA File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_camera.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v
    Info (12023): Found entity 1: add2 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v
    Info (12023): Found entity 1: add4 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add4.v Line: 39
Info (12021): Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd
    Info (12022): Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 36
    Info (12022): Found design unit 2: alt_cusp181_addsubcarry-RTL File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 155
    Info (12023): Found entity 1: alt_cusp181_asc_carrypropagator File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 28
    Info (12023): Found entity 2: alt_cusp181_addsubcarry File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd
    Info (12022): Found design unit 1: alt_cusp181_atlantic_reporter-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd Line: 39
    Info (12023): Found entity 1: alt_cusp181_atlantic_reporter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_au.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_AU-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_au.vhd Line: 51
    Info (12023): Found entity 1: ALT_CUSP181_AU File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_au.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 92
    Info (12023): Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd
    Info (12022): Found design unit 1: alt_cusp181_avalon_st_input-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd Line: 59
    Info (12023): Found entity 1: alt_cusp181_avalon_st_input File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd Line: 66
    Info (12023): Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd
    Info (12022): Found design unit 1: alt_cusp181_clock_reset-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd Line: 33
    Info (12023): Found entity 1: alt_cusp181_clock_reset File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_cmp.vhd
    Info (12022): Found design unit 1: alt_cusp181_cmp-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_cmp.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp181_cmp File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_cmp.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_fifo-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp181_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp181_fifo_usedw_calculator File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_general_fifo-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 57
    Info (12023): Found entity 1: alt_cusp181_general_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_cusp181_gray_clock_crosser-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp181_gray_clock_crosser File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_logic_fifo-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd Line: 52
    Info (12023): Found entity 1: alt_cusp181_logic_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd
    Info (12022): Found design unit 1: alt_cusp181_muxbin2-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd Line: 23
    Info (12023): Found entity 1: alt_cusp181_muxbin2 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd
    Info (12022): Found design unit 1: alt_cusp181_muxhot16-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp181_muxhot16 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_cusp181_one_bit_delay-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp181_one_bit_delay File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp181_package.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_PACKAGE (altera) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_package.vhd Line: 19
    Info (12022): Found design unit 2: ALT_CUSP181_PACKAGE-body File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_package.vhd Line: 3655
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pc.vhd
    Info (12022): Found design unit 1: alt_cusp181_pc-syn File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 58
    Info (12023): Found entity 1: alt_cusp181_pc File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp181_pulling_width_adapter-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp181_pulling_width_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp181_pushing_width_adapter-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp181_pushing_width_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_ram_fifo-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 56
    Info (12023): Found entity 1: alt_cusp181_ram_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_reg.vhd
    Info (12022): Found design unit 1: alt_cusp181_reg-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_reg.vhd Line: 41
    Info (12023): Found entity 1: alt_cusp181_reg File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_reg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd Line: 38
    Info (12023): Found entity 1: alt_cusp181_std_logic_vector_delay File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_top.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v
    Info (12023): Found entity 1: i2c_opencores File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_opencores.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/rgb_fifo.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 682
Info (12127): Elaborating entity "DE10_LITE_D8M_VIP" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE10_LITE_D8M_VIP.v(40) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 40
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_D8M_VIP.v(54) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 54
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_D8M_VIP.v(56) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 56
Warning (10034): Output port "MIPI_MCLK" at DE10_LITE_D8M_VIP.v(71) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 71
Warning (10665): Bidirectional port "ARDUINO_IO[13]" at DE10_LITE_D8M_VIP.v(61) has a one-way connection to bidirectional port "ARDUINO_IO[15]" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 61
Warning (10665): Bidirectional port "ARDUINO_IO[12]" at DE10_LITE_D8M_VIP.v(61) has a one-way connection to bidirectional port "ARDUINO_IO[14]" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 61
Info (12128): Elaborating entity "Qsys" for hierarchy "Qsys:u0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 188
Info (12128): Elaborating entity "EEE_IMGPROC" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 228
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(198): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 198
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(202): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 202
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(206): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 206
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(273): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 273
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(274): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 274
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(275): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 275
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(305): truncated value with size 32 to match size of target (8) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 305
Warning (10230): Verilog HDL assignment warning at eee_imgproc.v(309): truncated value with size 32 to match size of target (8) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 309
Warning (10270): Verilog HDL Case Statement warning at eee_imgproc.v(329): incomplete case statement has no default case item File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Warning (10240): Verilog HDL Always Construct warning at eee_imgproc.v(329): inferring latch(es) for variable "msg_buf_in", which holds its previous value in one or more paths through the always construct File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Warning (10240): Verilog HDL Always Construct warning at eee_imgproc.v(329): inferring latch(es) for variable "msg_buf_wr", which holds its previous value in one or more paths through the always construct File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_wr" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[0]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[1]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[2]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[3]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[4]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[5]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[6]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[7]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[8]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[9]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[10]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[11]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[12]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[13]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[14]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[15]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[16]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[17]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[18]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[19]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[20]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[21]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[22]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[23]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[24]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[25]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[26]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[27]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[28]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[29]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[30]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (10041): Inferred latch for "msg_buf_in[31]" at eee_imgproc.v(329) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 329
Info (12128): Elaborating entity "rgb_to_hsv" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|rgb_to_hsv:hsv_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 364
Warning (10230): Verilog HDL assignment warning at rgb_hsv_conversion.v(123): truncated value with size 14 to match size of target (8) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/rgb_hsv_conversion.v Line: 123
Info (10264): Verilog HDL Case Statement information at rgb_hsv_conversion.v(134): all case item expressions in this case statement are onehot File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/rgb_hsv_conversion.v Line: 134
Warning (10230): Verilog HDL assignment warning at rgb_hsv_conversion.v(170): truncated value with size 16 to match size of target (8) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/rgb_hsv_conversion.v Line: 170
Info (12128): Elaborating entity "MSG_FIFO" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 376
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/MSG_FIFO.v Line: 78
Info (12130): Elaborated megafunction instantiation "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/MSG_FIFO.v Line: 78
Info (12133): Instantiated megafunction "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/MSG_FIFO.v Line: 78
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9a21.tdf
    Info (12023): Found entity 1: scfifo_9a21 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/scfifo_9a21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9a21" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s121.tdf
    Info (12023): Found entity 1: a_dpfifo_s121 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s121" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/scfifo_9a21.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf
    Info (12023): Found entity 1: altsyncram_38b1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_38b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_38b1" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|altsyncram_38b1:FIFOram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf
    Info (12023): Found entity 1: cmpr_b78 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cmpr_b78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cmpr_b78:almost_full_comparer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 53
Info (12128): Elaborating entity "cmpr_b78" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cmpr_b78:three_comparison" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_mka.tdf Line: 25
Info (12128): Elaborating entity "cntr_mka" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_mka:rd_ptr_msb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf
    Info (12023): Found entity 1: cntr_3l6 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_3l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_3l6" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_3l6:usedw_counter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_nka.tdf Line: 25
Info (12128): Elaborating entity "cntr_nka" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|MSG_FIFO:MSG_FIFO_inst|scfifo:scfifo_component|scfifo_9a21:auto_generated|a_dpfifo_s121:dpfifo|cntr_nka:wr_ptr" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_s121.tdf Line: 57
Info (12128): Elaborating entity "STREAM_REG" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|STREAM_REG:in_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 389
Info (12128): Elaborating entity "i2c" for hierarchy "Qsys:u0|EEE_IMGPROC:eee_imgproc_0|i2c:i2c_slave" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 481
Warning (10858): Verilog HDL warning at I2C_SLAVE.v(63): object reg_04 used but never assigned File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 63
Warning (10858): Verilog HDL warning at I2C_SLAVE.v(63): object reg_05 used but never assigned File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 63
Warning (10030): Net "reg_04" at I2C_SLAVE.v(63) has no driver or initial value, using a default initial value '0' File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 63
Warning (10030): Net "reg_05" at I2C_SLAVE.v(63) has no driver or initial value, using a default initial value '0' File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 63
Warning (10034): Output port "LEDR[13..11]" at I2C_SLAVE.v(45) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 45
Warning (10034): Output port "LEDR[9..8]" at I2C_SLAVE.v(45) has no driver File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/I2C_SLAVE.v Line: 45
Info (12128): Elaborating entity "TERASIC_AUTO_FOCUS" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 255
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_auto_focus.v Line: 271
Warning (10230): Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 29
Warning (10230): Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 55
Info (12128): Elaborating entity "F_VCM" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 96
Warning (10230): Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/f_vcm.v Line: 43
Info (12128): Elaborating entity "I2C_VCM_Config" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_auto_focus.v Line: 293
Warning (10230): Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_config.v Line: 86
Info (12128): Elaborating entity "I2C_VCM_Controller" for hierarchy "Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_config.v Line: 104
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 73
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 72
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 85
Info (12128): Elaborating entity "TERASIC_CAMERA" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 272
Info (12128): Elaborating entity "CAMERA_RGB" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_camera.v Line: 81
Info (12128): Elaborating entity "CAMERA_Bayer" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_rgb.v Line: 66
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_bayer.v Line: 61
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_bayer.v Line: 90
Info (12128): Elaborating entity "Bayer2RGB" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_rgb.v Line: 88
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 167
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 288
Info (12128): Elaborating entity "Bayer_LineBuffer" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 86
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer_linebuffer.v Line: 67
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "power_up_state" = "CLEARED"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/shift_taps_3021.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3021.tdf
    Info (12023): Found entity 1: shift_taps_3021 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/shift_taps_3021.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_3021" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf
    Info (12023): Found entity 1: altsyncram_cic1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_cic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cic1" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|altsyncram_cic1:altsyncram2" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/shift_taps_3021.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8f.tdf
    Info (12023): Found entity 1: cntr_p8f File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_p8f.tdf Line: 27
Info (12128): Elaborating entity "cntr_p8f" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/shift_taps_3021.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tsb.tdf
    Info (12023): Found entity 1: cmpr_tsb File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cmpr_tsb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tsb" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_p8f:cntr1|cmpr_tsb:cmpr6" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_p8f.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fog.tdf
    Info (12023): Found entity 1: cntr_fog File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_fog.tdf Line: 25
Info (12128): Elaborating entity "cntr_fog" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3021:auto_generated|cntr_fog:cntr3" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/shift_taps_3021.tdf Line: 41
Info (12128): Elaborating entity "add4" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 139
Info (12128): Elaborating entity "parallel_add" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add4.v Line: 69
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add4.v Line: 69
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add4.v Line: 69
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "4"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf
    Info (12023): Found entity 1: par_add_1ae File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/par_add_1ae.tdf Line: 24
Info (12128): Elaborating entity "par_add_1ae" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_1ae:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "add2" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 156
Info (12128): Elaborating entity "parallel_add" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add2.v Line: 63
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add2.v Line: 63
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add2.v Line: 63
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_u9e.tdf
    Info (12023): Found entity 1: par_add_u9e File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/par_add_u9e.tdf Line: 24
Info (12128): Elaborating entity "par_add_u9e" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_u9e:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "rgb_fifo" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_camera.v Line: 156
Info (12128): Elaborating entity "dcfifo" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/rgb_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/rgb_fifo.v Line: 87
Info (12133): Instantiated megafunction "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/rgb_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6kh1.tdf
    Info (12023): Found entity 1: dcfifo_6kh1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_6kh1" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_uh6.tdf
    Info (12023): Found entity 1: a_graycounter_uh6 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_graycounter_uh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_uh6" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_uh6:rdptr_g1p" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qvb.tdf
    Info (12023): Found entity 1: a_graycounter_qvb File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_graycounter_qvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_qvb" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|a_graycounter_qvb:wrptr_g1p" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r541.tdf
    Info (12023): Found entity 1: altsyncram_r541 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_r541.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r541" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|altsyncram_r541:fifo_ram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3h5.tdf
    Info (12023): Found entity 1: cmpr_3h5 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cmpr_3h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3h5" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_3h5:rdempty_eq_comp1_lsb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf
    Info (12023): Found entity 1: cmpr_2h5 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cmpr_2h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2h5" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|cmpr_2h5:rdempty_eq_comp1_msb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "Qsys:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_6kh1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_6kh1.tdf Line: 84
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 325
Warning (10036): Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object "start_of_vsync" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 299
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 392
Info (12128): Elaborating entity "alt_vipitc131_common_trigger_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 408
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_control" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 446
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_mode_banks" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 514
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_calculate_mode" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 161
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 607
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 619
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 722
Info (12128): Elaborating entity "alt_vipitc131_common_fifo" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 944
Info (12128): Elaborating entity "dcfifo" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12133): Instantiated megafunction "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 82
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "644"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_isj1.tdf
    Info (12023): Found entity 1: dcfifo_isj1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 46
Info (12128): Elaborating entity "dcfifo_isj1" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_gray2bin_tsa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_graycounter_sh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_graycounter_ovb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf
    Info (12023): Found entity 1: altsyncram_uc61 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_uc61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uc61" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf
    Info (12023): Found entity 1: cmpr_1h5 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cmpr_1h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1h5" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/dcfifo_isj1.tdf Line: 100
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_statemachine" for hierarchy "Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 1093
Info (12128): Elaborating entity "Qsys_alt_vip_vfb_0" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 351
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_l_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1041
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1055
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_packet_write_address_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1067
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_first_packet_id_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1123
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_next_to_last_packet_id_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1169
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_overflow_trigger_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1211
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_overflow_flag_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1257
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:vfb_writer_length_counter_au_enable_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1282
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_length_counter_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1299
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_word_counter_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1357
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_word_counter_trigger_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1418
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_field_width_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1446
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_field_height_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1469
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:vfb_writer_field_interlace_reg_d_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1494
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_field_interlace_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1520
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1555
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_writer_write_address_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1573
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_just_read_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1617
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_read_address_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1640
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_packet_read_address_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1683
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_current_packet_id_au" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1733
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:din_takeb_trigger_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1759
Info (12128): Elaborating entity "alt_cusp181_avalon_st_input" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_st_input:din" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1774
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:dout_wdata_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1827
Info (12128): Elaborating entity "alt_cusp181_avalon_st_output" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_st_output:dout" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1871
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:read_master_len_be_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1936
Info (12128): Elaborating entity "alt_cusp181_avalon_mm_bursting_master_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 1948
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(176): object "wdata_fifo_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 176
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 179
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 180
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(181): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_data" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_q" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object "rdata_fifo_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 209
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 214
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object "writing" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object "reading" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object "wdata_en" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 236
Info (12128): Elaborating entity "alt_cusp181_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 459
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(232): object "ram_fifo_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 232
Info (12128): Elaborating entity "alt_cusp181_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp181_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator|alt_cusp181_one_bit_delay:\single_clock_gen:rdreq_delayer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 91
Info (12128): Elaborating entity "alt_cusp181_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator|alt_cusp181_one_bit_delay:\single_clock_gen:wrreq_delayer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 108
Info (12128): Elaborating entity "alt_cusp181_ram_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object "port_a_q" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5l1.tdf
    Info (12023): Found entity 1: altsyncram_c5l1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_c5l1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c5l1" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (287013): Variable or input pin "data_b" is defined but never used. File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_c5l1.tdf Line: 36
Info (12128): Elaborating entity "alt_cusp181_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:cmd_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 571
Info (12128): Elaborating entity "alt_cusp181_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp181_logic_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:read_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_logic_fifo:\single_clock_small_gen:logic_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 207
Info (12128): Elaborating entity "alt_cusp181_pulling_width_adapter" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pulling_width_adapter:read_master_pull" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2018
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 98
Warning (10296): VHDL warning at alt_cusp181_pulling_width_adapter.vhd(98): ignored assignment of value to null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 98
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(110): subtype or type has null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 110
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(114): subtype or type has null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 114
Warning (10296): VHDL warning at alt_cusp181_pulling_width_adapter.vhd(114): ignored assignment of value to null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 114
Warning (10445): VHDL Subtype or Type Declaration warning at alt_cusp181_pulling_width_adapter.vhd(143): subtype or type has null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 143
Info (12128): Elaborating entity "alt_cusp181_avalon_mm_bursting_master_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2074
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(175): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 175
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(177): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 177
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(189): object "rdata_fifo_wrusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(190): object "rdata_fifo_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(191): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(192): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_wrreq" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 195
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(196): object "rdata_fifo_data" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 196
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_rdreq" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(198): object "rdata_fifo_q" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(201): object "rdata_fifo_wrusedw_safe" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(202): object "rdata_fifo_has_space_next_threshold" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(203): object "rdata_fifo_has_space_next" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 203
Warning (10540): VHDL Signal Declaration warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal "rdata_fifo_space_available" because signal was never assigned a value File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(209): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 209
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(211): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 214
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(226): object "reading" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_avalon_mm_bursting_master_fifo.vhd(236): object "rdata_en" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 236
Info (12128): Elaborating entity "alt_cusp181_general_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 571
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(111): object "rdreq_delay" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_general_fifo.vhd(268): object "logic_fifo_full" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 268
Info (12128): Elaborating entity "alt_cusp181_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 160
Info (12128): Elaborating entity "alt_cusp181_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator|alt_cusp181_one_bit_delay:\single_clock_gen:wrreq_delayer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 108
Info (12128): Elaborating entity "alt_cusp181_ram_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at alt_cusp181_ram_fifo.vhd(130): object "port_a_q" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80l1.tdf
    Info (12023): Found entity 1: altsyncram_80l1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_80l1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_80l1" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (287013): Variable or input pin "data_b" is defined but never used. File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_80l1.tdf Line: 36
Info (12128): Elaborating entity "alt_cusp181_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 200
Info (12128): Elaborating entity "alt_cusp181_logic_fifo" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 282
Info (12128): Elaborating entity "alt_cusp181_fifo_usedw_calculator" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp181_fifo_usedw_calculator:usedw_calculator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd Line: 81
Info (12128): Elaborating entity "alt_cusp181_one_bit_delay" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_avalon_mm_bursting_master_fifo:write_master|alt_cusp181_general_fifo:cmd_fifo|alt_cusp181_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 322
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:write_master_push_input_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2145
Info (12128): Elaborating entity "alt_cusp181_pushing_width_adapter" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pushing_width_adapter:write_master_push" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2157
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2184
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_packets_sample_length_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2210
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_packets_word_length_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2261
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_packets_sample_length_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2284
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_packets_word_length_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2307
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:packetdimensions_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2344
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:packetdimensions_reg_131" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2381
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:packetdimensions_reg_1312" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2418
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:packetdimensions_reg_1313" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2455
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2492
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_153" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2529
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1532" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2566
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1533" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2603
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1534" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2640
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1535" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2677
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1536" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2700
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1537" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2723
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:output_reg_1538" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2746
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:pc0_usenextpc_trigger_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2767
Info (12128): Elaborating entity "alt_cusp181_pc" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2801
Warning (10296): VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 30
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 606
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qll.tdf
    Info (12023): Found entity 1: cntr_qll File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_qll.tdf Line: 25
Info (12128): Elaborating entity "cntr_qll" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc0|LPM_COUNTER:\d2:lpm_counter_component|cntr_qll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "alt_cusp181_muxhot16" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxhot16:pc1_usenextpc_trigger_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2921
Info (12128): Elaborating entity "alt_cusp181_pc" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_pc:pc1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 2958
Warning (10296): VHDL warning at alt_cusp181_pc.vhd(30): ignored assignment of value to null range File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 30
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3077
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_buffer_reply_id_3148_line162" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3089
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_buffer_id_3153_line170" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3126
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:msg_field_width_id_3157_line172_d_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3151
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_field_width_id_3157_line172" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3163
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_field_height_id_3161_line174" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3200
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_field_interlace_id_3165_line176" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3237
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_samples_in_field_id_3169_line178" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3274
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_words_in_field_id_3173_line180" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3311
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_first_packet_id_3177_line222" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3348
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:msg_next_to_last_packet_id_3181_line223" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3385
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_buffer_id_3185_line228" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3408
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:write_to_read_buf_id_3188_line153" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3431
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:write_to_read_ack_id_3191_line164" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3454
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_writer_packet_base_address_0_id_3194_line204" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3477
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:isnotimagedata_0_id_3196_line144" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3500
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:iscontrolpacket_0_id_3198_line202" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3523
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:no_last_burst_0_id_3200_line301" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3546
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:no_last_burst_0_id_3204_line585" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3569
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond588_0_id_3206" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3592
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:drop_0_id_3208_line345" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3615
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:loop_repeat_0_id_3210_line367" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3638
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:burst_trigger_0_id_3212_line563" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3661
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond568_0_id_3214" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3684
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond290_0_id_3218" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3707
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_buffer_id_3220_line865" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3730
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:read_to_write_ack_id_3223_line156" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3753
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:read_to_write_buf_id_3226_line160" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3776
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_field_width_0_id_3229_line773" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3799
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_samples_in_field_0_id_3231_line889" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3822
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_field_height_0_id_3233_line775" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3845
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_words_in_field_0_id_3235_line891" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3868
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_field_interlace_0_id_3237_line777" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3891
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3914
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:reader_packets_sample_length_0_id_3241_line878" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3937
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:reader_packets_word_length_0_id_3243_line880" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3960
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_packet_base_address_0_id_3245_line873" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 3983
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:wrap_packet_id_id_3247_line1077" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4010
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_length_cnt_3_id_3250_line897" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4038
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:vfb_reader_word_cnt_0_id_3252_line898" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4061
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_length_cnt_4_id_3254_line897" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4084
Info (12128): Elaborating entity "alt_cusp181_muxbin2" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4114
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_length_cnt_id_3256_line897" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4126
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:repeat_0_id_3259_line1140" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4154
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:loop_repeat_0_id_3261_line1148" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4177
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1203_0_id_3263" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4200
Info (12128): Elaborating entity "alt_cusp181_au" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_au:vfb_reader_length_cnt_id_3265_line897" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4237
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1113_0_id_3268" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4265
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4494_line325_93" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4284
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4510_line325_52" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4301
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4526_line201_52" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4318
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4696_line202_58" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4335
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4890_line330_94" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4352
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4899_line331_96" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4369
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_4982_line639_55" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4386
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_5210_line696_38" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4403
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_5669_line510_66" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4420
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_5804_line563_105" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4437
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_5987_line933_38" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4454
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6225_line1062_114" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4471
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6241_line1063_112" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4488
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6257_line1078_53" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4505
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6266_line1094_53" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4522
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6323_line1188_29" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4539
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6458_line1248_53" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4556
Info (12128): Elaborating entity "alt_cusp181_cmp" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_cmp:fu_id_6704_line1126_52" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4573
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:ispreviousendpacket_0_comb_id_7828" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4844
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_1_comb_id_7831" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4867
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_2_1_comb_id_7834" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4890
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_2_comb_id_7837" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4913
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:ispreviousendpacket_1_comb_id_7840" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4936
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadaccesswire_3_comb_id_7843" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4959
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadaccesswire_4_comb_id_7846" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 4982
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_4_comb_id_7849" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5005
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_2_2_comb_id_7852" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5028
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_5_comb_id_7855" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5051
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:ispreviousendpacket_2_comb_id_7858" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5074
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadaccesswire_6_comb_id_7861" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5097
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadaccesswire_7_comb_id_7864" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5120
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_7_comb_id_7867" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5143
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_2_3_comb_id_7870" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5166
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:justreadqueue_1_8_comb_id_7873" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5189
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:word_counter_trigger_flag_0_comb_id_7876" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5212
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_2226_comb_id_7879" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5235
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_2226_comb_0_id_7882" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5258
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_4405_comb_id_7885" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5281
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_4407_comb_id_7888" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5304
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_3252_comb_id_7894" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5327
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_3252_comb_0_id_7897" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5350
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_4420_comb_id_7900" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5373
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:op_4421_comb_id_7903" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5396
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1113_0_stage_1_id_7906" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5419
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1113_0_stage_2_id_7909" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5442
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1113_0_stage_3_id_7912" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5465
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:empty_image_0_comb_id_7915" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5488
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1203_0_stage_1_id_7918" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5511
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1203_0_stage_2_id_7921" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5534
Info (12128): Elaborating entity "alt_cusp181_reg" for hierarchy "Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp181_reg:cond1203_0_stage_3_id_7924" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 5557
Info (12128): Elaborating entity "Qsys_altpll_0" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 378
Info (12128): Elaborating entity "Qsys_altpll_0_stdsync_sv6" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 300
Info (12128): Elaborating entity "Qsys_altpll_0_dffpipe_l2c" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "Qsys_altpll_0_altpll_u3t2" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 306
Info (12128): Elaborating entity "i2c_opencores" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 392
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_opencores.v Line: 70
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_top.v Line: 253
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_byte_ctrl.v Line: 164
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 361
Info (12128): Elaborating entity "Qsys_jtag_uart" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 419
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_w" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_r" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Qsys_key" for hierarchy "Qsys:u0|Qsys_key:key" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 427
Info (12128): Elaborating entity "Qsys_led" for hierarchy "Qsys:u0|Qsys_led:led" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 438
Info (12128): Elaborating entity "Qsys_mipi_pwdn_n" for hierarchy "Qsys:u0|Qsys_mipi_pwdn_n:mipi_pwdn_n" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 449
Info (12128): Elaborating entity "Qsys_nios2_gen2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 491
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 69
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_test_bench" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 6000
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7002
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_2uc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7068
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf
    Info (12023): Found entity 1: altsyncram_1lc1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_1lc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1lc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_bht_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7266
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_a_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8223
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_b_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8241
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_mult_cell" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8826
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9248
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_9tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9314
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_victim_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9426
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 10283
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_debug" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 632
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_break" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3128
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_xbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3151
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3178
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_itrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3216
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dtrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3231
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_td_mode" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1752
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3246
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2065
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2074
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2083
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_pib" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3251
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_im" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3265
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_avalon_reg" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3284
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_ocimem" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3304
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ociram_sp_ram_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_wrapper" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3406
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_tck" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_sysclk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Qsys_onchip_memory2_0" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 505
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf
    Info (12023): Found entity 1: altsyncram_7pc1 File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_7pc1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_7pc1" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_7pc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/altsyncram_7pc1.tdf Line: 44
Info (12128): Elaborating entity "Qsys_sdram" for hierarchy "Qsys:u0|Qsys_sdram:sdram" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 528
Info (12128): Elaborating entity "Qsys_sdram_input_efifo_module" for hierarchy "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 298
Info (12128): Elaborating entity "Qsys_sw" for hierarchy "Qsys:u0|Qsys_sw:sw" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 536
Info (12128): Elaborating entity "Qsys_sysid_qsys" for hierarchy "Qsys:u0|Qsys_sysid_qsys:sysid_qsys" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 543
Info (12128): Elaborating entity "Qsys_timer" for hierarchy "Qsys:u0|Qsys_timer:timer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 554
Info (12128): Elaborating entity "Qsys_uart_0" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 569
Info (12128): Elaborating entity "Qsys_uart_0_tx" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 867
Info (12128): Elaborating entity "Qsys_uart_0_rx" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 885
Info (12128): Elaborating entity "Qsys_uart_0_rx_stimulus_source" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 366
Info (12128): Elaborating entity "Qsys_uart_0_regs" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 916
Info (12128): Elaborating entity "Qsys_mm_interconnect_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 675
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1220
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1344
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1536
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1728
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1792
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1856
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1920
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2304
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2385
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2466
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2550
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2591
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 3257
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4564
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4580
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4596
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_006" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4660
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_006_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_006:router_006|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4886
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4936
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5043
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5066
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5083
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux_004" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5157
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5367
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_004" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5441
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_005" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5458
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5741
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5764
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5798
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5929
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_mm_interconnect_1" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 700
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 239
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 299
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 363
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 444
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 525
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 609
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 650
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 691
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 707
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 739
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 789
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1) File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 806
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 846
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 869
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 886
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 969
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 1035
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 1064
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_irq_mapper" for hierarchy "Qsys:u0|Qsys_irq_mapper:irq_mapper" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 711
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 774
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_001" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 837
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_002" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 900
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 200
Warning (12020): Port "jdo" on the entity instantiation of "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3216
Error (12002): Port "eee_imgproc_0_conduit_i2c_scl" does not exist in macrofunction "u0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 188
Error (12002): Port "eee_imgproc_0_conduit_i2c_sda" does not exist in macrofunction "u0" File: C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 188
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/output_files/DE10_LITE_D8M_VIP.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 109 warnings
    Error: Peak virtual memory: 5095 megabytes
    Error: Processing ended: Tue Jun 06 03:21:38 2023
    Error: Elapsed time: 00:01:33
    Error: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/UKGC/Desktop/EEEBalanceBug/FPGA/R_DETECT/output_files/DE10_LITE_D8M_VIP.map.smsg.


