# RISC-V-Architecture-Simulator
RISC V Architecture Simulator with Custom Memory (L1-L2 Cache, DRAM), Custom Pipeline ( In-Order Issue and Out-of-Order Execution). 

# Steps to Run

1. Open SRC directory in terminal
2. Run the command: g++ main.cpp Pipeline.cpp Fetch.cpp Decode.cpp Execute.cpp ROB.cpp RAT.cpp -o arc
3. Then Run: ./arc
   
