<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>SEC Document</title><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 .s1 { color: black; font-family:"Times New Roman", serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .p, p { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; margin:0pt; }
 .a, a { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .s2 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 0.5pt; }
 .s3 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .s4 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 5.5pt; vertical-align: 2pt; }
 li {display: block; }
 #l1 {padding-left: 0pt; }
 #l1> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l2 {padding-left: 0pt; }
 #l2> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l3 {padding-left: 0pt; }
 #l3> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l4 {padding-left: 0pt; }
 #l4> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l5 {padding-left: 0pt; }
 #l5> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l6 {padding-left: 0pt; }
 #l6> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l7 {padding-left: 0pt; }
 #l7> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l8 {padding-left: 0pt; }
 #l8> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l9 {padding-left: 0pt; }
 #l9> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l10 {padding-left: 0pt; }
 #l10> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l11 {padding-left: 0pt; }
 #l11> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 #l12 {padding-left: 0pt; }
 #l12> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 li {display: block; }
 #l13 {padding-left: 0pt;counter-reset: n1 1; }
 #l13> li:before {counter-increment: n1; content: "("counter(n1, decimal)") "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l13> li:first-child:before {counter-increment: n1 0;  }
 #l14 {padding-left: 0pt; }
 #l14> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
</style></head><body><h1 style="padding-top: 4pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">PART I</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">FORWARD-LOOKING STATEMENTS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">This Annual Report on Form 10-K contains forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. Forward-looking statements may be found throughout this Annual Report and particularly in Items 1. &quot;Business&quot; and 3. &quot;Legal Proceedings&quot; which contain discussions concerning our development efforts, strategy, new product introductions, backlog and litigation. Forward-looking statements involve numerous known and unknown risks and uncertainties that could cause actual results to differ materially and adversely from those expressed or implied. Such risks include, but are not limited to, those discussed throughout this document as well as in Item 1A. &quot;Risk Factors.&quot; Often, forward-looking statements can be identified by the use of forward-looking words, such as &quot;may,&quot; &quot;will,&quot; &quot;could,&quot; &quot;should,&quot; &quot;expect,&quot; &quot;believe,&quot; &quot;anticipate,&quot; &quot;estimate,&quot; &quot;continue,&quot; &quot;plan,&quot; &quot;intend,&quot; &quot;project&quot; and other similar terminology, or the negative of such terms. We disclaim any responsibility to update or revise any forward-looking statement provided in this Annual Report or in any of our other communications for any reason.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">ITEM 1. BUSINESS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Xilinx, Inc. (Xilinx, the Company or we) designs and develops programmable devices and associated technologies, including:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><ul id="l1"><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">integrated circuits (ICs) in the form of programmable logic devices (PLDs), including programmable System on Chips (SoCs) and three-dimensional ICs (3D ICs);</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">software design tools to program the PLDs;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">targeted reference designs;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">printed circuit boards; and</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">intellectual property (IP), which consists of Xilinx and various third-party verification and IP cores.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">In addition to its programmable platforms, Xilinx provides design services, customer training, field engineering and technical support.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our PLDs include field programmable gate arrays (FPGAs), complex programmable logic devices (CPLDs) that our customers program to perform desired logic functions, and programmable SoCs, which combine industry standard ARM processor-based systems with programmable logic in a single device. We also design and develop 3D ICs, which consist of a combination of FPGAs, transceivers and a wide memory interface in a single package to exceed the capacity and bandwidth of monolithic devices. Our product portfolio is designed to provide high integration and quick time-to-market for electronic equipment manufacturers in end markets such as wireline and wireless communications, industrial, scientific and medical, aerospace and defense, audio, video and broadcast, consumer, automotive and test and measurement.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We sell our products and services through independent domestic and foreign distributors and through direct sales to original equipment manufacturers (OEMs) and electronic manufacturing service providers (EMS). Sales are generated by these independent distributors, independent sales representative or our direct sales organization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="http://www.xilinx.com/" class="a" target="_blank">Xilinx was founded and incorporated in California in February 1984. In April 1990, the Company was reincorporated in Delaware. Our corporate facilities and executive offices are located at 2100 Logic Drive, San Jose, California 95124, and our website address is </a><a href="http://www.xilinx.com/" target="_blank">www.xilinx.com.</a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Industry Overview</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">There are three principal types of ICs used in most digital electronic systems: processors, which generally are utilized for control and computing tasks; memory devices, which are used for storing program instructions and data; and logic devices, which generally are used to manage the interchange and manipulation of digital signals within a system. Xilinx designs and develops PLDs, a type of logic device. Alternatives to PLDs may include application specific integrated circuits (ASICs) and application specific standard products (ASSPs). PLDs, ASICs and ASSPs may be utilized in many of the same types of electronic systems. However, differences in unit pricing, development cost, product performance, reliability, power consumption, capacity, features and functionality, ease of use and time-to-market determine which devices are best-suited for specific applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">3</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_001.png"/></span></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">PLDs have key competitive advantages over ASICs and ASSPs, including:</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">Faster time-to-market and increased design flexibility. Both of these advantages are enabled by Xilinx desktop software which allows users to implement and revise their designs quickly. In contrast, ASICs and ASSPs require significant development time and offer limited, if any, flexibility to make design changes.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">PLDs are standard components. This means that the same device can be sold to many different users for a myriad of applications. In sharp contrast, ASICs and ASSPs are customized for an individual user or a specific application.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">PLDs are generally disadvantaged in terms of relative device size when compared to chips that are designed to perform a fixed function in a single or small set of applications. ASICs and ASSPs tend to be smaller than PLDs performing the same fixed function, resulting in a lower unit cost. However, there is a high fixed cost associated with ASIC and ASSP development that is not applicable to PLD customers. This fixed cost of ASIC and ASSP development is expected to significantly increase on next generation technology nodes. From a total cost of development perspective, ASICs and ASSPs have generally been more cost effective when used in high-volume production, and PLDs have generally been more cost effective when used in low- to mid-volume production. However, we expect PLDs to be able to address higher volume applications and gain market share from ASIC and ASSP suppliers as the fixed cost of ASIC and ASSP development increases on next generation technology nodes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">An overview of typical PLD end market applications for our products is shown in the following table:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-bottom: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">End Markets Sub-Segments Applications</h1><p class="s2" style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="191" height="1" alt="image" src="頁面擷取自-2016/Image_002.png"/></span> <span><img width="191" height="1" alt="image" src="頁面擷取自-2016/Image_003.png"/></span> <span><img width="310" height="1" alt="image" src="頁面擷取自-2016/Image_004.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:5.00167pt" cellspacing="0"><tr style="height:25pt"><td style="width:128pt"><p class="s3" style="padding-left: 2pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Communications &amp; Data Center</p></td><td style="width:149pt"><p class="s3" style="padding-left: 23pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Wireless</p></td><td style="width:189pt"/></tr><tr style="height:51pt"><td style="width:128pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:149pt"><p class="s3" style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">Wireline</p></td><td style="width:189pt"/></tr><tr style="height:51pt"><td style="width:128pt"><p class="s3" style="padding-top: 4pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">Industrial, Aerospace &amp; Defense</p></td><td style="width:149pt"><p class="s3" style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">Industrial, Scientific and Medical</p></td><td style="width:189pt"/></tr><tr style="height:29pt"><td style="width:128pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:149pt"><p class="s3" style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">Test and Measurement</p></td><td style="width:189pt"/></tr><tr style="height:40pt"><td style="width:128pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:149pt"><p class="s3" style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">Aerospace and Defense</p></td><td style="width:189pt"/></tr><tr style="height:13pt"><td style="width:128pt"><p class="s3" style="padding-top: 4pt;padding-left: 2pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Broadcast, Consumer &amp;</p></td><td style="width:149pt"><p class="s3" style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Consumer</p></td><td style="width:189pt"/></tr></table><ul id="l2"><li style="padding-left: 30pt;text-indent: -8pt;line-height: 9pt;text-align: left;"><p class="s3" style="display: inline;">3G/4G/5G Base Stations</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Wireless Backhaul</p></li></ul><ul id="l3"><li style="padding-top: 4pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Enterprise Routers and Switches</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Metro Optical Networks</p></li></ul><ul id="l4"><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Data Centers</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">High Performance Computing</p></li></ul><ul id="l5"><li style="padding-top: 4pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Factory Automation</p></li></ul><ul id="l6"><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Medical Imaging</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Machine Vision</p></li></ul><ul id="l7"><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Augmented Reality</p></li></ul><ul id="l8"><li style="padding-top: 4pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Semiconductor Test and Measurement Equipment</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">ASIC Emulation and Prototyping</p></li></ul><ul id="l9"><li style="padding-top: 4pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Secure Communications</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Avionics</p></li><li style="padding-top: 2pt;padding-left: 30pt;text-indent: -8pt;text-align: left;"><p class="s3" style="display: inline;">Electronic Warfare and Surveillance</p></li></ul><ul id="l10"><li style="padding-top: 4pt;padding-left: 30pt;text-indent: -8pt;line-height: 8pt;text-align: left;"><p class="s3" style="display: inline;">Digital Televisions</p></li></ul><p style="padding-top: 2pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Automotive <b>• </b>Multifunction Printers</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 154pt;text-indent: 0pt;text-align: center;">Automotive                                                        <b>•   </b>Infotainment Systems</p><ul id="l11"><li style="padding-top: 2pt;padding-left: 312pt;text-indent: -8pt;text-align: left;"><p style="display: inline;">Driver Information Systems</p></li><li style="padding-top: 2pt;padding-left: 312pt;text-indent: -8pt;text-align: left;"><p style="display: inline;">Driver Assistance Systems</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 155pt;text-indent: 0pt;text-align: left;">Audio, Video and Broadcast • Post Production Equipment</p><ul id="l12"><li style="padding-top: 2pt;padding-left: 311pt;text-indent: -8pt;text-align: left;"><p style="display: inline;">Broadcast Cameras</p></li></ul><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 6pt;padding-bottom: 3pt;text-indent: 0pt;text-align: center;">4</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="700" height="2" alt="image" src="頁面擷取自-2016/Image_005.png"/></span></p><h1 style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Strategy and Competition</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our strategy for expansion is the displacement of ASICs and ASSPs in the development of next generation electronic systems. The costs and risks associated with application-specific devices can only be justified for high-volume or highly-specialized commodity products. Programmable platforms, alternatively, are becoming critical for our customers to meet increasingly stringent product requirements - cost, power, performance and density - in a business environment characterized by increased complexity, shrinking market windows, rapidly changing market demands, capped engineering budgets, escalating ASIC and ASSP engineering costs and increased economic and development risk.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">With every new generation of FPGAs, our strategy is to increase the performance, density and system-level functionality and integration, while driving down cost and power consumption at each manufacturing process node. This enables us to provide simpler, smarter programmable platforms and design methodologies allowing our customers to focus on innovation and differentiation of their products.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our PLDs compete in the logic IC industry, an industry that is intensely competitive and characterized by rapid technological change, increasing levels of integration, product obsolescence and continuous price erosion. We expect continued competition from our primary PLD competitors such as Intel Corporation (Intel), which acquired Altera Corporation (Altera), Lattice Semiconductor Corporation (Lattice) and Microsemi Corporation (Microsemi), and from ASSP vendors such as Broadcom Corporation (Broadcom), Marvell Technology Group, Ltd. (Marvell) and Texas Instruments Incorporated (Texas Instruments), as well as from new companies that may enter the traditional programmable logic market segment. In addition, we expect continued competition from the ASIC market, which has been ongoing since the inception of FPGAs. Other competitors include manufacturers of:</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li></ul></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">high-density programmable logic products characterized by FPGA-type architectures;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">high-volume and low-cost FPGAs as programmable replacements for ASICs and ASSPs;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ASICs and ASSPs with incremental amounts of embedded programmable logic;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">high-speed, low-density CPLDs;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">high-performance digital signal processing (DSP) devices;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">products with embedded processors;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">products with embedded multi-gigabit transceivers; and</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">other new or emerging programmable logic products.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">We believe that important competitive factors in the logic IC industry include:</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">product pricing;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">time-to-market;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">product performance, reliability, quality, power consumption and density;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">field upgradability;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">adaptability of products to specific applications;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ease of use and functionality of software design tools;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">availability and functionality of predefined IP;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">inventory and supply chain management;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">access to leading-edge process technology and assembly capacity;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability to provide timely customer service and support; and</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">access to advanced packaging technology.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Silicon Product Overview</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">A brief overview of the silicon product offerings is listed in the table below. These products comprise the majority of our revenues. Additionally, some of our more mature product families have been excluded from the table, although they continue to generate revenues. We operate and track our results in one operating segment for financial reporting purposes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">5</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_006.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Product Families</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="16" alt="image" src="頁面擷取自-2016/Image_007.png"/></span></p><h1 style="padding-left: 7pt;text-indent: 0pt;text-align: justify;">PLDs Date Introduced</h1><p style="padding-top: 3pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Virtex UltraScale+ January 2016</p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="15" alt="image" src="頁面擷取自-2016/Image_008.png"/></span></p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Kintex UltraScale+ December 2015</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Zynq UltraScale+ September 2015</p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="15" alt="image" src="頁面擷取自-2016/Image_009.png"/></span></p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Virtex UltraScale May 2014</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Kintex UltraScale November 2013</p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="15" alt="image" src="頁面擷取自-2016/Image_010.png"/></span></p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Virtex-7 June 2010</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Kintex-7 June 2010</p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="15" alt="image" src="頁面擷取自-2016/Image_011.png"/></span></p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Artix-7 June 2010</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Zynq-7000 March 2011</p><p style="text-indent: 0pt;text-align: left;"><span><img width="704" height="15" alt="image" src="頁面擷取自-2016/Image_012.png"/></span></p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Virtex-6 February 2009</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Spartan-6 February 2009</p><p style="padding-top: 2pt;padding-left: 7pt;text-indent: 0pt;text-align: justify;">Virtex-5 May 2006</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">See information under the caption &quot;Results of Operations - Net Revenues&quot; in Item 7. &quot;Management&#39;s Discussion and Analysis of Financial Condition and Results of Operations&quot; for information about our revenues from our product families. See also &quot;Note 16. Segment Information&quot; to our consolidated financial statements included in Item 8. &quot;Financial Information and Supplementary Data&quot; for information regarding segments.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">UltraScale+ Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The UltraScale+ portfolio consists of three product families, and is manufactured using Taiwan Semiconductor Manufacturing Company Limited&#39;s (TSMC) 16 nanometer (nm) FinFET+ process. The UltraScale+ portfolio includes FPGAs, 3D IC technology, and Multi- Processing System on a Chip (MPSoCs) products, combining new memory, 3D on 3D and multiprocessing SoC technologies.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">The Zynq UltraScale+ product family represents the Company&#39;s second generation Programmable SoC family. This new family combines seven user programmable processors including a 64-bit quad-core ARM Cortex A53 Application Processing Unit, a 32-bit dual-core ARM Cortex R5 Real Time Processing Unit, and an ARM Mali 400 Graphics Processing Unit. These devices enable the development of next generation embedded vision, automotive, industrial Internet of things (IoT) and communication systems by providing significant increases in system level performance/watt and any-to-any connectivity with the security and safety required for next generation systems.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Kintex UltraScale+ devices provide a strong price/performance watt balance in a FinFET node, delivering a very cost–effective solution for high-end capabilities including transceiver and memory interface line rates, as well as 100G connectivity cores. These devices are ideal for both packet processing and DSP-intensive functions, and are well suited for applications ranging from wireless technology to high-speed wired networking and data center.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Virtex UltraScale+ devices, which include industry-leading capabilities such as 32G Transceivers, Peripheral Component Interconnect Express (PCIe) Gen 4 integrated cores, and UltraRam on-chip memory technology, provide the required performance and integration needed for next generation data center, 400G and terabit wireline, test and measurement, and aerospace and defense applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">6</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="700" height="2" alt="image" src="頁面擷取自-2016/Image_013.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-top: 4pt;padding-left: 20pt;text-indent: 0pt;text-align: left;">UltraScale Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">These devices deliver an ASIC-class advantage, based on the UltraScale architecture and utilizing TSMC&#39;s 20SoC gate density process. These devices deliver next generation routing, ASIC-like clocking, and enhancements to logic and fabric to eliminate interconnect bottlenecks while supporting consistent device utilization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Kintex UltraScale FPGAs represent the Company&#39;s second generation mid-range FPGA family. These devices offer high price-performance at the lowest power. Kintex UltraScale devices are designed to meet the requirements for the growing number of key applications including next generation wireline and wireless communications and ultra-high definition displays and equipment.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Virtex UltraScale devices provide advanced levels of performance, system integration and bandwidth on a single chip. The largest family member delivers 4.4M logic cells, more than doubling Xilinx&#39;s industry&#39;s highest capacity device and delivering 50M equivalent ASIC gates. Virtex UltraScale devices are expected to be used in the industry&#39;s most challenging applications including: 400G communication applications, high performance computing, surveillance and reconnaissance systems, and ASIC emulation and prototyping.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">28nm Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The 28nm product families are fabricated on a high-K metal gate, high performance and low power 28nm process technology. These product families are based on a scalable and optimized architecture, which enables design, IP portability and re-use across all families as well as provides designers the ability to achieve the appropriate combination of I/O support, performance, feature quantities, packaging and power consumption to address a wide range of applications. The 28nm product families include:</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Virtex-7 FPGAs, including 3D ICs, are optimized for applications requiring the highest capacity, performance, DSP and serial connectivity with transceivers operating up to 28G. Target applications include 400G and 100G line cards, high-performance computing and test and measurement applications.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Kintex-7 FPGAs represent Xilinx&#39;s first mid-range FPGA family. These devices maximize price-performance and performance per watt. Target applications include wireless LTE infrastructure, video display technology and medical imaging.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">Artix-7 FPGAs offer the lowest power and system cost at higher performance than alternative high volume FPGAs. These devices are targeted to high volume applications such as handheld portable ultrasound devices, multi-function printers and software defined radios.</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: justify;"><p style="display: inline;">The Zynq-7000 family is the first family of Xilinx programmable SoCs. This new class of product combines an industry-standard ARM dual-core Cortex-A9 MPCore processing system with Xilinx 28nm architecture. There are five devices in the Zynq-7000 SoC family that allow designers to target cost sensitive as well as high-performance applications from a single platform using industry-standard tools. These devices are designed to enable incremental market opportunities in applications such as industrial motor control, driver assistance and smart surveillance systems, and smart heterogeneous wireless networks.</p></li></ul><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">40nm and 45nm Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The Virtex-6 FPGA family consists of 13 devices and is the sixth generation in the Virtex series of FPGAs. Virtex-6 FPGAs are fabricated on a high-performance 40nm process technology. There are three Virtex-6 families, and each is optimized to deliver different feature mixes to address a variety of markets.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The latest generation in the Spartan FPGA series, the Spartan-6 FPGA family, is fabricated on a low-power 45nm process technology. The Spartan-6 family is the PLD industry&#39;s only 45nm high-volume FPGA family, consisting of 11 devices in two product families.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Other Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Prior generation Virtex families include Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Virtex-E and the original Virtex family. Spartan family FPGAs include 90nm Spartan-3 FPGAs, the Spartan-3E family and the Spartan-3A family. Prior generation Spartan families include Spartan-IIE, Spartan-II, Spartan XL and the original Spartan family.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">CPLDs operate on the lowest end of the programmable logic density spectrum. CPLDs are single-chip, nonvolatile solutions characterized by instant-on and universal interconnect. CPLDs combine the advantages of ultra-low power consumption with the benefits of high performance and low cost. Prior generations of CPLDs include the CoolRunner and XC9500 product families.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">7</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_014.png"/></span></p><p class="s1" style="padding-top: 4pt;padding-left: 20pt;text-indent: 0pt;text-align: left;">EasyPath FPGAs</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">EasyPath FPGAs offer customers a fast, simple method of cost-reducing FPGA designs. EasyPath FPGAs use the same production masks and fabrication process as standard FPGAs and are tested to a specific customer application to improve yield and lower costs. As a result, EasyPath FPGAs provide customers with significant cost reduction when compared to the standard FPGA devices without the conversion risk, engineering effort, or the additional time required to move to an ASIC. The latest generation of EasyPath FPGAs and EasyPath-7 FPGAs provide lower total product cost of ownership for cost-reducing high performance FPGAs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Design Platforms and Services</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Programmable Platforms</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We offer three types of programmable platforms that support our customers&#39; designs and reduce their development efforts:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The Base Platform is the delivery vehicle for all of our new silicon offerings used to develop and run customer-specific software applications and hardware designs. Released at launch, the Base Platform is comprised of: FPGA silicon; Vivado Design Suite design environment; integration support for optional third-party synthesis, simulation and signal integrity tools; reference designs; development boards and IP.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The Domain-Specific Platform targets one of the three primary Xilinx FPGA user profiles: the embedded processing developer; the DSP developer; or the logic/connectivity developer. It accomplishes this by augmenting the Base Platform with a targeted set of integrated technologies, including: higher-level design methodologies and tools; domain-specific IP including embedded, mixed signal, video, DSP and connectivity; domain-specific development hardware and reference designs; and operating systems and software.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The Market-Specific Platform enables software or hardware developers to quickly build and run their specific application or solution. Built for specific markets such as automotive, consumer, aerospace and defense, communications, audio, video and broadcast, industrial, or scientific and medical, the Market-Specific Platform integrates both the Base and Domain-Specific Platforms with higher targeted applications elements such as IP, reference designs and boards optimized for a particular market.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Design Tools</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">To accommodate the various design methodologies and design flows employed by the wide range of our customers&#39; user profiles such as system designers, algorithm designers, software coders and logic designers, we provide the appropriate design environment tailored to each user profile for design creation, design implementation and design verification. In April 2012, Xilinx introduced the next-generation Vivado Design Suite designed to improve developer productivity resulting in faster design integration and implementation. The Vivado Design Suite hallmarks include an easy-to-use IP-centric design flow and significant improvement in run times. The standards-based Vivado tools include high-level synthesis to provide a more direct flow in retargeting DSPs and general purpose processor designs into our FPGAs, IP Integrator to rapidly stitch together cores at higher levels of abstraction, and a new analytical place-and-route engine which significantly improves run times. The Vivado Design Suite supports Xilinx 7 series FPGAs and Zynq-7000, our programmable SoCs, as well as the Ultrascale and Ultrascale+ product generations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The previous generation tool suite, the ISEDesign Suite, supports Xilinx 7 series FPGAs, programmable SoCs and all previous generation FPGAs, enabling customers to transition to the Vivado Design Suite when the timing is right for their design needs. Both the Vivado Design Suite and ISE Design Suite operate with a wide range of third-party Electronic Design Automation software point-tools offerings.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">In early 2015, Xilinx also introduced the SDx development environment, which will significantly expand the Xilinx user base to include the broad community of systems and software engineers in both existing and new markets. This innovative development environment also enables end user and third party platform developers to rapidly define, integrate and verify system level solutions and provide their end customers with a customized programming environment. The SDx family includes the SDNet environment, which enables the easy creation of high-performance packet processing systems with high level user defined specifications and compilation to highly optimized FPGAs; the SDAccel environment for OpenCL, C and C++ software designers focusing on data center acceleration applications; and the SDSoC environment for All Programmable SoCs and MPSoCs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">8</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_015.png"/></span></p><p class="s1" style="padding-top: 4pt;padding-left: 20pt;text-indent: 0pt;text-align: left;">Intellectual Property</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Xilinx and various third parties offer hundreds of no charge and fee-bearing IP core licenses covering Ethernet, memory controllers, Interlaken and PCIe interfaces, as well as an abundance of domain-specific IP in the areas of embedded, DSP and connectivity, and market-specific IP cores. In addition, our products and technology leverage industry standards such as ARM AMBA AXI-4 interconnect technology, IP-XACT and IEEE P1735 encryption to facilitate plug-and-play FPGA design and take advantage of the large ecosystem of ARM IP developers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Development Boards, Kits and Configuration Products</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">In addition to the broad selection of legacy development boards presently offered, we have introduced a new unified board strategy that enables the creation of a standardized and coordinated set of base boards available both from Xilinx and our ecosystem vendors, all utilizing the industry-standard extensions that enable customization for market specific applications. Adopting this standard for all of our base boards enables the creation of a scalable and extensible delivery mechanism for all Xilinx programmable platforms.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We also offer comprehensive development kits including hardware, design tools, IP and reference designs that are designed to streamline and accelerate the development of domain-specific and market-specific applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Finally, Xilinx offers a range of configuration products including one-time programmable and in-system programmable storage devices to configure Xilinx FPGAs. These programmable read-only memory (PROM) products support all of our FPGA devices.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Third-Party Alliances</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Xilinx and certain third parties have developed and continue to offer a robust ecosystem of IP, boards, tools, services and support through the Xilinx alliance program. Xilinx also works with these third parties to promote our programmable platforms through third-party tools, IP, software, boards and design services.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Engineering Services</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Xilinx engineering services provide customers with engineering resources to augment their design teams and to provide expert design-specific advice. Xilinx tailors its engineering services to the needs of its customers, ranging from hands-on training to full design creation and implementation.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Research and Development</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our research and development (R&amp;D) activities are primarily directed towards the design of new ICs and the development of new software design automation tools for hardware and embedded software, the design of logic IP, the adoption of advanced semiconductor manufacturing processes for ongoing cost reductions, performance and signal integrity improvements and lowering PLD power consumption.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">As a result of our R&amp;D efforts, we have introduced a number of new products during the past several years including the Virtex, Kintex and Zynq UltraScale+, Virtex &amp; Kintex UltraScale and Artix, Kintex, Virtex &amp; Zynq 7 Series program families. We have enhanced our IP core offerings and introduced our next generation software design suite (Vivado) optimized for SDSoC, SDAccel and SDNet application development. Through process technology collaboration with our foundry suppliers along with strategic investment in EDA tools and improved design techniques, we have been the first PLD Company to ship 45nm high-volume, 28nm, 20nm and 16nm FPGA devices. Additionally, our investment in R&amp;D has allowed us to ship the industry&#39;s first 28nm and 16nm devices with embedded ARM technology as well as the industry&#39;s first 3D IC devices on the 28nm and 20nm process nodes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We believe technical leadership and innovation are essential to our future success, and we continue to invest in our technology. In fiscal2016, 2015 and 2014, our R&amp;D expenses were $533.9 million, $525.7 million and $492.4 million, respectively.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Sales and Distribution</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">We sell our products to OEMs, EMS and to electronic components distributors who resell these products to OEMs and EMS.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We use a dedicated global sales and marketing organization as well as independent sales representatives to generate sales. In general, we focus our direct demand creation efforts on a limited number of key accounts. Distributors and independent sales</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;text-indent: 0pt;text-align: center;">9</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="700" height="2" alt="image" src="頁面擷取自-2016/Image_016.png"/></span></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">representatives create demand within the balance of our customer base in defined territories. Distributors also provide inventory, value-added services and logistics for a wide range of our OEM customers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Whether Xilinx, the independent sales representative, or the distributor identifies the sales opportunity, a local distributor will process and fulfill the majority of all customer orders. In such situations, distributors are the sellers of the products and as such they bear most legal and financial risks generally related to the sale of commercial goods, including such risks as credit loss, inventory shrinkage, theft and foreign currency fluctuations, but excluding certain indemnity and warranty liability.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">In accordance with our distribution agreements and industry practice, we have granted our authorized distributors the contractual right to return certain amounts of unsold product on a periodic basis and also receive price adjustments for unsold product in the case of a change in list prices subsequent to the initial sale. Revenue recognition on shipments to distributors worldwide is deferred until the products are sold to the distributors&#39; end customers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Avnet, Inc. (Avnet) distributes the substantial majority of our products worldwide. As of April 2, 2016 and March 28, 2015, Avnet accounted for 75% and 67%, respectively, of our total net accounts receivable. Resale of product through Avnet accounted for 50%, 43% and 46% of our worldwide net revenues in fiscal 2016, 2015 and 2014, respectively. We also use other regional distributors throughout the world. We believe distributors provide a cost-effective means of reaching a broad range of customers while providing efficient logistics services. Since PLDs are standard products, they do not carry many of the inventory risks posed by ASICs. From time to time, we may add or terminate distributors in specific geographies, or move customers to a direct support or fulfillment model as we deem appropriate given our strategies, the level of distributor business activity and distributor performance and financial condition. See &quot;Note 2. Summary of Significant Accounting Policies and Concentrations of Risk&quot; to our consolidated financial statements, included in Item 8. &quot;Financial Statements and Supplementary Data,&quot; for information about concentrations of credit risk and &quot;Note 16. Segment Information&quot; for information about our revenues from external customers and domestic and international operations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">No end customer accounted for more than 10% of our net revenues in fiscal2016, 2015 or 2014.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Backlog</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">As of April 2, 2016, our backlog from OEM customers and backlog from end customers reported by our distributors scheduled for delivery within the next three months was $289.0 million, compared to $296.0 million as of March 28, 2015. Orders from end customers to our distributors are subject to changes in delivery schedules or to cancellation without significant penalty. As a result, backlog from both OEM customers and end customers reported by our distributors as of any particular period may not be a reliable indicator of revenue for any future period.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Wafer Fabrication</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">As a fabless semiconductor company, we do not manufacture wafers used for our IC products or PROMs. Rather, we purchase our wafers from independent foundries including TSMC, United Microelectronics Corporation (UMC) and Samsung Electronics Co., Ltd. (Samsung). TSMC manufactures the wafers for our newest products.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Precise terms with respect to the volume and timing of wafer production and the pricing of wafers produced by the semiconductor foundries are determined by periodic negotiations with each wafer foundry.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our strategy is to focus our resources on market development and creating new ICs and software design tools rather than on wafer fabrication. We continuously evaluate opportunities to enhance foundry relationships and/or obtain additional capacity from our main suppliers as well as other suppliers of wafers manufactured with leading- edge process technologies, and we adjust loadings at particular foundries to meet our business needs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Sort, Assembly and Test</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Wafers are sorted by the foundry or independent sort subcontractors. Sorted die are assembled by subcontractors. During the assembly process, the wafers are separated into individual die, which are then assembled into various package types. Following assembly, the packaged units are generally tested by independent test subcontractors or by Xilinx personnel. We purchase most of our assembly services from Siliconware Precision Industries Ltd and most of our test services from King Yuan Electronics Company in Taiwan.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">10</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_017.png"/></span></p><h1 style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Quality Certification</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Xilinx has achieved and currently maintains quality management systems certification to TL9000/ISO9001 for our facilities in San Jose, California; Longmont, Colorado; Singapore and Hyderabad, India. In addition, Xilinx achieved and currently maintains ISO 14001 and OHSAS 18001 environmental health and safety management system certifications in the San Jose and Singapore locations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Intellectual Property and Licenses</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">While our various proprietary intellectual property rights are important to our success, we believe our business as a whole is not materially dependent on any particular patent or license, or any particular group of patents or licenses. As of April 2, 2016, we held over 3,500 issued United States (U.S.) patents, which vary in duration, and over 300 pending U.S. patent applications relating to our proprietary technology. We maintain an active program of filing for additional patents in the areas of, but not limited to, circuits, software, IC architecture, IP cores, system design, testing methodologies and other technologies relating to our products and business. We have licensed some parties to certain portions of our patent portfolio and obtained licenses to certain third-party patents as well.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We have acquired various licenses from third parties to certain technologies that are implemented in IP cores or embedded in our PLDs, such as processors. Those licenses support our continuing ability to make and sell these PLDs to our customers. We also have acquired various licenses to certain third-party proprietary software, open-source software and related technologies, such as compilers, for our design tools. Continued use of such software and technology is important to the operation of the design tools upon which customers depend.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We maintain the Xilinx trade name and trademarks, including the following trademarks that are registered in the U.S. and other countries: Xilinx, the Xilinx logo, Artix, CoolRunner, ISE, Kintex, Spartan, Virtex, Vivado and Zynq. Maintaining these trademarks, and the goodwill associated with them, is important to our business. We have also obtained the rights to use certain trademarks owned by consortiums and other trademark owners that are related to our products and business.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We intend to continue to protect our IP rights (including, for example, patents, copyrights and trademarks) vigorously. We believe that failure to enforce our intellectual property rights or failure to protect our trade secrets effectively could have an adverse effect on our financial condition and results of operations. We incurred, and in the future we may continue to incur, litigation expenses to defend against claims of infringement and to enforce our intellectual property rights against third parties. However, any such litigation may or may not be successful.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Corporate Responsibility</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Xilinx places a high level of importance on corporate responsibility. Through senior-level sponsorship, regular environmental, health and safety assessments and company-wide performance targets, we strive to achieve a culture that emphasizes contribution to local and global communities through a number of key initiatives:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 17pt;text-indent: 0pt;text-align: left;">Company</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We strive to meet or exceed industry and regulatory standards for ethical business practices, product responsibility, and supplier management. All of Xilinx&#39;s directors, officers and employees are required to comply not only with the letter of the laws, rules and regulations that govern the conduct of our business, but also with the spirit of those laws.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Environment</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We monitor regulatory and resource trends and are committed to setting focused targets for key resources and emissions. These targets address several parameters, including product design; chemical, energy and water use; waste recycling; and emissions. As a company, we focus on reducing natural resource use, the solid and chemical waste of our operations and minimizing our overall environmental impact with regards to the communities around us and consistent with global climate change efforts.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Community</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We are committed to growing strategic relationships with a wide range of local organizations and programs that are designed to develop and strengthen communities located around the world. Xilinx develops local community relationships at key sites through funding and involvement that encourages active participation, teamwork, and volunteerism. Xilinx supports opportunities initiated</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">11</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_018.png"/></span></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">by its employees and that involve participation and empowerment of its employees. We are committed to charitable giving programs that work towards systemic change and measurable results.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 20pt;text-indent: 0pt;text-align: left;">Workplace</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">We provide a safe and healthy work environment where employee diversity is embraced and opportunities for training, growth, and advancement are strongly encouraged. The Xilinx Code of Social Responsibility outlines standards to ensure that working conditions at Xilinx are safe and that workers are treated with respect, fairness and dignity.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Employees</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">As of April 2, 2016, we had 3,458 employees compared to 3,451 as of the end of the prior fiscal year. None of our employees are represented by a labor union. We have not experienced any work stoppages and believe we maintain good employee relations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Executive Officers of the Registrant</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Certain information regarding the executive officers and persons chosen to become executive officers of Xilinx as ofMay 17, 2016 is set forth below:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.30134pt" cellspacing="0"><tr style="height:10pt"><td style="width:163pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s3" style="padding-left: 1pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Name</p></td><td style="width:122pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s3" style="padding-right: 16pt;text-indent: 0pt;line-height: 9pt;text-align: right;">Age</p></td><td style="width:243pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s3" style="padding-left: 115pt;padding-right: 99pt;text-indent: 0pt;line-height: 9pt;text-align: center;">Position</p></td></tr><tr style="height:12pt"><td style="width:163pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Moshe N. Gavrielov</p></td><td style="width:122pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">61</p></td><td style="width:243pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">President and Chief Executive Officer (CEO)</p></td></tr><tr style="height:12pt"><td style="width:163pt"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Steven L. Glaser</p></td><td style="width:122pt"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">54</p></td><td style="width:243pt"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Senior Vice President, Corporate Strategy and Marketing</p></td></tr><tr style="height:12pt"><td style="width:163pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Scott R. Hover-Smoot</p></td><td style="width:122pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">61</p></td><td style="width:243pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Senior Vice President, General Counsel and Secretary</p></td></tr><tr style="height:12pt"><td style="width:163pt"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Jon A. Olson<span class="s4">(1)</span></p></td><td style="width:122pt"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">62</p></td><td style="width:243pt"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Executive Vice President and Chief Financial Officer (CFO)</p></td></tr><tr style="height:12pt"><td style="width:163pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Victor Peng</p></td><td style="width:122pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">56</p></td><td style="width:243pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Executive Vice President and General Manager of Products</p></td></tr><tr style="height:12pt"><td style="width:163pt"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Krishna Rangasayee</p></td><td style="width:122pt"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">47</p></td><td style="width:243pt"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Senior Vice President and General Manager, Global Sales and Markets</p></td></tr><tr style="height:12pt"><td style="width:163pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;text-align: left;">Vincent L. Tong</p></td><td style="width:122pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">54</p></td><td style="width:243pt" bgcolor="#CCEDFF"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">Senior Vice President, Global Operations and Quality</p></td></tr><tr style="height:11pt"><td style="width:163pt"><p class="s3" style="padding-top: 1pt;padding-left: 1pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Lorenzo A. Flores<span class="s4">(2)</span></p></td><td style="width:122pt"><p class="s3" style="padding-top: 1pt;padding-right: 19pt;text-indent: 0pt;line-height: 8pt;text-align: right;">51</p></td><td style="width:243pt"><p class="s3" style="padding-top: 1pt;padding-left: 17pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Corporate Vice President of Finance and Corporate Controller</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l13"><li style="padding-left: 17pt;text-indent: -10pt;text-align: justify;"><p style="display: inline;">Mr. Olson will retire as CFO in late May 2016 and will provide transition services to the Company through July 15, 2016.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li style="padding-left: 17pt;text-indent: -10pt;text-align: justify;"><p style="display: inline;">Upon Mr. Olson&#39;s retirement as CFO, Mr. Flores will become Senior Vice President and CFO.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">There are no family relationships among the executive officers of the Company or the Board of Directors.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Moshe N. Gavrielov <span class="p">joined the Company in January 2008 as President and CEO and was appointed to the Board of Directors in February 2008. Prior to joining the Company, Mr. Gavrielov served at Cadence Design Systems, Inc., an electronic design automation company, as Executive Vice President and General Manager of the Verification Division from April 2005 through November 2007. Mr. Gavrielov served as CEO of Verisity Ltd., an electronic design automation company, from March 1998 to April 2005 before its acquisition by Cadence Design Systems, Inc. Prior to joining Verisity, Mr. Gavrielov spent nearly 10 years at LSI Corporation (formerly LSI Logic Corporation), a semiconductor manufacturer, in a variety of executive management positions, including Executive Vice President of the Products Group, Senior Vice President and General Manager of International Marketing and Sales and Senior Vice President and General Manager of LSI Logic Europe plc. Additionally, Mr. Gavrielov held various engineering and engineering management positions at Digital Equipment Corporation and National Semiconductor Corporation.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Steven L. Glaser <span class="p">joined the Company in January 2011 as Corporate Vice President, Strategic Planning. In April 2012, Mr. Glaser was promoted to his current position of Senior Vice President, Corporate Strategy and Marketing. Prior to joining the Company, Mr. Glaser held various senior positions in Cadence Design Systems between April 2005 and January 2011, including Corporate Vice President of Strategic Development and Corporate Vice President of Marketing for the Verification Division. From June 2003 to April 2005, he served as Senior Vice President of Marketing at Verisity Ltd. Prior to that, Mr. Glaser held various senior business and technical positions at companies in the semiconductor and electronic design automation industries.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">12</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="700" height="2" alt="image" src="頁面擷取自-2016/Image_019.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Scott R. Hover-Smoot <span class="p">joined the Company in October 2007 and currently serves as Senior Vice President, General Counsel and Secretary, a position he has held since May 2014. From October 2007 to May 2014, Mr. Hover-Smoot served as Corporate Vice President, General Counsel and Secretary. From November 2001 to October 2007, Mr. Hover-Smoot served as Regional Counsel and Director of Legal Operations with TSMC, an independent semiconductor foundry. He served as Vice President and General Counsel of California Micro Devices Corporation, a provider of application-specific protection devices and display electronics devices from June 1994 to November 2001. Prior to joining California Micro Devices Corporation, Mr. Hover-Smoot spent over 20 years working in law firms including Berliner-Cohen, Flehr, Hohbach, Test, Albritton &amp; Herbert and Lyon &amp; Lyon.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Jon A. Olson <span class="p">joined the Company in June 2005 and currently serves as Executive Vice President and CFO, a position he has held since May 2014. Mr. Olson will retire as CFO in late May 2016, and will remain an Executive Vice President providing transition services until July 15, 2016. From August 2006 to May 2014, Mr. Olson served as Senior Vice President, Finance and CFO. From June 2005 to August 2006, he served as Vice President, Finance and CFO. Prior to joining the Company, Mr. Olson spent more than 25 years at Intel, a semiconductor chip maker, serving in a variety of positions, including Vice President, Finance and Enterprise Services, and Director of Finance.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Victor Peng <span class="p">joined the Company in April 2008 and currently serves as Executive Vice President and General Manager of Products, a position he has held since July 2014. From May 2013 through April 2014, Mr. Peng served as Senior Vice President and General Manager of the Programmable Platforms Group. From May 2012 through April 2013, he served as Senior Vice President of the Programmable Platforms Group. From November 2008 through April 2012, he served as Senior Vice President of the Programmable Platforms Development Group. Prior to joining the Company, Mr. Peng served as Corporate Vice President, Graphics Products Group at Advanced Micro Devices (AMD), a provider of processing solutions, from November 2005 to April 2008. Prior to joining AMD, Mr. Peng served in a variety of executive engineering positions at companies in the semiconductor and processor industries.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Krishna Rangasayee <span class="p">joined the Company in July 1999 and currently serves as Senior Vice President, and General Manager, Global Sales and Markets, a position he has held since January 2015. Prior to that, he served in a number of key roles, including as Senior Director of Vertical Markets and Partnerships from November 2005 through June 2008. He then served as the Vice President of Strategic Planning from July 2008 through September 2010 and was promoted to the rank of Corporate Vice President for the same function. Mr. Rangasayee assumed the position of Corporate Vice President and General Manager, Communications Business Unit in October 2010. Mr. Rangasayee was promoted to the position of Senior Vice President, and General Manager, Communications Business Unit in April 2012. He became Senior Vice President, and General Manager, Market Segments and Communications Business Unit in October 2013. Prior to joining Xilinx, Mr. Rangasayee held various positions at Altera, a provider of programmable logic solutions, and Cypress Semiconductor, a semiconductor company.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Vincent L. Tong <span class="p">joined the Company in May 1990 and currently serves as Senior Vice President, Global Operations and Quality, a position he has held since January 2015, and Executive Leader, Asia Pacific since October 2011. Mr. Tong previously served as Senior Vice President, Worldwide Quality and New Product Introductions from June 2008 to January 2015. He has also served as Vice President, Worldwide Quality and Reliability from August 2006 to June 2008 and prior to that as Vice President of Product Technology from May 2001 to July 2006. Prior to joining the Company, Mr. Tong served in a variety of engineering and management positions at Monolithic Memories, a producer of logic devices, and AMD. He holds seven U.S. patents.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Lorenzo A. Flores <span class="p">joined the Company in September 2008 and currently serves as Corporate Vice President of Finance and Corporate Controller, a position he has held since July 2012. From September 2008 to June 2012 he served as Vice President of Finance and Corporate Controller. Prior to joining the Company, Mr. Flores was Assistant Vice President of Financial Planning and Analysis at Cognizant Technology Solutions, served as CFO of a venture funded startup, and spent ten years at Intel Corporation, a semiconductor chip maker, serving in a variety of positions, including Controller, Intel Architecture CPUs and Controller, Telecommunications and Embedded Group. Mr. Flores will become CFO upon Mr. Olson&#39;s retirement as CFO in late May 2016.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">13</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_020.png"/></span></p><h1 style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Additional Information</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="http://www.investor.xilinx.com/" class="a" target="_blank">We make available, via a link through our investor relations website located at </a><a href="http://www.sec.gov/" class="a" target="_blank">www.investor.xilinx.com, access to our Annual Report on Form 10-K, quarterly reports on Form 10-Q, current reports on Form 8-K and any amendments to those reports filed or furnished pursuant to Section 13(a) or 15(d) of the U.S. Securities Exchange Act of 1934, as amended (Exchange Act) as soon as reasonably practicable after they are electronically filed with or furnished to the Securities and Exchange Commission (SEC). All such filings on our investor relations website are available free of charge. Printed copies of these documents are also available to stockholders without charge, upon written request directed to Xilinx, Inc., Attn: Investor Relations, 2100 Logic Drive, San Jose, CA 95124. Further, a copy of this Annual Report on Form 10-K is located at the SEC&#39;s Public Reference Room at 100 F Street, N.E., Washington, D.C. 20549. Information on the operation of the Public Reference Room can be obtained by calling the SEC at 1-800-SEC-0330. The SEC maintains an Internet site that contains reports, proxy and information statements and other information regarding our filings at </a>http://www.sec.gov. The content on any website referred to in this filing is not incorporated by reference into this filing unless expressly noted otherwise.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Additional information required by this Item 1 is incorporated by reference to the section captioned &quot;Net Revenues - Net Revenues by Geography&quot; in Item 7. &quot;Management&#39;s Discussion and Analysis of Financial Condition and Results of Operations&quot; and to &quot;Note 16. Segment Information&quot; to our consolidated financial statements, included in Item 8. &quot;Financial Statements and Supplementary Data.&quot;</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">This annual report includes trademarks and service marks of Xilinx and other companies that are unregistered and registered in the U.S. and other countries.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">ITEM 1A. RISK FACTORS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">The following risk factors and other information included in this Annual Report on Form 10-K should be carefully considered. The risks and uncertainties described below are not the only risks to the Company. Additional risks and uncertainties not presently known to the Company, or that the Company&#39;s management currently deems immaterial, also may impair its business operations. If any of the risks described below were to occur, our business, financial condition, operating results and cash flows could be materially adversely affected.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our success depends on our ability to develop and introduce new products and failure to do so would have a material adverse impact on our financial condition and results of operations.</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our success depends in large part on our ability to develop and introduce new products that address customer requirements and compete effectively on the basis of price, density, functionality, power consumption and performance. Consolidation in our industry may increasingly mean that our competitors have greater resources, or other synergies, that provide them with a competitive advantage in those regards. The success of new product introductions is dependent upon several factors, including:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><ul id="l14"><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">timely completion of new product designs;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability to generate new design opportunities and design wins;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">availability of specialized field application engineering resources supporting demand creation and customer adoption of new products;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability to utilize advanced manufacturing process technologies on circuit geometries of 28nm and smaller;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">achieving acceptable yields;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability to obtain adequate production capacity from our wafer foundries and assembly and test subcontractors;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability to obtain advanced packaging;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">availability of supporting software design tools;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">utilization of predefined IP logic;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">customer acceptance of advanced features in our new products;</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">ability of our customers to complete their product designs and bring them to market; and</p></li><li style="padding-left: 35pt;text-indent: -14pt;text-align: left;"><p style="display: inline;">market acceptance of our customers&#39; products.</p></li></ul></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: justify;">Our product development efforts may not be successful, our new products may not achieve industry acceptance and we may not achieve the necessary volume of production that would lead to further per unit cost reductions. Revenues relating to our mature products are expected to decline in the future, which is normal for our product life cycles. As a result, we may be increasingly dependent on revenues derived from design wins for our newer products as well as anticipated cost reductions in the manufacture of our current products. We rely primarily on obtaining yield improvements and corresponding cost reductions in the manufacture of existing products, and on introducing new products that incorporate advanced features and other price/performance factors that enable us to increase revenues while maintaining consistent margins. To the extent that such cost reductions and new product</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-bottom: 3pt;padding-left: 154pt;text-indent: 0pt;text-align: center;">14</p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="704" height="2" alt="image" src="頁面擷取自-2016/Image_021.png"/></span></p></body></html>
