# FPGA Pin Planner - VS Code Extension

Advanced FPGA Pin Assignment and Management Tool with Voltage/IO Standard Selection for VS Code.

## Features

- ğŸ“¥ **CSV Import**: Import pin data from CSV files with intelligent parsing
- ğŸ“¤ **Multi-Format Export**: Export constraints in XDC (Xilinx), SDC (Synopsys), and QSF (Intel Quartus) formats
- âš¡ **Voltage & I/O Standards**: Comprehensive voltage level and I/O standard management
- ğŸ” **Pin Validation**: Real-time constraint validation and error detection
- ğŸ“Š **Interactive Interface**: User-friendly webview interface with resizable panels
- ğŸ¯ **Context Integration**: Right-click context menus for CSV and constraint files
- ğŸ“Š **Bank Analysis**: Dynamic bank statistics and differential pair management
- ğŸš€ **Optimized Performance**: Streamlined codebase with enhanced performance and stability

## Quick Start

1. Install the extension from the VS Code Marketplace
2. Open the Command Palette (`Ctrl+Shift+P`)
3. Search for "FPGA" to see all available commands
4. Use `FPGA: Open Pin Planner` to start the main interface

## Development Build

### Prerequisites
- Node.js (v16 or later)
- npm
- TypeScript
- vsce (VS Code Extension Manager)

### Clean Build Process
For developers who want to build the extension from source:

```bash
# Option 1: Use the automated PowerShell script
.\clean-build.ps1

# Option 2: Use the batch file
.\clean-build.cmd

# Option 3: Manual step-by-step build
cd .. && npm run build && cd vscode-extension
npm install
npm run package
```

**Important**: Always build the main application first (`npm run build` in root directory) before building the extension to ensure the latest webview content is included.

### Installation
After building, install the generated `.vsix` file:
```bash
code --install-extension fpga-pin-planner-1.0.9.vsix --force
```

## Commands

- `FPGA: Open FPGA Pin Planner` - Open the main pin planner interface with WebView
- `FPGA: Load Sample Data` - Load sample pin data for testing and demonstration

## New in v1.0.9

### âœ¨ I/O Configuration GUI (Issue #34)
- **Dual-Dropdown Layout**: Intuitive voltage and I/O standard selection
- **Real-Time Validation**: Automatic compatibility checking between voltage and I/O standards
- **Collapsible Advanced Settings**: Expandable panel for detailed pin configuration
- **Enhanced Visual Feedback**: Improved placeholder text and visual indicators

### ğŸ“Š Extended I/O Standards Support (38 Total)
- **High-Speed Standards**: LVDS_18, LVDS_25, LVDS_33, LVDS_E_25, LVPECL_25, LVPECL_33
- **DDR Memory Standards**: DDR3_1_35V, DDR3_1_5V, DDR4_1_2V, DDR5_1_1V, MOBILE_DDR_1_8V
- **Display Standards**: TMDS_33
- **Bus Standards**: PCI33_3, PCI66_3, PCIX_3
- **Plus 7 additional specialized standards**

### ğŸ”§ Advanced List Mode
- **Column Header Sorting**: Click any column header to sort with visual indicators (â–²â–¼â†•)
- **Enhanced Bulk Editing**: Comprehensive bulk assignment for Direction, Voltage, and I/O Standard
- **Advanced BANK Filtering**: Interactive toggle buttons with Show All/Hide All functionality
- **Improved Workflow**: Clear Selection button and better state management

## Supported File Formats

### Import

- **CSV**: Pin number, signal name, direction, voltage, I/O standard, package, bank, comments

### Export

- **XDC**: Xilinx Design Constraints for Vivado
- **SDC**: Synopsys Design Constraints for various tools
- **QSF**: Quartus Settings File for Intel Quartus Prime

## CSV Format

The extension supports flexible CSV formats with the following columns:

```csv
Pin Number, Signal Name, Direction, Voltage, IO Standard, Package, Bank, Comments
A1, clk_100mhz, input, 3.3V, LVCMOS33, BGA484, 15, Main clock input
B2, reset_n, input, 3.3V, LVCMOS33, BGA484, 15, Active-low reset
C3, led[0], output, 3.3V, LVCMOS33, BGA484, 16, Status LED
```

## Configuration

Access extension settings via `File > Preferences > Settings` and search for "FPGA Pin Planner":

- **Default Voltage**: Set default voltage level for new pins
- **Default I/O Standard**: Set default I/O standard
- **Auto Save**: Enable automatic saving of changes
- **Validation Level**: Set validation strictness (strict/moderate/relaxed)
- **Export Format**: Set default export format

## Requirements

- VS Code 1.74.0 or later
- No additional dependencies required

## Release Notes

### 1.0.9 (Latest)

- âœ¨ **I/O Configuration GUI**: Complete I/O management interface with dual-dropdown layout
- ğŸ“Š **Extended I/O Standards**: Support for 38 I/O standards including LVDS, DDR, TMDS, PCI
- ğŸ”§ **Advanced List Mode**: Column header sorting with visual indicators
- ğŸ› ï¸ **Enhanced Bulk Editing**: Comprehensive bulk assignment for Direction, Voltage, I/O Standard
- ğŸ” **Advanced BANK Filtering**: Interactive toggle buttons with Show All/Hide All
- ğŸ› **Bug Fixes**: Fixed Apply Comment button, POWER/GROUND validation exclusion
- âš¡ **Performance**: Optimized state management and virtual list rendering

### 1.0.8

- ğŸ”§ **Core Foundation**: Enhanced I/O configuration foundation and List mode improvements

## Contributing

This extension is part of the larger FPGA Pin Planner project. Contributions are welcome!

## License

MIT License - see LICENSE file for details.

## Support

For issues, feature requests, or questions:
- Create an issue on the GitHub repository
- Check the documentation for detailed usage instructions

---

**Enjoy managing your FPGA pins with VS Code!** ğŸš€
