tst r0, r1 
mvnne r0, r1 
tst r0, r1 
mvnne r2, r3 
eor r1, r0, r2, asr #6 
