
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087d0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  080089d0  080089d0  000099d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e1c  08008e1c  0000a1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e1c  08008e1c  00009e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e24  08008e24  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e24  08008e24  00009e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e28  08008e28  00009e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008e2c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200001dc  08009008  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006c4  08009008  0000a6c4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001390d  00000000  00000000  0000a20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030bd  00000000  00000000  0001db17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  00020bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b72  00000000  00000000  00021ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a58c  00000000  00000000  0002263a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d04  00000000  00000000  0004cbc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcda8  00000000  00000000  000628ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f672  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ba8  00000000  00000000  0015f6b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00164260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	080089b8 	.word	0x080089b8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	080089b8 	.word	0x080089b8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <sendFXCANMessage>:
#include "TalonFX.h"


void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
 8000628:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	6818      	ldr	r0, [r3, #0]
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	685a      	ldr	r2, [r3, #4]
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	ea42 0103 	orr.w	r1, r2, r3
 8000638:	78fb      	ldrb	r3, [r7, #3]
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	f000 fb50 	bl	8000ce0 <sendCANMessage>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <setFX>:

void setFX(TalonFX *talonFX, double speed) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 8000654:	ed97 7b00 	vldr	d7, [r7]
 8000658:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 80006c8 <setFX+0x80>
 800065c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000660:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000664:	ee17 3a90 	vmov	r3, s15
 8000668:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 800066a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800066e:	2b00      	cmp	r3, #0
 8000670:	da04      	bge.n	800067c <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000672:	8bfb      	ldrh	r3, [r7, #30]
 8000674:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000678:	b29b      	uxth	r3, r3
 800067a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 800067c:	2300      	movs	r3, #0
 800067e:	753b      	strb	r3, [r7, #20]
 8000680:	2301      	movs	r3, #1
 8000682:	757b      	strb	r3, [r7, #21]
 8000684:	2300      	movs	r3, #0
 8000686:	75bb      	strb	r3, [r7, #22]
 8000688:	2300      	movs	r3, #0
 800068a:	75fb      	strb	r3, [r7, #23]
 800068c:	2300      	movs	r3, #0
 800068e:	763b      	strb	r3, [r7, #24]
 8000690:	2300      	movs	r3, #0
 8000692:	767b      	strb	r3, [r7, #25]
 8000694:	8bfb      	ldrh	r3, [r7, #30]
 8000696:	b2db      	uxtb	r3, r3
 8000698:	76bb      	strb	r3, [r7, #26]
 800069a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800069e:	121b      	asrs	r3, r3, #8
 80006a0:	b21b      	sxth	r3, r3
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	76fb      	strb	r3, [r7, #27]
 80006a6:	f107 0214 	add.w	r2, r7, #20
 80006aa:	2308      	movs	r3, #8
 80006ac:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <setFX+0x88>)
 80006ae:	68f8      	ldr	r0, [r7, #12]
 80006b0:	f7ff ffb4 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 80006b4:	2001      	movs	r0, #1
 80006b6:	f001 fc63 	bl	8001f80 <HAL_Delay>
}
 80006ba:	bf00      	nop
 80006bc:	3720      	adds	r7, #32
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	f3af 8000 	nop.w
 80006c8:	00000000 	.word	0x00000000
 80006cc:	40900000 	.word	0x40900000
 80006d0:	0204b540 	.word	0x0204b540

080006d4 <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	460b      	mov	r3, r1
 80006de:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 80006e0:	2321      	movs	r3, #33	@ 0x21
 80006e2:	733b      	strb	r3, [r7, #12]
 80006e4:	236e      	movs	r3, #110	@ 0x6e
 80006e6:	737b      	strb	r3, [r7, #13]
 80006e8:	2308      	movs	r3, #8
 80006ea:	73bb      	strb	r3, [r7, #14]
 80006ec:	78fb      	ldrb	r3, [r7, #3]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	bf14      	ite	ne
 80006f2:	2301      	movne	r3, #1
 80006f4:	2300      	moveq	r3, #0
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	73fb      	strb	r3, [r7, #15]
 80006fa:	2300      	movs	r3, #0
 80006fc:	743b      	strb	r3, [r7, #16]
 80006fe:	2300      	movs	r3, #0
 8000700:	747b      	strb	r3, [r7, #17]
 8000702:	2300      	movs	r3, #0
 8000704:	74bb      	strb	r3, [r7, #18]
 8000706:	23aa      	movs	r3, #170	@ 0xaa
 8000708:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]
 800070e:	e00c      	b.n	800072a <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 8000710:	f107 020c 	add.w	r2, r7, #12
 8000714:	2308      	movs	r3, #8
 8000716:	490e      	ldr	r1, [pc, #56]	@ (8000750 <setNeutralModeFX+0x7c>)
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff7f 	bl	800061c <sendFXCANMessage>
		HAL_Delay(1);
 800071e:	2001      	movs	r0, #1
 8000720:	f001 fc2e 	bl	8001f80 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	3301      	adds	r3, #1
 8000728:	617b      	str	r3, [r7, #20]
 800072a:	78fb      	ldrb	r3, [r7, #3]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d101      	bne.n	8000734 <setNeutralModeFX+0x60>
 8000730:	2202      	movs	r2, #2
 8000732:	e000      	b.n	8000736 <setNeutralModeFX+0x62>
 8000734:	2201      	movs	r2, #1
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	429a      	cmp	r2, r3
 800073a:	dce9      	bgt.n	8000710 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 800073c:	2308      	movs	r3, #8
 800073e:	4a05      	ldr	r2, [pc, #20]	@ (8000754 <setNeutralModeFX+0x80>)
 8000740:	4903      	ldr	r1, [pc, #12]	@ (8000750 <setNeutralModeFX+0x7c>)
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff ff6a 	bl	800061c <sendFXCANMessage>
}
 8000748:	bf00      	nop
 800074a:	3718      	adds	r7, #24
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	02047c00 	.word	0x02047c00
 8000754:	080089d0 	.word	0x080089d0

08000758 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 8000764:	4a19      	ldr	r2, [pc, #100]	@ (80007cc <applySupplyCurrentLimitFX+0x74>)
 8000766:	f107 0308 	add.w	r3, r7, #8
 800076a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800076e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000772:	f107 0308 	add.w	r3, r7, #8
 8000776:	3303      	adds	r3, #3
 8000778:	4618      	mov	r0, r3
 800077a:	ed97 0a00 	vldr	s0, [r7]
 800077e:	f001 fb55 	bl	8001e2c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000782:	f107 0208 	add.w	r2, r7, #8
 8000786:	2308      	movs	r3, #8
 8000788:	4911      	ldr	r1, [pc, #68]	@ (80007d0 <applySupplyCurrentLimitFX+0x78>)
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff ff46 	bl	800061c <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000790:	2308      	movs	r3, #8
 8000792:	4a10      	ldr	r2, [pc, #64]	@ (80007d4 <applySupplyCurrentLimitFX+0x7c>)
 8000794:	490e      	ldr	r1, [pc, #56]	@ (80007d0 <applySupplyCurrentLimitFX+0x78>)
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ff40 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 800079c:	2001      	movs	r0, #1
 800079e:	f001 fbef 	bl	8001f80 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 80007a2:	f107 0208 	add.w	r2, r7, #8
 80007a6:	2308      	movs	r3, #8
 80007a8:	4909      	ldr	r1, [pc, #36]	@ (80007d0 <applySupplyCurrentLimitFX+0x78>)
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f7ff ff36 	bl	800061c <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80007b0:	2308      	movs	r3, #8
 80007b2:	4a08      	ldr	r2, [pc, #32]	@ (80007d4 <applySupplyCurrentLimitFX+0x7c>)
 80007b4:	4906      	ldr	r1, [pc, #24]	@ (80007d0 <applySupplyCurrentLimitFX+0x78>)
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff ff30 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 80007bc:	2001      	movs	r0, #1
 80007be:	f001 fbdf 	bl	8001f80 <HAL_Delay>
}
 80007c2:	bf00      	nop
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	080089dc 	.word	0x080089dc
 80007d0:	02047c00 	.word	0x02047c00
 80007d4:	080089d0 	.word	0x080089d0

080007d8 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08c      	sub	sp, #48	@ 0x30
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 80007e2:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 80007e4:	613b      	str	r3, [r7, #16]
			&(config->kI),
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	3308      	adds	r3, #8
	double *configs[] = {
 80007ea:	617b      	str	r3, [r7, #20]
			&(config->kD),
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	3310      	adds	r3, #16
	double *configs[] = {
 80007f0:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	3318      	adds	r3, #24
	double *configs[] = {
 80007f6:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	3320      	adds	r3, #32
	double *configs[] = {
 80007fc:	623b      	str	r3, [r7, #32]
			&(config->kA),
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000802:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000808:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 800080a:	2300      	movs	r3, #0
 800080c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800080e:	e037      	b.n	8000880 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 8000810:	2321      	movs	r3, #33	@ 0x21
 8000812:	723b      	strb	r3, [r7, #8]
 8000814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000816:	b2db      	uxtb	r3, r3
 8000818:	3353      	adds	r3, #83	@ 0x53
 800081a:	b2db      	uxtb	r3, r3
 800081c:	727b      	strb	r3, [r7, #9]
 800081e:	2308      	movs	r3, #8
 8000820:	72bb      	strb	r3, [r7, #10]
 8000822:	2300      	movs	r3, #0
 8000824:	72fb      	strb	r3, [r7, #11]
 8000826:	2300      	movs	r3, #0
 8000828:	733b      	strb	r3, [r7, #12]
 800082a:	2300      	movs	r3, #0
 800082c:	737b      	strb	r3, [r7, #13]
 800082e:	2300      	movs	r3, #0
 8000830:	73bb      	strb	r3, [r7, #14]
 8000832:	23aa      	movs	r3, #170	@ 0xaa
 8000834:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 8000836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	3330      	adds	r3, #48	@ 0x30
 800083c:	443b      	add	r3, r7
 800083e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000842:	ed93 7b00 	vldr	d7, [r3]
 8000846:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800084a:	f107 0308 	add.w	r3, r7, #8
 800084e:	3303      	adds	r3, #3
 8000850:	4618      	mov	r0, r3
 8000852:	eeb0 0a67 	vmov.f32	s0, s15
 8000856:	f001 fae9 	bl	8001e2c <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800085a:	f107 0208 	add.w	r2, r7, #8
 800085e:	2308      	movs	r3, #8
 8000860:	490b      	ldr	r1, [pc, #44]	@ (8000890 <applyConfigFX+0xb8>)
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff feda 	bl	800061c <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000868:	2308      	movs	r3, #8
 800086a:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <applyConfigFX+0xbc>)
 800086c:	4908      	ldr	r1, [pc, #32]	@ (8000890 <applyConfigFX+0xb8>)
 800086e:	6878      	ldr	r0, [r7, #4]
 8000870:	f7ff fed4 	bl	800061c <sendFXCANMessage>
		HAL_Delay(1);
 8000874:	2001      	movs	r0, #1
 8000876:	f001 fb83 	bl	8001f80 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 800087a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800087c:	3301      	adds	r3, #1
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000882:	2b06      	cmp	r3, #6
 8000884:	ddc4      	ble.n	8000810 <applyConfigFX+0x38>
//	y[5] = 0x00;
//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
//

}
 8000886:	bf00      	nop
 8000888:	bf00      	nop
 800088a:	3730      	adds	r7, #48	@ 0x30
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	02047c00 	.word	0x02047c00
 8000894:	080089d0 	.word	0x080089d0

08000898 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db03      	blt.n	80008b4 <setControlFX+0x1c>
		velocity *= 16;
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	011b      	lsls	r3, r3, #4
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	e007      	b.n	80008c4 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	4a22      	ldr	r2, [pc, #136]	@ (8000940 <setControlFX+0xa8>)
 80008b8:	1ad2      	subs	r2, r2, r3
 80008ba:	4613      	mov	r3, r2
 80008bc:	071b      	lsls	r3, r3, #28
 80008be:	1a9b      	subs	r3, r3, r2
 80008c0:	011b      	lsls	r3, r3, #4
 80008c2:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 80008c4:	ed97 7b00 	vldr	d7, [r7]
 80008c8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000938 <setControlFX+0xa0>
 80008cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008d0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80008d4:	ee17 3a90 	vmov	r3, s15
 80008d8:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 80008da:	ed97 7b00 	vldr	d7, [r7]
 80008de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80008e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 80008e6:	2300      	movs	r3, #0
 80008e8:	753b      	strb	r3, [r7, #20]
 80008ea:	2301      	movs	r3, #1
 80008ec:	757b      	strb	r3, [r7, #21]
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	75bb      	strb	r3, [r7, #22]
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	121b      	asrs	r3, r3, #8
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	75fb      	strb	r3, [r7, #23]
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	141b      	asrs	r3, r3, #16
 8000900:	b2db      	uxtb	r3, r3
 8000902:	763b      	strb	r3, [r7, #24]
 8000904:	2300      	movs	r3, #0
 8000906:	767b      	strb	r3, [r7, #25]
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	b2db      	uxtb	r3, r3
 800090c:	76bb      	strb	r3, [r7, #26]
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	121b      	asrs	r3, r3, #8
 8000912:	b2db      	uxtb	r3, r3
 8000914:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000916:	f107 0214 	add.w	r2, r7, #20
 800091a:	2308      	movs	r3, #8
 800091c:	4909      	ldr	r1, [pc, #36]	@ (8000944 <setControlFX+0xac>)
 800091e:	68f8      	ldr	r0, [r7, #12]
 8000920:	f7ff fe7c 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 8000924:	2001      	movs	r0, #1
 8000926:	f001 fb2b 	bl	8001f80 <HAL_Delay>
}
 800092a:	bf00      	nop
 800092c:	3720      	adds	r7, #32
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	f3af 8000 	nop.w
 8000938:	00000000 	.word	0x00000000
 800093c:	40590000 	.word	0x40590000
 8000940:	ffffc000 	.word	0xffffc000
 8000944:	02043700 	.word	0x02043700

08000948 <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000954:	4a19      	ldr	r2, [pc, #100]	@ (80009bc <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800095e:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	3303      	adds	r3, #3
 8000968:	4618      	mov	r0, r3
 800096a:	ed97 0a00 	vldr	s0, [r7]
 800096e:	f001 fa5d 	bl	8001e2c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000972:	f107 0208 	add.w	r2, r7, #8
 8000976:	2308      	movs	r3, #8
 8000978:	4911      	ldr	r1, [pc, #68]	@ (80009c0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff fe4e 	bl	800061c <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000980:	2308      	movs	r3, #8
 8000982:	4a10      	ldr	r2, [pc, #64]	@ (80009c4 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000984:	490e      	ldr	r1, [pc, #56]	@ (80009c0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fe48 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 800098c:	2001      	movs	r0, #1
 800098e:	f001 faf7 	bl	8001f80 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000992:	f107 0208 	add.w	r2, r7, #8
 8000996:	2308      	movs	r3, #8
 8000998:	4909      	ldr	r1, [pc, #36]	@ (80009c0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff fe3e 	bl	800061c <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80009a0:	2308      	movs	r3, #8
 80009a2:	4a08      	ldr	r2, [pc, #32]	@ (80009c4 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 80009a4:	4906      	ldr	r1, [pc, #24]	@ (80009c0 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff fe38 	bl	800061c <sendFXCANMessage>
	HAL_Delay(1);
 80009ac:	2001      	movs	r0, #1
 80009ae:	f001 fae7 	bl	8001f80 <HAL_Delay>
}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	080089e4 	.word	0x080089e4
 80009c0:	02047c00 	.word	0x02047c00
 80009c4:	080089d0 	.word	0x080089d0

080009c8 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 80009c8:	b4b0      	push	{r4, r5, r7}
 80009ca:	b08d      	sub	sp, #52	@ 0x34
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000a14 <TalonFXInit+0x4c>)
 80009de:	61bb      	str	r3, [r7, #24]
 80009e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <TalonFXInit+0x50>)
 80009e2:	61fb      	str	r3, [r7, #28]
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <TalonFXInit+0x54>)
 80009e6:	623b      	str	r3, [r7, #32]
 80009e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a20 <TalonFXInit+0x58>)
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <TalonFXInit+0x5c>)
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <TalonFXInit+0x60>)
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	461d      	mov	r5, r3
 80009f8:	f107 0410 	add.w	r4, r7, #16
 80009fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a00:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a04:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	3734      	adds	r7, #52	@ 0x34
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bcb0      	pop	{r4, r5, r7}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	08000649 	.word	0x08000649
 8000a18:	080006d5 	.word	0x080006d5
 8000a1c:	08000759 	.word	0x08000759
 8000a20:	080007d9 	.word	0x080007d9
 8000a24:	08000899 	.word	0x08000899
 8000a28:	08000949 	.word	0x08000949

08000a2c <sendSRXCANMessage>:
#include "TalonSRX.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
 8000a38:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6818      	ldr	r0, [r3, #0]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	685a      	ldr	r2, [r3, #4]
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	ea42 0103 	orr.w	r1, r2, r3
 8000a48:	78fb      	ldrb	r3, [r7, #3]
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	f000 f948 	bl	8000ce0 <sendCANMessage>
}
 8000a50:	bf00      	nop
 8000a52:	3710      	adds	r7, #16
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	460b      	mov	r3, r1
 8000a62:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	78fa      	ldrb	r2, [r7, #3]
 8000a68:	721a      	strb	r2, [r3, #8]
}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000a84:	ed97 7b00 	vldr	d7, [r7]
 8000a88:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000ae8 <setSRX+0x70>
 8000a8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a90:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a94:	ee17 3a90 	vmov	r3, s15
 8000a98:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	141b      	asrs	r3, r3, #16
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	753b      	strb	r3, [r7, #20]
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	121b      	asrs	r3, r3, #8
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	757b      	strb	r3, [r7, #21]
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	75bb      	strb	r3, [r7, #22]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	75fb      	strb	r3, [r7, #23]
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	763b      	strb	r3, [r7, #24]
 8000ab8:	2300      	movs	r3, #0
 8000aba:	767b      	strb	r3, [r7, #25]
 8000abc:	230b      	movs	r3, #11
 8000abe:	76bb      	strb	r3, [r7, #26]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	7a1b      	ldrb	r3, [r3, #8]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <setSRX+0x54>
 8000ac8:	2340      	movs	r3, #64	@ 0x40
 8000aca:	e000      	b.n	8000ace <setSRX+0x56>
 8000acc:	2300      	movs	r3, #0
 8000ace:	76fb      	strb	r3, [r7, #27]
 8000ad0:	f107 0214 	add.w	r2, r7, #20
 8000ad4:	2308      	movs	r3, #8
 8000ad6:	4906      	ldr	r1, [pc, #24]	@ (8000af0 <setSRX+0x78>)
 8000ad8:	68f8      	ldr	r0, [r7, #12]
 8000ada:	f7ff ffa7 	bl	8000a2c <sendSRXCANMessage>
}
 8000ade:	bf00      	nop
 8000ae0:	3720      	adds	r7, #32
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	00000000 	.word	0x00000000
 8000aec:	408ff800 	.word	0x408ff800
 8000af0:	02040200 	.word	0x02040200

08000af4 <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000af4:	b4b0      	push	{r4, r5, r7}
 8000af6:	b08b      	sub	sp, #44	@ 0x2c
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	61bb      	str	r3, [r7, #24]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	773b      	strb	r3, [r7, #28]
 8000b0c:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <TalonSRXInit+0x3c>)
 8000b0e:	623b      	str	r3, [r7, #32]
 8000b10:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <TalonSRXInit+0x40>)
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	461d      	mov	r5, r3
 8000b18:	f107 0414 	add.w	r4, r7, #20
 8000b1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b20:	6823      	ldr	r3, [r4, #0]
 8000b22:	602b      	str	r3, [r5, #0]
}
 8000b24:	68f8      	ldr	r0, [r7, #12]
 8000b26:	372c      	adds	r7, #44	@ 0x2c
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bcb0      	pop	{r4, r5, r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	08000a59 	.word	0x08000a59
 8000b34:	08000a79 	.word	0x08000a79

08000b38 <syncLinearActuators>:
}

// given target actuator speed, use potentiometer feedback to ensure actuators are at approximately the same length of extension
// if one actuator is ahead of the other, slow down the faster actuator by a set speed
// returns percent outputs of the TalonSRXs controlling the actuators
struct ActuatorValues syncLinearActuators(float percentOutput) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	@ 0x28
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	ed87 0a03 	vstr	s0, [r7, #12]
  HAL_ADC_Start(&hadc1);
 8000b42:	4863      	ldr	r0, [pc, #396]	@ (8000cd0 <syncLinearActuators+0x198>)
 8000b44:	f001 fa84 	bl	8002050 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000b48:	4862      	ldr	r0, [pc, #392]	@ (8000cd4 <syncLinearActuators+0x19c>)
 8000b4a:	f001 fa81 	bl	8002050 <HAL_ADC_Start>

  HAL_ADC_PollForConversion(&hadc1, 20);
 8000b4e:	2114      	movs	r1, #20
 8000b50:	485f      	ldr	r0, [pc, #380]	@ (8000cd0 <syncLinearActuators+0x198>)
 8000b52:	f001 fb4b 	bl	80021ec <HAL_ADC_PollForConversion>
  uint16_t leftPosition = HAL_ADC_GetValue(&hadc1); // Change to HAL_ADCEx_MultiModeStart_DMA or HAL_ADC_Start_DMA for speed
 8000b56:	485e      	ldr	r0, [pc, #376]	@ (8000cd0 <syncLinearActuators+0x198>)
 8000b58:	f001 fbd3 	bl	8002302 <HAL_ADC_GetValue>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  HAL_ADC_PollForConversion(&hadc2, 20);
 8000b60:	2114      	movs	r1, #20
 8000b62:	485c      	ldr	r0, [pc, #368]	@ (8000cd4 <syncLinearActuators+0x19c>)
 8000b64:	f001 fb42 	bl	80021ec <HAL_ADC_PollForConversion>
  uint16_t rightPosition = HAL_ADC_GetValue(&hadc2) - 795; // calibration value lmao
 8000b68:	485a      	ldr	r0, [pc, #360]	@ (8000cd4 <syncLinearActuators+0x19c>)
 8000b6a:	f001 fbca 	bl	8002302 <HAL_ADC_GetValue>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	f2a3 331b 	subw	r3, r3, #795	@ 0x31b
 8000b76:	84bb      	strh	r3, [r7, #36]	@ 0x24

	writeDebugFormat("Left actuator position: %d\r\n", leftPosition);
 8000b78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4856      	ldr	r0, [pc, #344]	@ (8000cd8 <syncLinearActuators+0x1a0>)
 8000b7e:	f000 fa86 	bl	800108e <writeDebugFormat>
	writeDebugFormat("Right actuator position: %d\r\n", rightPosition);
 8000b82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b84:	4619      	mov	r1, r3
 8000b86:	4855      	ldr	r0, [pc, #340]	@ (8000cdc <syncLinearActuators+0x1a4>)
 8000b88:	f000 fa81 	bl	800108e <writeDebugFormat>

  struct ActuatorValues newPercentOutputs;
  newPercentOutputs.left = percentOutput;
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	617b      	str	r3, [r7, #20]
  newPercentOutputs.right = percentOutput;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	61bb      	str	r3, [r7, #24]


  // if difference between left and right actuator lengths are larger than a certain tolerance, slow down faster actuator
  if ((leftPosition > rightPosition * TOLERANCE && percentOutput > 0) || (leftPosition < rightPosition * TOLERANCE && percentOutput < 0)) {
 8000b94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ba0:	ee07 3a90 	vmov	s15, r3
 8000ba4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ba8:	ed9f 5b45 	vldr	d5, [pc, #276]	@ 8000cc0 <syncLinearActuators+0x188>
 8000bac:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000bb0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb8:	dd06      	ble.n	8000bc8 <syncLinearActuators+0x90>
 8000bba:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bc6:	dc19      	bgt.n	8000bfc <syncLinearActuators+0xc4>
 8000bc8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000bca:	ee07 3a90 	vmov	s15, r3
 8000bce:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000bd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000bd4:	ee07 3a90 	vmov	s15, r3
 8000bd8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000bdc:	ed9f 5b38 	vldr	d5, [pc, #224]	@ 8000cc0 <syncLinearActuators+0x188>
 8000be0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000be4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bec:	d513      	bpl.n	8000c16 <syncLinearActuators+0xde>
 8000bee:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bf2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bfa:	d50c      	bpl.n	8000c16 <syncLinearActuators+0xde>
    newPercentOutputs.left *= SLOWFACTOR;
 8000bfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c04:	ed9f 6b30 	vldr	d6, [pc, #192]	@ 8000cc8 <syncLinearActuators+0x190>
 8000c08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c0c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c10:	edc7 7a05 	vstr	s15, [r7, #20]
 8000c14:	e03f      	b.n	8000c96 <syncLinearActuators+0x15e>
  } else if ((rightPosition > leftPosition * TOLERANCE && percentOutput > 0) || (rightPosition < leftPosition * TOLERANCE && percentOutput < 0)) {
 8000c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c18:	ee07 3a90 	vmov	s15, r3
 8000c1c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c2a:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8000cc0 <syncLinearActuators+0x188>
 8000c2e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000c32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c3a:	dd06      	ble.n	8000c4a <syncLinearActuators+0x112>
 8000c3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c48:	dc19      	bgt.n	8000c7e <syncLinearActuators+0x146>
 8000c4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c4c:	ee07 3a90 	vmov	s15, r3
 8000c50:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c56:	ee07 3a90 	vmov	s15, r3
 8000c5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c5e:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8000cc0 <syncLinearActuators+0x188>
 8000c62:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000c66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c6e:	d512      	bpl.n	8000c96 <syncLinearActuators+0x15e>
 8000c70:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c7c:	d50b      	bpl.n	8000c96 <syncLinearActuators+0x15e>
    newPercentOutputs.right *= SLOWFACTOR;
 8000c7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c86:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8000cc8 <syncLinearActuators+0x190>
 8000c8a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c8e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c92:	edc7 7a06 	vstr	s15, [r7, #24]
  }
  return newPercentOutputs;
 8000c96:	f107 031c 	add.w	r3, r7, #28
 8000c9a:	f107 0214 	add.w	r2, r7, #20
 8000c9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ca2:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ca6:	69fa      	ldr	r2, [r7, #28]
 8000ca8:	6a3b      	ldr	r3, [r7, #32]
 8000caa:	ee07 2a10 	vmov	s14, r2
 8000cae:	ee07 3a90 	vmov	s15, r3
}
 8000cb2:	eeb0 0a47 	vmov.f32	s0, s14
 8000cb6:	eef0 0a67 	vmov.f32	s1, s15
 8000cba:	3728      	adds	r7, #40	@ 0x28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	4dd2f1aa 	.word	0x4dd2f1aa
 8000cc4:	3ff01062 	.word	0x3ff01062
 8000cc8:	7ae147ae 	.word	0x7ae147ae
 8000ccc:	3fefae14 	.word	0x3fefae14
 8000cd0:	200002c0 	.word	0x200002c0
 8000cd4:	20000308 	.word	0x20000308
 8000cd8:	080089ec 	.word	0x080089ec
 8000cdc:	08008a0c 	.word	0x08008a0c

08000ce0 <sendCANMessage>:
 */

#include "can.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08c      	sub	sp, #48	@ 0x30
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
 8000cec:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 8000cf2:	2304      	movs	r3, #4
 8000cf4:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8000d04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d08:	f107 0114 	add.w	r1, r7, #20
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	68f8      	ldr	r0, [r7, #12]
 8000d10:	f001 fe93 	bl	8002a3a <HAL_CAN_AddTxMessage>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <sendCANMessage+0x3e>
		Error_Handler();
 8000d1a:	f000 fd13 	bl	8001744 <Error_Handler>
}
 8000d1e:	bf00      	nop
 8000d20:	3730      	adds	r7, #48	@ 0x30
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <sendGlobalEnableFrame>:

void sendGlobalEnableFrame(CAN_HandleTypeDef *hcan)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 8000d30:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <sendGlobalEnableFrame+0x40>)
 8000d32:	613b      	str	r3, [r7, #16]
	  hdr.IDE = CAN_ID_EXT;
 8000d34:	2304      	movs	r3, #4
 8000d36:	617b      	str	r3, [r7, #20]
	  hdr.RTR = CAN_RTR_DATA;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61bb      	str	r3, [r7, #24]
	  hdr.DLC = 2;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	61fb      	str	r3, [r7, #28]
	  hdr.TransmitGlobalTime = DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	f887 3020 	strb.w	r3, [r7, #32]

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 8000d46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4a:	f107 010c 	add.w	r1, r7, #12
 8000d4e:	4a07      	ldr	r2, [pc, #28]	@ (8000d6c <sendGlobalEnableFrame+0x44>)
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f001 fe72 	bl	8002a3a <HAL_CAN_AddTxMessage>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <sendGlobalEnableFrame+0x38>
		Error_Handler();
 8000d5c:	f000 fcf2 	bl	8001744 <Error_Handler>
}
 8000d60:	bf00      	nop
 8000d62:	3728      	adds	r7, #40	@ 0x28
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	000401bf 	.word	0x000401bf
 8000d6c:	08008a2c 	.word	0x08008a2c

08000d70 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000d70:	b5b0      	push	{r4, r5, r7, lr}
 8000d72:	b096      	sub	sp, #88	@ 0x58
 8000d74:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hcan1, FRONT_LEFT_WHEEL_ID);
 8000d76:	4c5c      	ldr	r4, [pc, #368]	@ (8000ee8 <initializeTalons+0x178>)
 8000d78:	463b      	mov	r3, r7
 8000d7a:	2224      	movs	r2, #36	@ 0x24
 8000d7c:	495b      	ldr	r1, [pc, #364]	@ (8000eec <initializeTalons+0x17c>)
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fe22 	bl	80009c8 <TalonFXInit>
 8000d84:	4625      	mov	r5, r4
 8000d86:	463c      	mov	r4, r7
 8000d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d90:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hcan1, BACK_LEFT_WHEEL_ID);
 8000d94:	4c56      	ldr	r4, [pc, #344]	@ (8000ef0 <initializeTalons+0x180>)
 8000d96:	463b      	mov	r3, r7
 8000d98:	2225      	movs	r2, #37	@ 0x25
 8000d9a:	4954      	ldr	r1, [pc, #336]	@ (8000eec <initializeTalons+0x17c>)
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fe13 	bl	80009c8 <TalonFXInit>
 8000da2:	4625      	mov	r5, r4
 8000da4:	463c      	mov	r4, r7
 8000da6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000da8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000daa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hcan1, FRONT_RIGHT_WHEEL_ID);
 8000db2:	4c50      	ldr	r4, [pc, #320]	@ (8000ef4 <initializeTalons+0x184>)
 8000db4:	463b      	mov	r3, r7
 8000db6:	2226      	movs	r2, #38	@ 0x26
 8000db8:	494c      	ldr	r1, [pc, #304]	@ (8000eec <initializeTalons+0x17c>)
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fe04 	bl	80009c8 <TalonFXInit>
 8000dc0:	4625      	mov	r5, r4
 8000dc2:	463c      	mov	r4, r7
 8000dc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dcc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hcan1, BACK_RIGHT_WHEEL_ID);
 8000dd0:	4c49      	ldr	r4, [pc, #292]	@ (8000ef8 <initializeTalons+0x188>)
 8000dd2:	463b      	mov	r3, r7
 8000dd4:	220d      	movs	r2, #13
 8000dd6:	4945      	ldr	r1, [pc, #276]	@ (8000eec <initializeTalons+0x17c>)
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fdf5 	bl	80009c8 <TalonFXInit>
 8000dde:	4625      	mov	r5, r4
 8000de0:	463c      	mov	r4, r7
 8000de2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000de4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000de6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrum = TalonFXInit(&hcan1, BUCKET_DRUM_ID);
 8000dee:	4c43      	ldr	r4, [pc, #268]	@ (8000efc <initializeTalons+0x18c>)
 8000df0:	463b      	mov	r3, r7
 8000df2:	2219      	movs	r2, #25
 8000df4:	493d      	ldr	r1, [pc, #244]	@ (8000eec <initializeTalons+0x17c>)
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff fde6 	bl	80009c8 <TalonFXInit>
 8000dfc:	4625      	mov	r5, r4
 8000dfe:	463c      	mov	r4, r7
 8000e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e04:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e08:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	// TODO: apply PID Configs?
	struct slot0Configs pidConfigs = {
 8000e0c:	a334      	add	r3, pc, #208	@ (adr r3, 8000ee0 <initializeTalons+0x170>)
 8000e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e12:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000e16:	f04f 0200 	mov.w	r2, #0
 8000e1a:	f04f 0300 	mov.w	r3, #0
 8000e1e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	f04f 0300 	mov.w	r3, #0
 8000e2a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000e3a:	f04f 0200 	mov.w	r2, #0
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8000e46:	f04f 0200 	mov.w	r2, #0
 8000e4a:	f04f 0300 	mov.w	r3, #0
 8000e4e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		0,
		0,
		0,
		0
	};
	frontLeft.applyConfig(&frontLeft, &pidConfigs);
 8000e5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <initializeTalons+0x178>)
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	f107 0220 	add.w	r2, r7, #32
 8000e66:	4611      	mov	r1, r2
 8000e68:	481f      	ldr	r0, [pc, #124]	@ (8000ee8 <initializeTalons+0x178>)
 8000e6a:	4798      	blx	r3
	backLeft.applyConfig(&backLeft, &pidConfigs);
 8000e6c:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <initializeTalons+0x180>)
 8000e6e:	695b      	ldr	r3, [r3, #20]
 8000e70:	f107 0220 	add.w	r2, r7, #32
 8000e74:	4611      	mov	r1, r2
 8000e76:	481e      	ldr	r0, [pc, #120]	@ (8000ef0 <initializeTalons+0x180>)
 8000e78:	4798      	blx	r3
	frontRight.applyConfig(&frontRight, &pidConfigs);
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef4 <initializeTalons+0x184>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f107 0220 	add.w	r2, r7, #32
 8000e82:	4611      	mov	r1, r2
 8000e84:	481b      	ldr	r0, [pc, #108]	@ (8000ef4 <initializeTalons+0x184>)
 8000e86:	4798      	blx	r3
	backRight.applyConfig(&backRight, &pidConfigs);
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <initializeTalons+0x188>)
 8000e8a:	695b      	ldr	r3, [r3, #20]
 8000e8c:	f107 0220 	add.w	r2, r7, #32
 8000e90:	4611      	mov	r1, r2
 8000e92:	4819      	ldr	r0, [pc, #100]	@ (8000ef8 <initializeTalons+0x188>)
 8000e94:	4798      	blx	r3
	bucketDrum.applyConfig(&bucketDrum, &pidConfigs);
 8000e96:	4b19      	ldr	r3, [pc, #100]	@ (8000efc <initializeTalons+0x18c>)
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	f107 0220 	add.w	r2, r7, #32
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	4816      	ldr	r0, [pc, #88]	@ (8000efc <initializeTalons+0x18c>)
 8000ea2:	4798      	blx	r3

	leftActuator = TalonSRXInit(&hcan1, LEFT_ACTUATOR_ID);
 8000ea4:	4c16      	ldr	r4, [pc, #88]	@ (8000f00 <initializeTalons+0x190>)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4910      	ldr	r1, [pc, #64]	@ (8000eec <initializeTalons+0x17c>)
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fe21 	bl	8000af4 <TalonSRXInit>
 8000eb2:	4625      	mov	r5, r4
 8000eb4:	463c      	mov	r4, r7
 8000eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000eba:	6823      	ldr	r3, [r4, #0]
 8000ebc:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hcan1, RIGHT_ACTUATOR_ID);
 8000ebe:	4c11      	ldr	r4, [pc, #68]	@ (8000f04 <initializeTalons+0x194>)
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	4909      	ldr	r1, [pc, #36]	@ (8000eec <initializeTalons+0x17c>)
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fe14 	bl	8000af4 <TalonSRXInit>
 8000ecc:	4625      	mov	r5, r4
 8000ece:	463c      	mov	r4, r7
 8000ed0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ed2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	602b      	str	r3, [r5, #0]
}
 8000ed8:	bf00      	nop
 8000eda:	3758      	adds	r7, #88	@ 0x58
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bdb0      	pop	{r4, r5, r7, pc}
 8000ee0:	9999999a 	.word	0x9999999a
 8000ee4:	3fb99999 	.word	0x3fb99999
 8000ee8:	200001f8 	.word	0x200001f8
 8000eec:	20000350 	.word	0x20000350
 8000ef0:	20000218 	.word	0x20000218
 8000ef4:	20000238 	.word	0x20000238
 8000ef8:	20000258 	.word	0x20000258
 8000efc:	20000278 	.word	0x20000278
 8000f00:	20000298 	.word	0x20000298
 8000f04:	200002ac 	.word	0x200002ac

08000f08 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	463b      	mov	r3, r7
 8000f10:	e883 0003 	stmia.w	r3, {r0, r1}
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hcan1);
 8000f14:	4844      	ldr	r0, [pc, #272]	@ (8001028 <directControl+0x120>)
 8000f16:	f7ff ff07 	bl	8000d28 <sendGlobalEnableFrame>

	// Set output speeds of left motors
	uint8_t leftSpeed = packet.front_left_wheel; // a value between 0 and 0xff (-127 and 128)
 8000f1a:	78bb      	ldrb	r3, [r7, #2]
 8000f1c:	77fb      	strb	r3, [r7, #31]
	if (leftSpeed == 0xFF) {
 8000f1e:	7ffb      	ldrb	r3, [r7, #31]
 8000f20:	2bff      	cmp	r3, #255	@ 0xff
 8000f22:	d102      	bne.n	8000f2a <directControl+0x22>
		leftSpeed = leftSpeed - 1; // edge case: 0xFF - 127 evaluates to 128, which overflows and becomes -1
 8000f24:	7ffb      	ldrb	r3, [r7, #31]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	77fb      	strb	r3, [r7, #31]
	}
	// TODO: check if we want to scale up this value so that we can have a higher max speed (eg. scale up to above -127 and 128)
	// invert because of the way the motors are mounted
	frontLeft.setControl(&frontLeft, ((int8_t)(leftSpeed - 127)) * -1, 0); // sets velocity of TalonFX (in turns per second) to leftSpeed
 8000f2a:	4b40      	ldr	r3, [pc, #256]	@ (800102c <directControl+0x124>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	7ffa      	ldrb	r2, [r7, #31]
 8000f30:	3a7f      	subs	r2, #127	@ 0x7f
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	b252      	sxtb	r2, r2
 8000f36:	4252      	negs	r2, r2
 8000f38:	ed9f 0b37 	vldr	d0, [pc, #220]	@ 8001018 <directControl+0x110>
 8000f3c:	4611      	mov	r1, r2
 8000f3e:	483b      	ldr	r0, [pc, #236]	@ (800102c <directControl+0x124>)
 8000f40:	4798      	blx	r3
	backLeft.setControl(&backLeft,((int8_t)(leftSpeed - 127)) * -1, 0);
 8000f42:	4b3b      	ldr	r3, [pc, #236]	@ (8001030 <directControl+0x128>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	7ffa      	ldrb	r2, [r7, #31]
 8000f48:	3a7f      	subs	r2, #127	@ 0x7f
 8000f4a:	b2d2      	uxtb	r2, r2
 8000f4c:	b252      	sxtb	r2, r2
 8000f4e:	4252      	negs	r2, r2
 8000f50:	ed9f 0b31 	vldr	d0, [pc, #196]	@ 8001018 <directControl+0x110>
 8000f54:	4611      	mov	r1, r2
 8000f56:	4836      	ldr	r0, [pc, #216]	@ (8001030 <directControl+0x128>)
 8000f58:	4798      	blx	r3
//	frontLeft.set(&frontLeft, 0.5);
//	backLeft.set(&backLeft, 0.5);


	// Set output speeds of right motors
	uint8_t rightSpeed = packet.front_right_wheel;
 8000f5a:	793b      	ldrb	r3, [r7, #4]
 8000f5c:	77bb      	strb	r3, [r7, #30]
	if (rightSpeed == 0xFF) {
 8000f5e:	7fbb      	ldrb	r3, [r7, #30]
 8000f60:	2bff      	cmp	r3, #255	@ 0xff
 8000f62:	d102      	bne.n	8000f6a <directControl+0x62>
		rightSpeed = rightSpeed - 1; // edge case: 0xFF - 127 evaluates to 128, which overflows and becomes -1
 8000f64:	7fbb      	ldrb	r3, [r7, #30]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	77bb      	strb	r3, [r7, #30]
	}
	frontRight.setControl(&frontRight, ((int8_t)(rightSpeed - 127)), 0);
 8000f6a:	4b32      	ldr	r3, [pc, #200]	@ (8001034 <directControl+0x12c>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	7fba      	ldrb	r2, [r7, #30]
 8000f70:	3a7f      	subs	r2, #127	@ 0x7f
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	b252      	sxtb	r2, r2
 8000f76:	ed9f 0b28 	vldr	d0, [pc, #160]	@ 8001018 <directControl+0x110>
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	482d      	ldr	r0, [pc, #180]	@ (8001034 <directControl+0x12c>)
 8000f7e:	4798      	blx	r3
	backRight.setControl(&backRight, ((int8_t)(rightSpeed - 127)), 0);
 8000f80:	4b2d      	ldr	r3, [pc, #180]	@ (8001038 <directControl+0x130>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	7fba      	ldrb	r2, [r7, #30]
 8000f86:	3a7f      	subs	r2, #127	@ 0x7f
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	b252      	sxtb	r2, r2
 8000f8c:	ed9f 0b22 	vldr	d0, [pc, #136]	@ 8001018 <directControl+0x110>
 8000f90:	4611      	mov	r1, r2
 8000f92:	4829      	ldr	r0, [pc, #164]	@ (8001038 <directControl+0x130>)
 8000f94:	4798      	blx	r3
//	frontRight.set(&frontRight, 0.5);
//	backRight.set(&backRight, 0);
	// Set output speed of the bucket drum
	int8_t bucketDrumSpeed = packet.drum;
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	777b      	strb	r3, [r7, #29]
	bucketDrum.setControl(&bucketDrum, ((int8_t)(bucketDrumSpeed - 127)), 0);
 8000f9a:	4b28      	ldr	r3, [pc, #160]	@ (800103c <directControl+0x134>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	7f7a      	ldrb	r2, [r7, #29]
 8000fa0:	3a7f      	subs	r2, #127	@ 0x7f
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	b252      	sxtb	r2, r2
 8000fa6:	ed9f 0b1c 	vldr	d0, [pc, #112]	@ 8001018 <directControl+0x110>
 8000faa:	4611      	mov	r1, r2
 8000fac:	4823      	ldr	r0, [pc, #140]	@ (800103c <directControl+0x134>)
 8000fae:	4798      	blx	r3

	// Set outputs of linear actuators
	int8_t actuatorPosition = packet.actuator;
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	773b      	strb	r3, [r7, #28]
	float percentExtension = (float) actuatorPosition / 255; // convert value between 0 and 255 to decimal between 0 and 1
 8000fb4:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8000fb8:	ee07 3a90 	vmov	s15, r3
 8000fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc0:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001040 <directControl+0x138>
 8000fc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc8:	edc7 7a06 	vstr	s15, [r7, #24]
	if (DIRECT_ACTUATOR_CONTROL) {
		// this expects packet.actuator to be a two's complement value between -127 and 127
		// eg. a 0xff corresponds to -1/128 = 0.8% output, 0x7F corresponds to 128/128 = 100% output
		float actuatorOutput = (packet.actuator - 127) / 127.0;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	3b7f      	subs	r3, #127	@ 0x7f
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000fd8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8001020 <directControl+0x118>
 8000fdc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000fe0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fe4:	edc7 7a05 	vstr	s15, [r7, #20]
//		writeDebugFormat("Actuator Output: %f\r\n", actuatorOutput);
		struct ActuatorValues actuatorValues = {0, 0};
 8000fe8:	f04f 0300 	mov.w	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
		actuatorValues = syncLinearActuators(actuatorOutput);
 8000ff4:	ed97 0a05 	vldr	s0, [r7, #20]
 8000ff8:	f7ff fd9e 	bl	8000b38 <syncLinearActuators>
 8000ffc:	eeb0 7a40 	vmov.f32	s14, s0
 8001000:	eef0 7a60 	vmov.f32	s15, s1
 8001004:	ed87 7a03 	vstr	s14, [r7, #12]
 8001008:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	else {
		setActuatorLength(leftActuator, rightActuator, percentExtension);
	}

}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	f3af 8000 	nop.w
	...
 8001024:	405fc000 	.word	0x405fc000
 8001028:	20000350 	.word	0x20000350
 800102c:	200001f8 	.word	0x200001f8
 8001030:	20000218 	.word	0x20000218
 8001034:	20000238 	.word	0x20000238
 8001038:	20000258 	.word	0x20000258
 800103c:	20000278 	.word	0x20000278
 8001040:	437f0000 	.word	0x437f0000

08001044 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	b29a      	uxth	r2, r3
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	4803      	ldr	r0, [pc, #12]	@ (8001068 <writeDebug+0x24>)
 800105c:	f003 fbc4 	bl	80047e8 <HAL_UART_Transmit>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000454 	.word	0x20000454

0800106c <writeDebugString>:

void writeDebugString(const char *buffer)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff f933 	bl	80002e0 <strlen>
 800107a:	4603      	mov	r3, r0
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4619      	mov	r1, r3
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ffdf 	bl	8001044 <writeDebug>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <writeDebugFormat>:

void writeDebugFormat(const char *format, ...)
{
 800108e:	b40f      	push	{r0, r1, r2, r3}
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	607b      	str	r3, [r7, #4]

	va_list args_copy;
	va_copy(args_copy, args);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	603b      	str	r3, [r7, #0]
	int buff_size = vsnprintf(NULL, 0, format, args_copy);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	2100      	movs	r1, #0
 80010a6:	2000      	movs	r0, #0
 80010a8:	f005 fcd4 	bl	8006a54 <vsniprintf>
 80010ac:	60f8      	str	r0, [r7, #12]
	va_end(args_copy);

	char *buff = malloc(buff_size + 1);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 fea6 	bl	8005e04 <malloc>
 80010b8:	4603      	mov	r3, r0
 80010ba:	60bb      	str	r3, [r7, #8]

	if (buff == NULL)
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d011      	beq.n	80010e6 <writeDebugFormat+0x58>
	{
		va_end(args);
		return;
	}

	vsnprintf(buff, buff_size + 1, format, args);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4619      	mov	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	68b8      	ldr	r0, [r7, #8]
 80010ce:	f005 fcc1 	bl	8006a54 <vsniprintf>
	writeDebug(buff, buff_size);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	68b8      	ldr	r0, [r7, #8]
 80010da:	f7ff ffb3 	bl	8001044 <writeDebug>
	free(buff);
 80010de:	68b8      	ldr	r0, [r7, #8]
 80010e0:	f004 fe98 	bl	8005e14 <free>
 80010e4:	e000      	b.n	80010e8 <writeDebugFormat+0x5a>
		return;
 80010e6:	bf00      	nop

	va_end(args);
}
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010f0:	b004      	add	sp, #16
 80010f2:	4770      	bx	lr

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80010fa:	f000 faf7 	bl	80016ec <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fee2 	bl	8001ec6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f845 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f000 fa51 	bl	80015ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800110a:	f000 f9ef 	bl	80014ec <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800110e:	f000 f9bd 	bl	800148c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001112:	f000 f899 	bl	8001248 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001116:	f000 f93b 	bl	8001390 <MX_CAN1_Init>
  MX_I2C1_Init();
 800111a:	f000 f977 	bl	800140c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 800111e:	f000 fa15 	bl	800154c <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8001122:	f000 f8e3 	bl	80012ec <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  writeDebugString("Starting program!");
 8001126:	4813      	ldr	r0, [pc, #76]	@ (8001174 <main+0x80>)
 8001128:	f7ff ffa0 	bl	800106c <writeDebugString>
  initializeTalons();
 800112c:	f7ff fe20 	bl	8000d70 <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 7);
 8001130:	2207      	movs	r2, #7
 8001132:	4911      	ldr	r1, [pc, #68]	@ (8001178 <main+0x84>)
 8001134:	4811      	ldr	r0, [pc, #68]	@ (800117c <main+0x88>)
 8001136:	f003 fbe0 	bl	80048fa <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  writeDebugString("Entering while loop!");
 800113a:	4811      	ldr	r0, [pc, #68]	@ (8001180 <main+0x8c>)
 800113c:	f7ff ff96 	bl	800106c <writeDebugString>
//	if (count % 5 == 0) {
//		motorValues = readFromJetson(); // receive a packet from Jetson

//		writeDebugFormat("Top Left Wheel Output: %x\r\n", rx_buff[1]);

	count += 1;
 8001140:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <main+0x90>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	3301      	adds	r3, #1
 8001146:	4a0f      	ldr	r2, [pc, #60]	@ (8001184 <main+0x90>)
 8001148:	6013      	str	r3, [r2, #0]
	// After a certain period without receiving packets, stop the robot. todo: ensure this logic is robust
	// right now it stops ~2s after we stop sending packets from the Jetson
	if (count > 100) {
 800114a:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <main+0x90>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2b64      	cmp	r3, #100	@ 0x64
 8001150:	dd05      	ble.n	800115e <main+0x6a>
		motorValues = (SerialPacket) {
 8001152:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <main+0x94>)
 8001154:	4a0d      	ldr	r2, [pc, #52]	@ (800118c <main+0x98>)
 8001156:	e892 0003 	ldmia.w	r2, {r0, r1}
 800115a:	e883 0003 	stmia.w	r3, {r0, r1}
	}


//	}

	directControl(motorValues); // set motor outputs accordingly
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <main+0x94>)
 8001160:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001164:	f7ff fed0 	bl	8000f08 <directControl>
	HAL_Delay(1000);
 8001168:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800116c:	f000 ff08 	bl	8001f80 <HAL_Delay>
	if (DEBUG){
 8001170:	e7e6      	b.n	8001140 <main+0x4c>
 8001172:	bf00      	nop
 8001174:	08008a30 	.word	0x08008a30
 8001178:	20000564 	.word	0x20000564
 800117c:	200004dc 	.word	0x200004dc
 8001180:	08008a44 	.word	0x08008a44
 8001184:	2000056c 	.word	0x2000056c
 8001188:	20000000 	.word	0x20000000
 800118c:	08008a5c 	.word	0x08008a5c

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b094      	sub	sp, #80	@ 0x50
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	2234      	movs	r2, #52	@ 0x34
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f005 fc66 	bl	8006a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b4:	4b22      	ldr	r3, [pc, #136]	@ (8001240 <SystemClock_Config+0xb0>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	4a21      	ldr	r2, [pc, #132]	@ (8001240 <SystemClock_Config+0xb0>)
 80011ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011be:	6413      	str	r3, [r2, #64]	@ 0x40
 80011c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <SystemClock_Config+0xb0>)
 80011c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001244 <SystemClock_Config+0xb4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001244 <SystemClock_Config+0xb4>)
 80011d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <SystemClock_Config+0xb4>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011e4:	603b      	str	r3, [r7, #0]
 80011e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e8:	2302      	movs	r3, #2
 80011ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ec:	2301      	movs	r3, #1
 80011ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f0:	2310      	movs	r3, #16
 80011f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4618      	mov	r0, r3
 80011fe:	f002 f9e9 	bl	80035d4 <HAL_RCC_OscConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001208:	f000 fa9c 	bl	8001744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120c:	230f      	movs	r3, #15
 800120e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f002 fc82 	bl	8003b30 <HAL_RCC_ClockConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001232:	f000 fa87 	bl	8001744 <Error_Handler>
  }
}
 8001236:	bf00      	nop
 8001238:	3750      	adds	r7, #80	@ 0x50
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40023800 	.word	0x40023800
 8001244:	40007000 	.word	0x40007000

08001248 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800124e:	463b      	mov	r3, r7
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <MX_ADC1_Init+0x98>)
 800125c:	4a21      	ldr	r2, [pc, #132]	@ (80012e4 <MX_ADC1_Init+0x9c>)
 800125e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001260:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001262:	2200      	movs	r2, #0
 8001264:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001266:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <MX_ADC1_Init+0x98>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001272:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001278:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <MX_ADC1_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001282:	2200      	movs	r2, #0
 8001284:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001288:	4a17      	ldr	r2, [pc, #92]	@ (80012e8 <MX_ADC1_Init+0xa0>)
 800128a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_ADC1_Init+0x98>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <MX_ADC1_Init+0x98>)
 8001294:	2201      	movs	r2, #1
 8001296:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_ADC1_Init+0x98>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_ADC1_Init+0x98>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012a6:	480e      	ldr	r0, [pc, #56]	@ (80012e0 <MX_ADC1_Init+0x98>)
 80012a8:	f000 fe8e 	bl	8001fc8 <HAL_ADC_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012b2:	f000 fa47 	bl	8001744 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80012b6:	2309      	movs	r3, #9
 80012b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ba:	2301      	movs	r3, #1
 80012bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012be:	2300      	movs	r3, #0
 80012c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c2:	463b      	mov	r3, r7
 80012c4:	4619      	mov	r1, r3
 80012c6:	4806      	ldr	r0, [pc, #24]	@ (80012e0 <MX_ADC1_Init+0x98>)
 80012c8:	f001 f828 	bl	800231c <HAL_ADC_ConfigChannel>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012d2:	f000 fa37 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	200002c0 	.word	0x200002c0
 80012e4:	40012000 	.word	0x40012000
 80012e8:	0f000001 	.word	0x0f000001

080012ec <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012f2:	463b      	mov	r3, r7
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80012fe:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001300:	4a21      	ldr	r2, [pc, #132]	@ (8001388 <MX_ADC2_Init+0x9c>)
 8001302:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001306:	2200      	movs	r2, #0
 8001308:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <MX_ADC2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001310:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001312:	2200      	movs	r2, #0
 8001314:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <MX_ADC2_Init+0x98>)
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001324:	4b17      	ldr	r3, [pc, #92]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001326:	2200      	movs	r2, #0
 8001328:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800132a:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <MX_ADC2_Init+0x98>)
 800132c:	4a17      	ldr	r2, [pc, #92]	@ (800138c <MX_ADC2_Init+0xa0>)
 800132e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001330:	4b14      	ldr	r3, [pc, #80]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001336:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001338:	2201      	movs	r2, #1
 800133a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800133c:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <MX_ADC2_Init+0x98>)
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001344:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <MX_ADC2_Init+0x98>)
 8001346:	2201      	movs	r2, #1
 8001348:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800134a:	480e      	ldr	r0, [pc, #56]	@ (8001384 <MX_ADC2_Init+0x98>)
 800134c:	f000 fe3c 	bl	8001fc8 <HAL_ADC_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001356:	f000 f9f5 	bl	8001744 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800135a:	230c      	movs	r3, #12
 800135c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800135e:	2301      	movs	r3, #1
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001366:	463b      	mov	r3, r7
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	@ (8001384 <MX_ADC2_Init+0x98>)
 800136c:	f000 ffd6 	bl	800231c <HAL_ADC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001376:	f000 f9e5 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000308 	.word	0x20000308
 8001388:	40012100 	.word	0x40012100
 800138c:	0f000001 	.word	0x0f000001

08001390 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001394:	4b1b      	ldr	r3, [pc, #108]	@ (8001404 <MX_CAN1_Init+0x74>)
 8001396:	4a1c      	ldr	r2, [pc, #112]	@ (8001408 <MX_CAN1_Init+0x78>)
 8001398:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 800139a:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <MX_CAN1_Init+0x74>)
 800139c:	2202      	movs	r2, #2
 800139e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80013a0:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013a6:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 80013ac:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80013b2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80013b4:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013ba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80013bc:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013be:	2200      	movs	r2, #0
 80013c0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80013c2:	4b10      	ldr	r3, [pc, #64]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80013c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80013ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80013da:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80013e0:	4808      	ldr	r0, [pc, #32]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013e2:	f001 f9eb 	bl	80027bc <HAL_CAN_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80013ec:	f000 f9aa 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80013f0:	4804      	ldr	r0, [pc, #16]	@ (8001404 <MX_CAN1_Init+0x74>)
 80013f2:	f001 fade 	bl	80029b2 <HAL_CAN_Start>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_CAN1_Init+0x70>
	Error_Handler();
 80013fc:	f000 f9a2 	bl	8001744 <Error_Handler>
  }

  /* USER CODE END CAN1_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000350 	.word	0x20000350
 8001408:	40006400 	.word	0x40006400

0800140c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001410:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001412:	4a1c      	ldr	r2, [pc, #112]	@ (8001484 <MX_I2C1_Init+0x78>)
 8001414:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8001416:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001418:	4a1b      	ldr	r2, [pc, #108]	@ (8001488 <MX_I2C1_Init+0x7c>)
 800141a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800141c:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <MX_I2C1_Init+0x74>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001422:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001424:	2201      	movs	r2, #1
 8001426:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001428:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <MX_I2C1_Init+0x74>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800142e:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001430:	2200      	movs	r2, #0
 8001432:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001434:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001436:	2200      	movs	r2, #0
 8001438:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800143a:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <MX_I2C1_Init+0x74>)
 800143c:	2200      	movs	r2, #0
 800143e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001440:	4b0f      	ldr	r3, [pc, #60]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001446:	480e      	ldr	r0, [pc, #56]	@ (8001480 <MX_I2C1_Init+0x74>)
 8001448:	f001 ff90 	bl	800336c <HAL_I2C_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001452:	f000 f977 	bl	8001744 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001456:	2100      	movs	r1, #0
 8001458:	4809      	ldr	r0, [pc, #36]	@ (8001480 <MX_I2C1_Init+0x74>)
 800145a:	f002 f823 	bl	80034a4 <HAL_I2CEx_ConfigAnalogFilter>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001464:	f000 f96e 	bl	8001744 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001468:	2100      	movs	r1, #0
 800146a:	4805      	ldr	r0, [pc, #20]	@ (8001480 <MX_I2C1_Init+0x74>)
 800146c:	f002 f865 	bl	800353a <HAL_I2CEx_ConfigDigitalFilter>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001476:	f000 f965 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000378 	.word	0x20000378
 8001484:	40005400 	.word	0x40005400
 8001488:	00303d5b 	.word	0x00303d5b

0800148c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 8001492:	4a15      	ldr	r2, [pc, #84]	@ (80014e8 <MX_USART2_UART_Init+0x5c>)
 8001494:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001496:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014bc:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014c2:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ce:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <MX_USART2_UART_Init+0x58>)
 80014d0:	f003 f93c 	bl	800474c <HAL_UART_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014da:	f000 f933 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200003cc 	.word	0x200003cc
 80014e8:	40004400 	.word	0x40004400

080014ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014f0:	4b14      	ldr	r3, [pc, #80]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 80014f2:	4a15      	ldr	r2, [pc, #84]	@ (8001548 <MX_USART3_UART_Init+0x5c>)
 80014f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014f6:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 80014f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001512:	220c      	movs	r2, #12
 8001514:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001516:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800151c:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001522:	4b08      	ldr	r3, [pc, #32]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <MX_USART3_UART_Init+0x58>)
 8001530:	f003 f90c 	bl	800474c <HAL_UART_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800153a:	f000 f903 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000454 	.word	0x20000454
 8001548:	40004800 	.word	0x40004800

0800154c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001552:	4a15      	ldr	r2, [pc, #84]	@ (80015a8 <MX_USART6_UART_Init+0x5c>)
 8001554:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001558:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800155c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800155e:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001564:	4b0f      	ldr	r3, [pc, #60]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001566:	2200      	movs	r2, #0
 8001568:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800156a:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 800156c:	2200      	movs	r2, #0
 800156e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001570:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001572:	220c      	movs	r2, #12
 8001574:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800157c:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001582:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 800158a:	2200      	movs	r2, #0
 800158c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800158e:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_USART6_UART_Init+0x58>)
 8001590:	f003 f8dc 	bl	800474c <HAL_UART_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800159a:	f000 f8d3 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200004dc 	.word	0x200004dc
 80015a8:	40011400 	.word	0x40011400

080015ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
 80015c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015c2:	4b26      	ldr	r3, [pc, #152]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a25      	ldr	r2, [pc, #148]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015c8:	f043 0310 	orr.w	r3, r3, #16
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a1f      	ldr	r2, [pc, #124]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a19      	ldr	r2, [pc, #100]	@ (800165c <MX_GPIO_Init+0xb0>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b17      	ldr	r3, [pc, #92]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60bb      	str	r3, [r7, #8]
 8001608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	4b14      	ldr	r3, [pc, #80]	@ (800165c <MX_GPIO_Init+0xb0>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160e:	4a13      	ldr	r2, [pc, #76]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001610:	f043 0302 	orr.w	r3, r3, #2
 8001614:	6313      	str	r3, [r2, #48]	@ 0x30
 8001616:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	4a0d      	ldr	r2, [pc, #52]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001628:	f043 0308 	orr.w	r3, r3, #8
 800162c:	6313      	str	r3, [r2, #48]	@ 0x30
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <MX_GPIO_Init+0xb0>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	f003 0308 	and.w	r3, r3, #8
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800163a:	2304      	movs	r3, #4
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163e:	2300      	movs	r3, #0
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	4804      	ldr	r0, [pc, #16]	@ (8001660 <MX_GPIO_Init+0xb4>)
 800164e:	f001 fce1 	bl	8003014 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001652:	bf00      	nop
 8001654:	3728      	adds	r7, #40	@ 0x28
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40023800 	.word	0x40023800
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(&huart6, rx_buff, 7) != HAL_OK) {
 800166c:	2207      	movs	r2, #7
 800166e:	491a      	ldr	r1, [pc, #104]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 8001670:	481a      	ldr	r0, [pc, #104]	@ (80016dc <HAL_UART_RxCpltCallback+0x78>)
 8001672:	f003 f942 	bl	80048fa <HAL_UART_Receive_IT>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <HAL_UART_RxCpltCallback+0x1e>
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT");
 800167c:	4818      	ldr	r0, [pc, #96]	@ (80016e0 <HAL_UART_RxCpltCallback+0x7c>)
 800167e:	f7ff fcf5 	bl	800106c <writeDebugString>
	}
	count = 0;
 8001682:	4b18      	ldr	r3, [pc, #96]	@ (80016e4 <HAL_UART_RxCpltCallback+0x80>)
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[0],
 8001688:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 800168a:	f893 c000 	ldrb.w	ip, [r3]
		.front_left_wheel = rx_buff[1],
 800168e:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 8001690:	785e      	ldrb	r6, [r3, #1]
		.back_left_wheel = rx_buff[2],
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 8001694:	789d      	ldrb	r5, [r3, #2]
		.front_right_wheel  = rx_buff[3],
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 8001698:	78dc      	ldrb	r4, [r3, #3]
		.back_right_wheel = rx_buff[4],
 800169a:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 800169c:	7918      	ldrb	r0, [r3, #4]
		.drum  = rx_buff[5],
 800169e:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 80016a0:	7959      	ldrb	r1, [r3, #5]
		.actuator  = rx_buff[6],
 80016a2:	4b0d      	ldr	r3, [pc, #52]	@ (80016d8 <HAL_UART_RxCpltCallback+0x74>)
 80016a4:	799a      	ldrb	r2, [r3, #6]
	motorValues = (SerialPacket) {
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016a8:	f04f 0e00 	mov.w	lr, #0
 80016ac:	f883 e000 	strb.w	lr, [r3]
 80016b0:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016b2:	f883 c001 	strb.w	ip, [r3, #1]
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016b8:	709e      	strb	r6, [r3, #2]
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016bc:	70dd      	strb	r5, [r3, #3]
 80016be:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016c0:	711c      	strb	r4, [r3, #4]
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016c4:	7158      	strb	r0, [r3, #5]
 80016c6:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016c8:	7199      	strb	r1, [r3, #6]
 80016ca:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <HAL_UART_RxCpltCallback+0x84>)
 80016cc:	71da      	strb	r2, [r3, #7]
	};
}
 80016ce:	bf00      	nop
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000564 	.word	0x20000564
 80016dc:	200004dc 	.word	0x200004dc
 80016e0:	08008a64 	.word	0x08008a64
 80016e4:	2000056c 	.word	0x2000056c
 80016e8:	20000000 	.word	0x20000000

080016ec <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80016f2:	463b      	mov	r3, r7
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80016fe:	f001 fb7f 	bl	8002e00 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001702:	2301      	movs	r3, #1
 8001704:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001706:	2300      	movs	r3, #0
 8001708:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800170e:	231f      	movs	r3, #31
 8001710:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001712:	2387      	movs	r3, #135	@ 0x87
 8001714:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001716:	2300      	movs	r3, #0
 8001718:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800171a:	2300      	movs	r3, #0
 800171c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800171e:	2301      	movs	r3, #1
 8001720:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001722:	2301      	movs	r3, #1
 8001724:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800172a:	2300      	movs	r3, #0
 800172c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800172e:	463b      	mov	r3, r7
 8001730:	4618      	mov	r0, r3
 8001732:	f001 fb9d 	bl	8002e70 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001736:	2004      	movs	r0, #4
 8001738:	f001 fb7a 	bl	8002e30 <HAL_MPU_Enable>

}
 800173c:	bf00      	nop
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <Error_Handler+0x8>

08001750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <HAL_MspInit+0x44>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175a:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <HAL_MspInit+0x44>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001760:	6413      	str	r3, [r2, #64]	@ 0x40
 8001762:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <HAL_MspInit+0x44>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_MspInit+0x44>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_MspInit+0x44>)
 8001774:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001778:	6453      	str	r3, [r2, #68]	@ 0x44
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_MspInit+0x44>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08c      	sub	sp, #48	@ 0x30
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001860 <HAL_ADC_MspInit+0xc8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d124      	bne.n	8001804 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017be:	4a29      	ldr	r2, [pc, #164]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017c6:	4b27      	ldr	r3, [pc, #156]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ce:	61bb      	str	r3, [r7, #24]
 80017d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b24      	ldr	r3, [pc, #144]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a23      	ldr	r2, [pc, #140]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b21      	ldr	r3, [pc, #132]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ee:	2303      	movs	r3, #3
 80017f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 031c 	add.w	r3, r7, #28
 80017fa:	4619      	mov	r1, r3
 80017fc:	481a      	ldr	r0, [pc, #104]	@ (8001868 <HAL_ADC_MspInit+0xd0>)
 80017fe:	f001 fc09 	bl	8003014 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001802:	e028      	b.n	8001856 <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a18      	ldr	r2, [pc, #96]	@ (800186c <HAL_ADC_MspInit+0xd4>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d123      	bne.n	8001856 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800180e:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001812:	4a14      	ldr	r2, [pc, #80]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 8001814:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001818:	6453      	str	r3, [r2, #68]	@ 0x44
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001826:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a0e      	ldr	r2, [pc, #56]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <HAL_ADC_MspInit+0xcc>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800183e:	2304      	movs	r3, #4
 8001840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001842:	2303      	movs	r3, #3
 8001844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184a:	f107 031c 	add.w	r3, r7, #28
 800184e:	4619      	mov	r1, r3
 8001850:	4807      	ldr	r0, [pc, #28]	@ (8001870 <HAL_ADC_MspInit+0xd8>)
 8001852:	f001 fbdf 	bl	8003014 <HAL_GPIO_Init>
}
 8001856:	bf00      	nop
 8001858:	3730      	adds	r7, #48	@ 0x30
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40012000 	.word	0x40012000
 8001864:	40023800 	.word	0x40023800
 8001868:	40020400 	.word	0x40020400
 800186c:	40012100 	.word	0x40012100
 8001870:	40020800 	.word	0x40020800

08001874 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a17      	ldr	r2, [pc, #92]	@ (80018f0 <HAL_CAN_MspInit+0x7c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d127      	bne.n	80018e6 <HAL_CAN_MspInit+0x72>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001896:	4b17      	ldr	r3, [pc, #92]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a16      	ldr	r2, [pc, #88]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 800189c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b14      	ldr	r3, [pc, #80]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ae:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a10      	ldr	r2, [pc, #64]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 80018b4:	f043 0308 	orr.w	r3, r3, #8
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <HAL_CAN_MspInit+0x80>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018c6:	2303      	movs	r3, #3
 80018c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ca:	2302      	movs	r3, #2
 80018cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d2:	2303      	movs	r3, #3
 80018d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018d6:	2309      	movs	r3, #9
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4805      	ldr	r0, [pc, #20]	@ (80018f8 <HAL_CAN_MspInit+0x84>)
 80018e2:	f001 fb97 	bl	8003014 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80018e6:	bf00      	nop
 80018e8:	3728      	adds	r7, #40	@ 0x28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40006400 	.word	0x40006400
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020c00 	.word	0x40020c00

080018fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b0ae      	sub	sp, #184	@ 0xb8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	2290      	movs	r2, #144	@ 0x90
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f005 f8a7 	bl	8006a70 <memset>
  if(hi2c->Instance==I2C1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a22      	ldr	r2, [pc, #136]	@ (80019b0 <HAL_I2C_MspInit+0xb4>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d13c      	bne.n	80019a6 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800192c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001930:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001932:	2300      	movs	r3, #0
 8001934:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4618      	mov	r0, r3
 800193c:	f002 fade 	bl	8003efc <HAL_RCCEx_PeriphCLKConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001946:	f7ff fefd 	bl	8001744 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a19      	ldr	r2, [pc, #100]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b17      	ldr	r3, [pc, #92]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001962:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800196a:	2312      	movs	r3, #18
 800196c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001976:	2303      	movs	r3, #3
 8001978:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800197c:	2304      	movs	r3, #4
 800197e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001982:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001986:	4619      	mov	r1, r3
 8001988:	480b      	ldr	r0, [pc, #44]	@ (80019b8 <HAL_I2C_MspInit+0xbc>)
 800198a:	f001 fb43 	bl	8003014 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800198e:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	4a08      	ldr	r2, [pc, #32]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 8001994:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001998:	6413      	str	r3, [r2, #64]	@ 0x40
 800199a:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <HAL_I2C_MspInit+0xb8>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80019a6:	bf00      	nop
 80019a8:	37b8      	adds	r7, #184	@ 0xb8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40005400 	.word	0x40005400
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020400 	.word	0x40020400

080019bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b0b2      	sub	sp, #200	@ 0xc8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d8:	2290      	movs	r2, #144	@ 0x90
 80019da:	2100      	movs	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 f847 	bl	8006a70 <memset>
  if(huart->Instance==USART2)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a7c      	ldr	r2, [pc, #496]	@ (8001bd8 <HAL_UART_MspInit+0x21c>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d164      	bne.n	8001ab6 <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f8:	4618      	mov	r0, r3
 80019fa:	f002 fa7f 	bl	8003efc <HAL_RCCEx_PeriphCLKConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a04:	f7ff fe9e 	bl	8001744 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a08:	4b74      	ldr	r3, [pc, #464]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0c:	4a73      	ldr	r2, [pc, #460]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a14:	4b71      	ldr	r3, [pc, #452]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1c:	623b      	str	r3, [r7, #32]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	4b6e      	ldr	r3, [pc, #440]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a24:	4a6d      	ldr	r2, [pc, #436]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a38:	4b68      	ldr	r3, [pc, #416]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3c:	4a67      	ldr	r2, [pc, #412]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a44:	4b65      	ldr	r3, [pc, #404]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a50:	2308      	movs	r3, #8
 8001a52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a62:	2303      	movs	r3, #3
 8001a64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a68:	2307      	movs	r3, #7
 8001a6a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a72:	4619      	mov	r1, r3
 8001a74:	485a      	ldr	r0, [pc, #360]	@ (8001be0 <HAL_UART_MspInit+0x224>)
 8001a76:	f001 facd 	bl	8003014 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a7a:	2320      	movs	r3, #32
 8001a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a92:	2307      	movs	r3, #7
 8001a94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a98:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4851      	ldr	r0, [pc, #324]	@ (8001be4 <HAL_UART_MspInit+0x228>)
 8001aa0:	f001 fab8 	bl	8003014 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2026      	movs	r0, #38	@ 0x26
 8001aaa:	f001 f972 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001aae:	2026      	movs	r0, #38	@ 0x26
 8001ab0:	f001 f98b 	bl	8002dca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ab4:	e08b      	b.n	8001bce <HAL_UART_MspInit+0x212>
  else if(huart->Instance==USART3)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a4b      	ldr	r2, [pc, #300]	@ (8001be8 <HAL_UART_MspInit+0x22c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d13d      	bne.n	8001b3c <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ac0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f002 fa14 	bl	8003efc <HAL_RCCEx_PeriphCLKConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_UART_MspInit+0x122>
      Error_Handler();
 8001ada:	f7ff fe33 	bl	8001744 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ade:	4b3f      	ldr	r3, [pc, #252]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	4a3e      	ldr	r2, [pc, #248]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aea:	4b3c      	ldr	r3, [pc, #240]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001af6:	4b39      	ldr	r3, [pc, #228]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	4a38      	ldr	r2, [pc, #224]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001afc:	f043 0308 	orr.w	r3, r3, #8
 8001b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b02:	4b36      	ldr	r3, [pc, #216]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b0e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b28:	2307      	movs	r3, #7
 8001b2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b2e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001b32:	4619      	mov	r1, r3
 8001b34:	482b      	ldr	r0, [pc, #172]	@ (8001be4 <HAL_UART_MspInit+0x228>)
 8001b36:	f001 fa6d 	bl	8003014 <HAL_GPIO_Init>
}
 8001b3a:	e048      	b.n	8001bce <HAL_UART_MspInit+0x212>
  else if(huart->Instance==USART6)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a2a      	ldr	r2, [pc, #168]	@ (8001bec <HAL_UART_MspInit+0x230>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d143      	bne.n	8001bce <HAL_UART_MspInit+0x212>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001b46:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 f9d1 	bl	8003efc <HAL_RCCEx_PeriphCLKConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8001b60:	f7ff fdf0 	bl	8001744 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b64:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b68:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b6a:	f043 0320 	orr.w	r3, r3, #32
 8001b6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b70:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b74:	f003 0320 	and.w	r3, r3, #32
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7c:	4b17      	ldr	r3, [pc, #92]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b80:	4a16      	ldr	r2, [pc, #88]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b82:	f043 0304 	orr.w	r3, r3, #4
 8001b86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b88:	4b14      	ldr	r3, [pc, #80]	@ (8001bdc <HAL_UART_MspInit+0x220>)
 8001b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b94:	23c0      	movs	r3, #192	@ 0xc0
 8001b96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001bac:	2308      	movs	r3, #8
 8001bae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb2:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480d      	ldr	r0, [pc, #52]	@ (8001bf0 <HAL_UART_MspInit+0x234>)
 8001bba:	f001 fa2b 	bl	8003014 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2047      	movs	r0, #71	@ 0x47
 8001bc4:	f001 f8e5 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001bc8:	2047      	movs	r0, #71	@ 0x47
 8001bca:	f001 f8fe 	bl	8002dca <HAL_NVIC_EnableIRQ>
}
 8001bce:	bf00      	nop
 8001bd0:	37c8      	adds	r7, #200	@ 0xc8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40004400 	.word	0x40004400
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000
 8001be4:	40020c00 	.word	0x40020c00
 8001be8:	40004800 	.word	0x40004800
 8001bec:	40011400 	.word	0x40011400
 8001bf0:	40020800 	.word	0x40020800

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <HardFault_Handler+0x4>

08001c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <MemManage_Handler+0x4>

08001c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4a:	f000 f979 	bl	8001f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <USART2_IRQHandler+0x10>)
 8001c5a:	f002 fe93 	bl	8004984 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200003cc 	.word	0x200003cc

08001c68 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <USART6_IRQHandler+0x10>)
 8001c6e:	f002 fe89 	bl	8004984 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200004dc 	.word	0x200004dc

08001c7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return 1;
 8001c80:	2301      	movs	r3, #1
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <_kill>:

int _kill(int pid, int sig)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c96:	f004 ff4d 	bl	8006b34 <__errno>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2216      	movs	r2, #22
 8001c9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001ca0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <_exit>:

void _exit (int status)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ffe7 	bl	8001c8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cbe:	bf00      	nop
 8001cc0:	e7fd      	b.n	8001cbe <_exit+0x12>

08001cc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b086      	sub	sp, #24
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e00a      	b.n	8001cea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	4601      	mov	r1, r0
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	1c5a      	adds	r2, r3, #1
 8001cde:	60ba      	str	r2, [r7, #8]
 8001ce0:	b2ca      	uxtb	r2, r1
 8001ce2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	dbf0      	blt.n	8001cd4 <_read+0x12>
  }

  return len;
 8001cf2:	687b      	ldr	r3, [r7, #4]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	e009      	b.n	8001d22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	1c5a      	adds	r2, r3, #1
 8001d12:	60ba      	str	r2, [r7, #8]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	dbf1      	blt.n	8001d0e <_write+0x12>
  }
  return len;
 8001d2a:	687b      	ldr	r3, [r7, #4]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <_close>:

int _close(int file)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d5c:	605a      	str	r2, [r3, #4]
  return 0;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <_isatty>:

int _isatty(int file)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d74:	2301      	movs	r3, #1
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b085      	sub	sp, #20
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da4:	4a14      	ldr	r2, [pc, #80]	@ (8001df8 <_sbrk+0x5c>)
 8001da6:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <_sbrk+0x60>)
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db0:	4b13      	ldr	r3, [pc, #76]	@ (8001e00 <_sbrk+0x64>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d102      	bne.n	8001dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db8:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <_sbrk+0x64>)
 8001dba:	4a12      	ldr	r2, [pc, #72]	@ (8001e04 <_sbrk+0x68>)
 8001dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dbe:	4b10      	ldr	r3, [pc, #64]	@ (8001e00 <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d207      	bcs.n	8001ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dcc:	f004 feb2 	bl	8006b34 <__errno>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dda:	e009      	b.n	8001df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <_sbrk+0x64>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de2:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <_sbrk+0x64>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	4a05      	ldr	r2, [pc, #20]	@ (8001e00 <_sbrk+0x64>)
 8001dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dee:	68fb      	ldr	r3, [r7, #12]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20080000 	.word	0x20080000
 8001dfc:	00000400 	.word	0x00000400
 8001e00:	20000570 	.word	0x20000570
 8001e04:	200006c8 	.word	0x200006c8

08001e08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <SystemInit+0x20>)
 8001e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e12:	4a05      	ldr	r2, [pc, #20]	@ (8001e28 <SystemInit+0x20>)
 8001e14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	e000ed00 	.word	0xe000ed00

08001e2c <floatToByteArray>:
 *      Author: diana
 */
#include "util.h"

void floatToByteArray(float f, char *arr)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e36:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001e38:	1d3b      	adds	r3, r7, #4
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	e00c      	b.n	8001e5e <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	68ba      	ldr	r2, [r7, #8]
 8001e4a:	fa22 f103 	lsr.w	r1, r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	4413      	add	r3, r2
 8001e54:	b2ca      	uxtb	r2, r1
 8001e56:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b03      	cmp	r3, #3
 8001e62:	ddef      	ble.n	8001e44 <floatToByteArray+0x18>
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001eac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e78:	f7ff ffc6 	bl	8001e08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e7c:	480c      	ldr	r0, [pc, #48]	@ (8001eb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e7e:	490d      	ldr	r1, [pc, #52]	@ (8001eb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e80:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e84:	e002      	b.n	8001e8c <LoopCopyDataInit>

08001e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8a:	3304      	adds	r3, #4

08001e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e90:	d3f9      	bcc.n	8001e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e92:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e94:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e98:	e001      	b.n	8001e9e <LoopFillZerobss>

08001e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e9c:	3204      	adds	r2, #4

08001e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea0:	d3fb      	bcc.n	8001e9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ea2:	f004 fe4d 	bl	8006b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ea6:	f7ff f925 	bl	80010f4 <main>
  bx  lr    
 8001eaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eac:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001eb8:	08008e2c 	.word	0x08008e2c
  ldr r2, =_sbss
 8001ebc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001ec0:	200006c4 	.word	0x200006c4

08001ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ec4:	e7fe      	b.n	8001ec4 <ADC_IRQHandler>

08001ec6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eca:	2003      	movs	r0, #3
 8001ecc:	f000 ff56 	bl	8002d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed0:	200f      	movs	r0, #15
 8001ed2:	f000 f805 	bl	8001ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed6:	f7ff fc3b 	bl	8001750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ee8:	4b12      	ldr	r3, [pc, #72]	@ (8001f34 <HAL_InitTick+0x54>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <HAL_InitTick+0x58>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 ff71 	bl	8002de6 <HAL_SYSTICK_Config>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e00e      	b.n	8001f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b0f      	cmp	r3, #15
 8001f12:	d80a      	bhi.n	8001f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f14:	2200      	movs	r2, #0
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	f04f 30ff 	mov.w	r0, #4294967295
 8001f1c:	f000 ff39 	bl	8002d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f20:	4a06      	ldr	r2, [pc, #24]	@ (8001f3c <HAL_InitTick+0x5c>)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
 8001f28:	e000      	b.n	8001f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20000008 	.word	0x20000008
 8001f38:	20000010 	.word	0x20000010
 8001f3c:	2000000c 	.word	0x2000000c

08001f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <HAL_IncTick+0x20>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_IncTick+0x24>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4413      	add	r3, r2
 8001f50:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <HAL_IncTick+0x24>)
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	20000010 	.word	0x20000010
 8001f64:	20000574 	.word	0x20000574

08001f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f6c:	4b03      	ldr	r3, [pc, #12]	@ (8001f7c <HAL_GetTick+0x14>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20000574 	.word	0x20000574

08001f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f88:	f7ff ffee 	bl	8001f68 <HAL_GetTick>
 8001f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f98:	d005      	beq.n	8001fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <HAL_Delay+0x44>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fa6:	bf00      	nop
 8001fa8:	f7ff ffde 	bl	8001f68 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d8f7      	bhi.n	8001fa8 <HAL_Delay+0x28>
  {
  }
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000010 	.word	0x20000010

08001fc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e031      	b.n	8002042 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d109      	bne.n	8001ffa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff fbd6 	bl	8001798 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	2b00      	cmp	r3, #0
 8002004:	d116      	bne.n	8002034 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <HAL_ADC_Init+0x84>)
 800200c:	4013      	ands	r3, r2
 800200e:	f043 0202 	orr.w	r2, r3, #2
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 fad6 	bl	80025c8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f023 0303 	bic.w	r3, r3, #3
 800202a:	f043 0201 	orr.w	r2, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	641a      	str	r2, [r3, #64]	@ 0x40
 8002032:	e001      	b.n	8002038 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002040:	7bfb      	ldrb	r3, [r7, #15]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	ffffeefd 	.word	0xffffeefd

08002050 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_ADC_Start+0x1a>
 8002066:	2302      	movs	r3, #2
 8002068:	e0ad      	b.n	80021c6 <HAL_ADC_Start+0x176>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b01      	cmp	r3, #1
 800207e:	d018      	beq.n	80020b2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002090:	4b50      	ldr	r3, [pc, #320]	@ (80021d4 <HAL_ADC_Start+0x184>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a50      	ldr	r2, [pc, #320]	@ (80021d8 <HAL_ADC_Start+0x188>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0c9a      	lsrs	r2, r3, #18
 800209c:	4613      	mov	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	4413      	add	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80020a4:	e002      	b.n	80020ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3b01      	subs	r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f9      	bne.n	80020a6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d175      	bne.n	80021ac <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020c4:	4b45      	ldr	r3, [pc, #276]	@ (80021dc <HAL_ADC_Start+0x18c>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d007      	beq.n	80020ee <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020fa:	d106      	bne.n	800210a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002100:	f023 0206 	bic.w	r2, r3, #6
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	645a      	str	r2, [r3, #68]	@ 0x44
 8002108:	e002      	b.n	8002110 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002120:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002122:	4b2f      	ldr	r3, [pc, #188]	@ (80021e0 <HAL_ADC_Start+0x190>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 031f 	and.w	r3, r3, #31
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10f      	bne.n	800214e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d143      	bne.n	80021c4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	e03a      	b.n	80021c4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a24      	ldr	r2, [pc, #144]	@ (80021e4 <HAL_ADC_Start+0x194>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d10e      	bne.n	8002176 <HAL_ADC_Start+0x126>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d107      	bne.n	8002176 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002174:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002176:	4b1a      	ldr	r3, [pc, #104]	@ (80021e0 <HAL_ADC_Start+0x190>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0310 	and.w	r3, r3, #16
 800217e:	2b00      	cmp	r3, #0
 8002180:	d120      	bne.n	80021c4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a18      	ldr	r2, [pc, #96]	@ (80021e8 <HAL_ADC_Start+0x198>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d11b      	bne.n	80021c4 <HAL_ADC_Start+0x174>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d114      	bne.n	80021c4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	e00b      	b.n	80021c4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	f043 0210 	orr.w	r2, r3, #16
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021bc:	f043 0201 	orr.w	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000008 	.word	0x20000008
 80021d8:	431bde83 	.word	0x431bde83
 80021dc:	fffff8fe 	.word	0xfffff8fe
 80021e0:	40012300 	.word	0x40012300
 80021e4:	40012000 	.word	0x40012000
 80021e8:	40012200 	.word	0x40012200

080021ec <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002208:	d113      	bne.n	8002232 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002218:	d10b      	bne.n	8002232 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f043 0220 	orr.w	r2, r3, #32
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e063      	b.n	80022fa <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002232:	f7ff fe99 	bl	8001f68 <HAL_GetTick>
 8002236:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002238:	e021      	b.n	800227e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002240:	d01d      	beq.n	800227e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d007      	beq.n	8002258 <HAL_ADC_PollForConversion+0x6c>
 8002248:	f7ff fe8e 	bl	8001f68 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	429a      	cmp	r2, r3
 8002256:	d212      	bcs.n	800227e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b02      	cmp	r3, #2
 8002264:	d00b      	beq.n	800227e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226a:	f043 0204 	orr.w	r2, r3, #4
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e03d      	b.n	80022fa <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b02      	cmp	r3, #2
 800228a:	d1d6      	bne.n	800223a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f06f 0212 	mvn.w	r2, #18
 8002294:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d123      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d11f      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022be:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d006      	beq.n	80022d4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d111      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d105      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f043 0201 	orr.w	r2, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x1c>
 8002334:	2302      	movs	r3, #2
 8002336:	e136      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x28a>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b09      	cmp	r3, #9
 8002346:	d93a      	bls.n	80023be <HAL_ADC_ConfigChannel+0xa2>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002350:	d035      	beq.n	80023be <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68d9      	ldr	r1, [r3, #12]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	b29b      	uxth	r3, r3
 800235e:	461a      	mov	r2, r3
 8002360:	4613      	mov	r3, r2
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	4413      	add	r3, r2
 8002366:	3b1e      	subs	r3, #30
 8002368:	2207      	movs	r2, #7
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	400a      	ands	r2, r1
 8002376:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a8d      	ldr	r2, [pc, #564]	@ (80025b4 <HAL_ADC_ConfigChannel+0x298>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d10a      	bne.n	8002398 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68d9      	ldr	r1, [r3, #12]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	061a      	lsls	r2, r3, #24
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002396:	e035      	b.n	8002404 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68d9      	ldr	r1, [r3, #12]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	4618      	mov	r0, r3
 80023aa:	4603      	mov	r3, r0
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4403      	add	r3, r0
 80023b0:	3b1e      	subs	r3, #30
 80023b2:	409a      	lsls	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023bc:	e022      	b.n	8002404 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6919      	ldr	r1, [r3, #16]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	461a      	mov	r2, r3
 80023cc:	4613      	mov	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	2207      	movs	r2, #7
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43da      	mvns	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	400a      	ands	r2, r1
 80023e0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6919      	ldr	r1, [r3, #16]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4618      	mov	r0, r3
 80023f4:	4603      	mov	r3, r0
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4403      	add	r3, r0
 80023fa:	409a      	lsls	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2b06      	cmp	r3, #6
 800240a:	d824      	bhi.n	8002456 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	3b05      	subs	r3, #5
 800241e:	221f      	movs	r2, #31
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43da      	mvns	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	400a      	ands	r2, r1
 800242c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	b29b      	uxth	r3, r3
 800243a:	4618      	mov	r0, r3
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	3b05      	subs	r3, #5
 8002448:	fa00 f203 	lsl.w	r2, r0, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	635a      	str	r2, [r3, #52]	@ 0x34
 8002454:	e04c      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d824      	bhi.n	80024a8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	3b23      	subs	r3, #35	@ 0x23
 8002470:	221f      	movs	r2, #31
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	400a      	ands	r2, r1
 800247e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	4618      	mov	r0, r3
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	3b23      	subs	r3, #35	@ 0x23
 800249a:	fa00 f203 	lsl.w	r2, r0, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80024a6:	e023      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	4413      	add	r3, r2
 80024b8:	3b41      	subs	r3, #65	@ 0x41
 80024ba:	221f      	movs	r2, #31
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43da      	mvns	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	400a      	ands	r2, r1
 80024c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	3b41      	subs	r3, #65	@ 0x41
 80024e4:	fa00 f203 	lsl.w	r2, r0, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a30      	ldr	r2, [pc, #192]	@ (80025b8 <HAL_ADC_ConfigChannel+0x29c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d10a      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1f4>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002502:	d105      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002504:	4b2d      	ldr	r3, [pc, #180]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a2c      	ldr	r2, [pc, #176]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 800250a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800250e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a28      	ldr	r2, [pc, #160]	@ (80025b8 <HAL_ADC_ConfigChannel+0x29c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d10f      	bne.n	800253a <HAL_ADC_ConfigChannel+0x21e>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b12      	cmp	r3, #18
 8002520:	d10b      	bne.n	800253a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002522:	4b26      	ldr	r3, [pc, #152]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	4a25      	ldr	r2, [pc, #148]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002528:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800252c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800252e:	4b23      	ldr	r3, [pc, #140]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4a22      	ldr	r2, [pc, #136]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002534:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002538:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a1e      	ldr	r2, [pc, #120]	@ (80025b8 <HAL_ADC_ConfigChannel+0x29c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d12b      	bne.n	800259c <HAL_ADC_ConfigChannel+0x280>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a1a      	ldr	r2, [pc, #104]	@ (80025b4 <HAL_ADC_ConfigChannel+0x298>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d003      	beq.n	8002556 <HAL_ADC_ConfigChannel+0x23a>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b11      	cmp	r3, #17
 8002554:	d122      	bne.n	800259c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002556:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4a18      	ldr	r2, [pc, #96]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 800255c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002560:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	4a15      	ldr	r2, [pc, #84]	@ (80025bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002568:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800256c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a10      	ldr	r2, [pc, #64]	@ (80025b4 <HAL_ADC_ConfigChannel+0x298>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d111      	bne.n	800259c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <HAL_ADC_ConfigChannel+0x2a4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a11      	ldr	r2, [pc, #68]	@ (80025c4 <HAL_ADC_ConfigChannel+0x2a8>)
 800257e:	fba2 2303 	umull	r2, r3, r2, r3
 8002582:	0c9a      	lsrs	r2, r3, #18
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800258e:	e002      	b.n	8002596 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	3b01      	subs	r3, #1
 8002594:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1f9      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	10000012 	.word	0x10000012
 80025b8:	40012000 	.word	0x40012000
 80025bc:	40012300 	.word	0x40012300
 80025c0:	20000008 	.word	0x20000008
 80025c4:	431bde83 	.word	0x431bde83

080025c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80025d0:	4b78      	ldr	r3, [pc, #480]	@ (80027b4 <ADC_Init+0x1ec>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a77      	ldr	r2, [pc, #476]	@ (80027b4 <ADC_Init+0x1ec>)
 80025d6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80025da:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80025dc:	4b75      	ldr	r3, [pc, #468]	@ (80027b4 <ADC_Init+0x1ec>)
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4973      	ldr	r1, [pc, #460]	@ (80027b4 <ADC_Init+0x1ec>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	021a      	lsls	r2, r3, #8
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800261c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6859      	ldr	r1, [r3, #4]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800263e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6899      	ldr	r1, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002656:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <ADC_Init+0x1f0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d022      	beq.n	80026a2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800266a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800268c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6899      	ldr	r1, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	e00f      	b.n	80026c2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689a      	ldr	r2, [r3, #8]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 0202 	bic.w	r2, r2, #2
 80026d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6899      	ldr	r1, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	005a      	lsls	r2, r3, #1
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d01b      	beq.n	8002728 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800270e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6859      	ldr	r1, [r3, #4]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	3b01      	subs	r3, #1
 800271c:	035a      	lsls	r2, r3, #13
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	430a      	orrs	r2, r1
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	e007      	b.n	8002738 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002736:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002746:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	3b01      	subs	r3, #1
 8002754:	051a      	lsls	r2, r3, #20
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800276c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6899      	ldr	r1, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800277a:	025a      	lsls	r2, r3, #9
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002792:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6899      	ldr	r1, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	029a      	lsls	r2, r3, #10
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	40012300 	.word	0x40012300
 80027b8:	0f000001 	.word	0x0f000001

080027bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e0ed      	b.n	80029aa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d102      	bne.n	80027e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff f84a 	bl	8001874 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027f0:	f7ff fbba 	bl	8001f68 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027f6:	e012      	b.n	800281e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027f8:	f7ff fbb6 	bl	8001f68 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b0a      	cmp	r3, #10
 8002804:	d90b      	bls.n	800281e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2205      	movs	r2, #5
 8002816:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e0c5      	b.n	80029aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0e5      	beq.n	80027f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0202 	bic.w	r2, r2, #2
 800283a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800283c:	f7ff fb94 	bl	8001f68 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002842:	e012      	b.n	800286a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002844:	f7ff fb90 	bl	8001f68 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b0a      	cmp	r3, #10
 8002850:	d90b      	bls.n	800286a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2205      	movs	r2, #5
 8002862:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e09f      	b.n	80029aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1e5      	bne.n	8002844 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	7e1b      	ldrb	r3, [r3, #24]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d108      	bne.n	8002892 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	e007      	b.n	80028a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7e5b      	ldrb	r3, [r3, #25]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d108      	bne.n	80028bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e007      	b.n	80028cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7e9b      	ldrb	r3, [r3, #26]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d108      	bne.n	80028e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0220 	orr.w	r2, r2, #32
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	e007      	b.n	80028f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0220 	bic.w	r2, r2, #32
 80028f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	7edb      	ldrb	r3, [r3, #27]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d108      	bne.n	8002910 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0210 	bic.w	r2, r2, #16
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	e007      	b.n	8002920 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0210 	orr.w	r2, r2, #16
 800291e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7f1b      	ldrb	r3, [r3, #28]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d108      	bne.n	800293a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0208 	orr.w	r2, r2, #8
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	e007      	b.n	800294a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0208 	bic.w	r2, r2, #8
 8002948:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	7f5b      	ldrb	r3, [r3, #29]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d108      	bne.n	8002964 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f042 0204 	orr.w	r2, r2, #4
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	e007      	b.n	8002974 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0204 	bic.w	r2, r2, #4
 8002972:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	431a      	orrs	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	ea42 0103 	orr.w	r1, r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	1e5a      	subs	r2, r3, #1
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d12e      	bne.n	8002a24 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0201 	bic.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80029de:	f7ff fac3 	bl	8001f68 <HAL_GetTick>
 80029e2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80029e4:	e012      	b.n	8002a0c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029e6:	f7ff fabf 	bl	8001f68 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b0a      	cmp	r3, #10
 80029f2:	d90b      	bls.n	8002a0c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2205      	movs	r2, #5
 8002a04:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e012      	b.n	8002a32 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1e5      	bne.n	80029e6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	e006      	b.n	8002a32 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a28:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
  }
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b089      	sub	sp, #36	@ 0x24
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	60f8      	str	r0, [r7, #12]
 8002a42:	60b9      	str	r1, [r7, #8]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a58:	7ffb      	ldrb	r3, [r7, #31]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d003      	beq.n	8002a66 <HAL_CAN_AddTxMessage+0x2c>
 8002a5e:	7ffb      	ldrb	r3, [r7, #31]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	f040 80ad 	bne.w	8002bc0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10a      	bne.n	8002a86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d105      	bne.n	8002a86 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8095 	beq.w	8002bb0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	0e1b      	lsrs	r3, r3, #24
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002a90:	2201      	movs	r2, #1
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	409a      	lsls	r2, r3
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10d      	bne.n	8002abe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002aac:	68f9      	ldr	r1, [r7, #12]
 8002aae:	6809      	ldr	r1, [r1, #0]
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	3318      	adds	r3, #24
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	440b      	add	r3, r1
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	e00f      	b.n	8002ade <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ac8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ace:	68f9      	ldr	r1, [r7, #12]
 8002ad0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002ad2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	3318      	adds	r3, #24
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	440b      	add	r3, r1
 8002adc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6819      	ldr	r1, [r3, #0]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	3318      	adds	r3, #24
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	440b      	add	r3, r1
 8002aee:	3304      	adds	r3, #4
 8002af0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	7d1b      	ldrb	r3, [r3, #20]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d111      	bne.n	8002b1e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	3318      	adds	r3, #24
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	4413      	add	r3, r2
 8002b06:	3304      	adds	r3, #4
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	6811      	ldr	r1, [r2, #0]
 8002b0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	3318      	adds	r3, #24
 8002b16:	011b      	lsls	r3, r3, #4
 8002b18:	440b      	add	r3, r1
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3307      	adds	r3, #7
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	061a      	lsls	r2, r3, #24
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3306      	adds	r3, #6
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	041b      	lsls	r3, r3, #16
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3305      	adds	r3, #5
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	3204      	adds	r2, #4
 8002b3e:	7812      	ldrb	r2, [r2, #0]
 8002b40:	4610      	mov	r0, r2
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	6811      	ldr	r1, [r2, #0]
 8002b46:	ea43 0200 	orr.w	r2, r3, r0
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	440b      	add	r3, r1
 8002b50:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002b54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3303      	adds	r3, #3
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	061a      	lsls	r2, r3, #24
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3302      	adds	r3, #2
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	041b      	lsls	r3, r3, #16
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	021b      	lsls	r3, r3, #8
 8002b70:	4313      	orrs	r3, r2
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	7812      	ldrb	r2, [r2, #0]
 8002b76:	4610      	mov	r0, r2
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	6811      	ldr	r1, [r2, #0]
 8002b7c:	ea43 0200 	orr.w	r2, r3, r0
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	440b      	add	r3, r1
 8002b86:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002b8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	3318      	adds	r3, #24
 8002b94:	011b      	lsls	r3, r3, #4
 8002b96:	4413      	add	r3, r2
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	6811      	ldr	r1, [r2, #0]
 8002b9e:	f043 0201 	orr.w	r2, r3, #1
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	3318      	adds	r3, #24
 8002ba6:	011b      	lsls	r3, r3, #4
 8002ba8:	440b      	add	r3, r1
 8002baa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e00e      	b.n	8002bce <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e006      	b.n	8002bce <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
  }
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	@ 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x40>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <__NVIC_SetPriorityGrouping+0x44>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0a:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <__NVIC_SetPriorityGrouping+0x40>)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	60d3      	str	r3, [r2, #12]
}
 8002c10:	bf00      	nop
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000ed00 	.word	0xe000ed00
 8002c20:	05fa0000 	.word	0x05fa0000

08002c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c28:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <__NVIC_GetPriorityGrouping+0x18>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	0a1b      	lsrs	r3, r3, #8
 8002c2e:	f003 0307 	and.w	r3, r3, #7
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	db0b      	blt.n	8002c6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	f003 021f 	and.w	r2, r3, #31
 8002c58:	4907      	ldr	r1, [pc, #28]	@ (8002c78 <__NVIC_EnableIRQ+0x38>)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	095b      	lsrs	r3, r3, #5
 8002c60:	2001      	movs	r0, #1
 8002c62:	fa00 f202 	lsl.w	r2, r0, r2
 8002c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000e100 	.word	0xe000e100

08002c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	6039      	str	r1, [r7, #0]
 8002c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	db0a      	blt.n	8002ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	490c      	ldr	r1, [pc, #48]	@ (8002cc8 <__NVIC_SetPriority+0x4c>)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca4:	e00a      	b.n	8002cbc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	4908      	ldr	r1, [pc, #32]	@ (8002ccc <__NVIC_SetPriority+0x50>)
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	3b04      	subs	r3, #4
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	440b      	add	r3, r1
 8002cba:	761a      	strb	r2, [r3, #24]
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000e100 	.word	0xe000e100
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b089      	sub	sp, #36	@ 0x24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f1c3 0307 	rsb	r3, r3, #7
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	bf28      	it	cs
 8002cee:	2304      	movcs	r3, #4
 8002cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	2b06      	cmp	r3, #6
 8002cf8:	d902      	bls.n	8002d00 <NVIC_EncodePriority+0x30>
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3b03      	subs	r3, #3
 8002cfe:	e000      	b.n	8002d02 <NVIC_EncodePriority+0x32>
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	f04f 32ff 	mov.w	r2, #4294967295
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	401a      	ands	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d18:	f04f 31ff 	mov.w	r1, #4294967295
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d22:	43d9      	mvns	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	4313      	orrs	r3, r2
         );
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3724      	adds	r7, #36	@ 0x24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d48:	d301      	bcc.n	8002d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e00f      	b.n	8002d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d78 <SysTick_Config+0x40>)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3b01      	subs	r3, #1
 8002d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d56:	210f      	movs	r1, #15
 8002d58:	f04f 30ff 	mov.w	r0, #4294967295
 8002d5c:	f7ff ff8e 	bl	8002c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <SysTick_Config+0x40>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d66:	4b04      	ldr	r3, [pc, #16]	@ (8002d78 <SysTick_Config+0x40>)
 8002d68:	2207      	movs	r2, #7
 8002d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	e000e010 	.word	0xe000e010

08002d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff ff29 	bl	8002bdc <__NVIC_SetPriorityGrouping>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da4:	f7ff ff3e 	bl	8002c24 <__NVIC_GetPriorityGrouping>
 8002da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	6978      	ldr	r0, [r7, #20]
 8002db0:	f7ff ff8e 	bl	8002cd0 <NVIC_EncodePriority>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff5d 	bl	8002c7c <__NVIC_SetPriority>
}
 8002dc2:	bf00      	nop
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff31 	bl	8002c40 <__NVIC_EnableIRQ>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ffa2 	bl	8002d38 <SysTick_Config>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002e04:	f3bf 8f5f 	dmb	sy
}
 8002e08:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002e0a:	4b07      	ldr	r3, [pc, #28]	@ (8002e28 <HAL_MPU_Disable+0x28>)
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	4a06      	ldr	r2, [pc, #24]	@ (8002e28 <HAL_MPU_Disable+0x28>)
 8002e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e14:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002e16:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <HAL_MPU_Disable+0x2c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	605a      	str	r2, [r3, #4]
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000ed00 	.word	0xe000ed00
 8002e2c:	e000ed90 	.word	0xe000ed90

08002e30 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002e38:	4a0b      	ldr	r2, [pc, #44]	@ (8002e68 <HAL_MPU_Enable+0x38>)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002e42:	4b0a      	ldr	r3, [pc, #40]	@ (8002e6c <HAL_MPU_Enable+0x3c>)
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	4a09      	ldr	r2, [pc, #36]	@ (8002e6c <HAL_MPU_Enable+0x3c>)
 8002e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e4c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002e4e:	f3bf 8f4f 	dsb	sy
}
 8002e52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e54:	f3bf 8f6f 	isb	sy
}
 8002e58:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	e000ed90 	.word	0xe000ed90
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	785a      	ldrb	r2, [r3, #1]
 8002e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002eec <HAL_MPU_ConfigRegion+0x7c>)
 8002e7e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002e80:	4b1a      	ldr	r3, [pc, #104]	@ (8002eec <HAL_MPU_ConfigRegion+0x7c>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	4a19      	ldr	r2, [pc, #100]	@ (8002eec <HAL_MPU_ConfigRegion+0x7c>)
 8002e86:	f023 0301 	bic.w	r3, r3, #1
 8002e8a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002e8c:	4a17      	ldr	r2, [pc, #92]	@ (8002eec <HAL_MPU_ConfigRegion+0x7c>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	7b1b      	ldrb	r3, [r3, #12]
 8002e98:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	7adb      	ldrb	r3, [r3, #11]
 8002e9e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ea0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	7a9b      	ldrb	r3, [r3, #10]
 8002ea6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ea8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	7b5b      	ldrb	r3, [r3, #13]
 8002eae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002eb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7b9b      	ldrb	r3, [r3, #14]
 8002eb6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	7bdb      	ldrb	r3, [r3, #15]
 8002ebe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	7a5b      	ldrb	r3, [r3, #9]
 8002ec6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	7a1b      	ldrb	r3, [r3, #8]
 8002ece:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ed0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ed8:	4a04      	ldr	r2, [pc, #16]	@ (8002eec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002eda:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002edc:	6113      	str	r3, [r2, #16]
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000ed90 	.word	0xe000ed90

08002ef0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002efe:	f7ff f833 	bl	8001f68 <HAL_GetTick>
 8002f02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d008      	beq.n	8002f22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2280      	movs	r2, #128	@ 0x80
 8002f14:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e052      	b.n	8002fc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0216 	bic.w	r2, r2, #22
 8002f30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695a      	ldr	r2, [r3, #20]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d103      	bne.n	8002f52 <HAL_DMA_Abort+0x62>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d007      	beq.n	8002f62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0208 	bic.w	r2, r2, #8
 8002f60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0201 	bic.w	r2, r2, #1
 8002f70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f72:	e013      	b.n	8002f9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f74:	f7fe fff8 	bl	8001f68 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d90c      	bls.n	8002f9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2220      	movs	r2, #32
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2203      	movs	r2, #3
 8002f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e015      	b.n	8002fc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e4      	bne.n	8002f74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fae:	223f      	movs	r2, #63	@ 0x3f
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d004      	beq.n	8002fee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2280      	movs	r2, #128	@ 0x80
 8002fe8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e00c      	b.n	8003008 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2205      	movs	r2, #5
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0201 	bic.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	@ 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003022:	2300      	movs	r3, #0
 8003024:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003026:	2300      	movs	r3, #0
 8003028:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800302a:	2300      	movs	r3, #0
 800302c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
 8003032:	e175      	b.n	8003320 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003034:	2201      	movs	r2, #1
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	4013      	ands	r3, r2
 8003046:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	429a      	cmp	r2, r3
 800304e:	f040 8164 	bne.w	800331a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	2b01      	cmp	r3, #1
 800305c:	d005      	beq.n	800306a <HAL_GPIO_Init+0x56>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d130      	bne.n	80030cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	2203      	movs	r2, #3
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	4013      	ands	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030a0:	2201      	movs	r2, #1
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	091b      	lsrs	r3, r3, #4
 80030b6:	f003 0201 	and.w	r2, r3, #1
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 0303 	and.w	r3, r3, #3
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d017      	beq.n	8003108 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	2203      	movs	r2, #3
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	4313      	orrs	r3, r2
 8003100:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 0303 	and.w	r3, r3, #3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d123      	bne.n	800315c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	08da      	lsrs	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3208      	adds	r2, #8
 800311c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	220f      	movs	r2, #15
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	691a      	ldr	r2, [r3, #16]
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4313      	orrs	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	08da      	lsrs	r2, r3, #3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3208      	adds	r2, #8
 8003156:	69b9      	ldr	r1, [r7, #24]
 8003158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	2203      	movs	r2, #3
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0203 	and.w	r2, r3, #3
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	4313      	orrs	r3, r2
 8003188:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 80be 	beq.w	800331a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800319e:	4b66      	ldr	r3, [pc, #408]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	4a65      	ldr	r2, [pc, #404]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031aa:	4b63      	ldr	r3, [pc, #396]	@ (8003338 <HAL_GPIO_Init+0x324>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80031b6:	4a61      	ldr	r2, [pc, #388]	@ (800333c <HAL_GPIO_Init+0x328>)
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	089b      	lsrs	r3, r3, #2
 80031bc:	3302      	adds	r3, #2
 80031be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	220f      	movs	r2, #15
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a58      	ldr	r2, [pc, #352]	@ (8003340 <HAL_GPIO_Init+0x32c>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d037      	beq.n	8003252 <HAL_GPIO_Init+0x23e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a57      	ldr	r2, [pc, #348]	@ (8003344 <HAL_GPIO_Init+0x330>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d031      	beq.n	800324e <HAL_GPIO_Init+0x23a>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a56      	ldr	r2, [pc, #344]	@ (8003348 <HAL_GPIO_Init+0x334>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d02b      	beq.n	800324a <HAL_GPIO_Init+0x236>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a55      	ldr	r2, [pc, #340]	@ (800334c <HAL_GPIO_Init+0x338>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d025      	beq.n	8003246 <HAL_GPIO_Init+0x232>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a54      	ldr	r2, [pc, #336]	@ (8003350 <HAL_GPIO_Init+0x33c>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d01f      	beq.n	8003242 <HAL_GPIO_Init+0x22e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a53      	ldr	r2, [pc, #332]	@ (8003354 <HAL_GPIO_Init+0x340>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d019      	beq.n	800323e <HAL_GPIO_Init+0x22a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a52      	ldr	r2, [pc, #328]	@ (8003358 <HAL_GPIO_Init+0x344>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_GPIO_Init+0x226>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a51      	ldr	r2, [pc, #324]	@ (800335c <HAL_GPIO_Init+0x348>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d00d      	beq.n	8003236 <HAL_GPIO_Init+0x222>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a50      	ldr	r2, [pc, #320]	@ (8003360 <HAL_GPIO_Init+0x34c>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d007      	beq.n	8003232 <HAL_GPIO_Init+0x21e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4f      	ldr	r2, [pc, #316]	@ (8003364 <HAL_GPIO_Init+0x350>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d101      	bne.n	800322e <HAL_GPIO_Init+0x21a>
 800322a:	2309      	movs	r3, #9
 800322c:	e012      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800322e:	230a      	movs	r3, #10
 8003230:	e010      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003232:	2308      	movs	r3, #8
 8003234:	e00e      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003236:	2307      	movs	r3, #7
 8003238:	e00c      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800323a:	2306      	movs	r3, #6
 800323c:	e00a      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800323e:	2305      	movs	r3, #5
 8003240:	e008      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003242:	2304      	movs	r3, #4
 8003244:	e006      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003246:	2303      	movs	r3, #3
 8003248:	e004      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800324a:	2302      	movs	r3, #2
 800324c:	e002      	b.n	8003254 <HAL_GPIO_Init+0x240>
 800324e:	2301      	movs	r3, #1
 8003250:	e000      	b.n	8003254 <HAL_GPIO_Init+0x240>
 8003252:	2300      	movs	r3, #0
 8003254:	69fa      	ldr	r2, [r7, #28]
 8003256:	f002 0203 	and.w	r2, r2, #3
 800325a:	0092      	lsls	r2, r2, #2
 800325c:	4093      	lsls	r3, r2
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003264:	4935      	ldr	r1, [pc, #212]	@ (800333c <HAL_GPIO_Init+0x328>)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	3302      	adds	r3, #2
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003272:	4b3d      	ldr	r3, [pc, #244]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	43db      	mvns	r3, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4013      	ands	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003296:	4a34      	ldr	r2, [pc, #208]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800329c:	4b32      	ldr	r3, [pc, #200]	@ (8003368 <HAL_GPIO_Init+0x354>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	4013      	ands	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	4313      	orrs	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032c0:	4a29      	ldr	r2, [pc, #164]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032c6:	4b28      	ldr	r3, [pc, #160]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	43db      	mvns	r3, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4013      	ands	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003368 <HAL_GPIO_Init+0x354>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	4313      	orrs	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003314:	4a14      	ldr	r2, [pc, #80]	@ (8003368 <HAL_GPIO_Init+0x354>)
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3301      	adds	r3, #1
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	2b0f      	cmp	r3, #15
 8003324:	f67f ae86 	bls.w	8003034 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	3724      	adds	r7, #36	@ 0x24
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800
 800333c:	40013800 	.word	0x40013800
 8003340:	40020000 	.word	0x40020000
 8003344:	40020400 	.word	0x40020400
 8003348:	40020800 	.word	0x40020800
 800334c:	40020c00 	.word	0x40020c00
 8003350:	40021000 	.word	0x40021000
 8003354:	40021400 	.word	0x40021400
 8003358:	40021800 	.word	0x40021800
 800335c:	40021c00 	.word	0x40021c00
 8003360:	40022000 	.word	0x40022000
 8003364:	40022400 	.word	0x40022400
 8003368:	40013c00 	.word	0x40013c00

0800336c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e08b      	b.n	8003496 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d106      	bne.n	8003398 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7fe fab2 	bl	80018fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2224      	movs	r2, #36	@ 0x24
 800339c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0201 	bic.w	r2, r2, #1
 80033ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d107      	bne.n	80033e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033e2:	609a      	str	r2, [r3, #8]
 80033e4:	e006      	b.n	80033f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80033f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d108      	bne.n	800340e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	e007      	b.n	800341e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800341c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	4b1d      	ldr	r3, [pc, #116]	@ (80034a0 <HAL_I2C_Init+0x134>)
 800342a:	430b      	orrs	r3, r1
 800342c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800343c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	69d9      	ldr	r1, [r3, #28]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1a      	ldr	r2, [r3, #32]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0201 	orr.w	r2, r2, #1
 8003476:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	02008000 	.word	0x02008000

080034a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	d138      	bne.n	800352c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e032      	b.n	800352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2224      	movs	r2, #36	@ 0x24
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	e000      	b.n	800352e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800352c:	2302      	movs	r3, #2
  }
}
 800352e:	4618      	mov	r0, r3
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800353a:	b480      	push	{r7}
 800353c:	b085      	sub	sp, #20
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
 8003542:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b20      	cmp	r3, #32
 800354e:	d139      	bne.n	80035c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800355a:	2302      	movs	r3, #2
 800355c:	e033      	b.n	80035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2224      	movs	r2, #36	@ 0x24
 800356a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0201 	bic.w	r2, r2, #1
 800357c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800358c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	021b      	lsls	r3, r3, #8
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	4313      	orrs	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0201 	orr.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2220      	movs	r2, #32
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	e000      	b.n	80035c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035c4:	2302      	movs	r3, #2
  }
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80035dc:	2300      	movs	r3, #0
 80035de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e29b      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8087 	beq.w	8003706 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035f8:	4b96      	ldr	r3, [pc, #600]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b04      	cmp	r3, #4
 8003602:	d00c      	beq.n	800361e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003604:	4b93      	ldr	r3, [pc, #588]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b08      	cmp	r3, #8
 800360e:	d112      	bne.n	8003636 <HAL_RCC_OscConfig+0x62>
 8003610:	4b90      	ldr	r3, [pc, #576]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003618:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800361c:	d10b      	bne.n	8003636 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800361e:	4b8d      	ldr	r3, [pc, #564]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d06c      	beq.n	8003704 <HAL_RCC_OscConfig+0x130>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d168      	bne.n	8003704 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e275      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800363e:	d106      	bne.n	800364e <HAL_RCC_OscConfig+0x7a>
 8003640:	4b84      	ldr	r3, [pc, #528]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a83      	ldr	r2, [pc, #524]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	e02e      	b.n	80036ac <HAL_RCC_OscConfig+0xd8>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10c      	bne.n	8003670 <HAL_RCC_OscConfig+0x9c>
 8003656:	4b7f      	ldr	r3, [pc, #508]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a7e      	ldr	r2, [pc, #504]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800365c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	4b7c      	ldr	r3, [pc, #496]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a7b      	ldr	r2, [pc, #492]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003668:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	e01d      	b.n	80036ac <HAL_RCC_OscConfig+0xd8>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003678:	d10c      	bne.n	8003694 <HAL_RCC_OscConfig+0xc0>
 800367a:	4b76      	ldr	r3, [pc, #472]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a75      	ldr	r2, [pc, #468]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003680:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	4b73      	ldr	r3, [pc, #460]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a72      	ldr	r2, [pc, #456]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800368c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	e00b      	b.n	80036ac <HAL_RCC_OscConfig+0xd8>
 8003694:	4b6f      	ldr	r3, [pc, #444]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a6e      	ldr	r2, [pc, #440]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800369a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80036a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d013      	beq.n	80036dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b4:	f7fe fc58 	bl	8001f68 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036bc:	f7fe fc54 	bl	8001f68 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b64      	cmp	r3, #100	@ 0x64
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e229      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ce:	4b61      	ldr	r3, [pc, #388]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0xe8>
 80036da:	e014      	b.n	8003706 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036dc:	f7fe fc44 	bl	8001f68 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e4:	f7fe fc40 	bl	8001f68 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b64      	cmp	r3, #100	@ 0x64
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e215      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f6:	4b57      	ldr	r3, [pc, #348]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x110>
 8003702:	e000      	b.n	8003706 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d069      	beq.n	80037e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003712:	4b50      	ldr	r3, [pc, #320]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 030c 	and.w	r3, r3, #12
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00b      	beq.n	8003736 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800371e:	4b4d      	ldr	r3, [pc, #308]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	2b08      	cmp	r3, #8
 8003728:	d11c      	bne.n	8003764 <HAL_RCC_OscConfig+0x190>
 800372a:	4b4a      	ldr	r3, [pc, #296]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d116      	bne.n	8003764 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003736:	4b47      	ldr	r3, [pc, #284]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_RCC_OscConfig+0x17a>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d001      	beq.n	800374e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e1e9      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374e:	4b41      	ldr	r3, [pc, #260]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	00db      	lsls	r3, r3, #3
 800375c:	493d      	ldr	r1, [pc, #244]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800375e:	4313      	orrs	r3, r2
 8003760:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003762:	e040      	b.n	80037e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d023      	beq.n	80037b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800376c:	4b39      	ldr	r3, [pc, #228]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a38      	ldr	r2, [pc, #224]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fe fbf6 	bl	8001f68 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003780:	f7fe fbf2 	bl	8001f68 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e1c7      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003792:	4b30      	ldr	r3, [pc, #192]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b2d      	ldr	r3, [pc, #180]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4929      	ldr	r1, [pc, #164]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
 80037b2:	e018      	b.n	80037e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b4:	4b27      	ldr	r3, [pc, #156]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a26      	ldr	r2, [pc, #152]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037ba:	f023 0301 	bic.w	r3, r3, #1
 80037be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe fbd2 	bl	8001f68 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c8:	f7fe fbce 	bl	8001f68 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e1a3      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037da:	4b1e      	ldr	r3, [pc, #120]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d038      	beq.n	8003864 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d019      	beq.n	800382e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fa:	4b16      	ldr	r3, [pc, #88]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 80037fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037fe:	4a15      	ldr	r2, [pc, #84]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003800:	f043 0301 	orr.w	r3, r3, #1
 8003804:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003806:	f7fe fbaf 	bl	8001f68 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800380e:	f7fe fbab 	bl	8001f68 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e180      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003820:	4b0c      	ldr	r3, [pc, #48]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0f0      	beq.n	800380e <HAL_RCC_OscConfig+0x23a>
 800382c:	e01a      	b.n	8003864 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800382e:	4b09      	ldr	r3, [pc, #36]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003832:	4a08      	ldr	r2, [pc, #32]	@ (8003854 <HAL_RCC_OscConfig+0x280>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383a:	f7fe fb95 	bl	8001f68 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003840:	e00a      	b.n	8003858 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003842:	f7fe fb91 	bl	8001f68 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d903      	bls.n	8003858 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e166      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
 8003854:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003858:	4b92      	ldr	r3, [pc, #584]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800385a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1ee      	bne.n	8003842 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80a4 	beq.w	80039ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003872:	4b8c      	ldr	r3, [pc, #560]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10d      	bne.n	800389a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800387e:	4b89      	ldr	r3, [pc, #548]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	4a88      	ldr	r2, [pc, #544]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003888:	6413      	str	r3, [r2, #64]	@ 0x40
 800388a:	4b86      	ldr	r3, [pc, #536]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	60bb      	str	r3, [r7, #8]
 8003894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003896:	2301      	movs	r3, #1
 8003898:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800389a:	4b83      	ldr	r3, [pc, #524]	@ (8003aa8 <HAL_RCC_OscConfig+0x4d4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d118      	bne.n	80038d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80038a6:	4b80      	ldr	r3, [pc, #512]	@ (8003aa8 <HAL_RCC_OscConfig+0x4d4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a7f      	ldr	r2, [pc, #508]	@ (8003aa8 <HAL_RCC_OscConfig+0x4d4>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038b2:	f7fe fb59 	bl	8001f68 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ba:	f7fe fb55 	bl	8001f68 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b64      	cmp	r3, #100	@ 0x64
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e12a      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038cc:	4b76      	ldr	r3, [pc, #472]	@ (8003aa8 <HAL_RCC_OscConfig+0x4d4>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0f0      	beq.n	80038ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d106      	bne.n	80038ee <HAL_RCC_OscConfig+0x31a>
 80038e0:	4b70      	ldr	r3, [pc, #448]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a6f      	ldr	r2, [pc, #444]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ec:	e02d      	b.n	800394a <HAL_RCC_OscConfig+0x376>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10c      	bne.n	8003910 <HAL_RCC_OscConfig+0x33c>
 80038f6:	4b6b      	ldr	r3, [pc, #428]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80038f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fa:	4a6a      	ldr	r2, [pc, #424]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	6713      	str	r3, [r2, #112]	@ 0x70
 8003902:	4b68      	ldr	r3, [pc, #416]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	4a67      	ldr	r2, [pc, #412]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003908:	f023 0304 	bic.w	r3, r3, #4
 800390c:	6713      	str	r3, [r2, #112]	@ 0x70
 800390e:	e01c      	b.n	800394a <HAL_RCC_OscConfig+0x376>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	2b05      	cmp	r3, #5
 8003916:	d10c      	bne.n	8003932 <HAL_RCC_OscConfig+0x35e>
 8003918:	4b62      	ldr	r3, [pc, #392]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800391a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800391c:	4a61      	ldr	r2, [pc, #388]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800391e:	f043 0304 	orr.w	r3, r3, #4
 8003922:	6713      	str	r3, [r2, #112]	@ 0x70
 8003924:	4b5f      	ldr	r3, [pc, #380]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003928:	4a5e      	ldr	r2, [pc, #376]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003930:	e00b      	b.n	800394a <HAL_RCC_OscConfig+0x376>
 8003932:	4b5c      	ldr	r3, [pc, #368]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003936:	4a5b      	ldr	r2, [pc, #364]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003938:	f023 0301 	bic.w	r3, r3, #1
 800393c:	6713      	str	r3, [r2, #112]	@ 0x70
 800393e:	4b59      	ldr	r3, [pc, #356]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	4a58      	ldr	r2, [pc, #352]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003944:	f023 0304 	bic.w	r3, r3, #4
 8003948:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d015      	beq.n	800397e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003952:	f7fe fb09 	bl	8001f68 <HAL_GetTick>
 8003956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003958:	e00a      	b.n	8003970 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800395a:	f7fe fb05 	bl	8001f68 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003968:	4293      	cmp	r3, r2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e0d8      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003970:	4b4c      	ldr	r3, [pc, #304]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0ee      	beq.n	800395a <HAL_RCC_OscConfig+0x386>
 800397c:	e014      	b.n	80039a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397e:	f7fe faf3 	bl	8001f68 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003984:	e00a      	b.n	800399c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003986:	f7fe faef 	bl	8001f68 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003994:	4293      	cmp	r3, r2
 8003996:	d901      	bls.n	800399c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e0c2      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399c:	4b41      	ldr	r3, [pc, #260]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 800399e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1ee      	bne.n	8003986 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039a8:	7dfb      	ldrb	r3, [r7, #23]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d105      	bne.n	80039ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ae:	4b3d      	ldr	r3, [pc, #244]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80039b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b2:	4a3c      	ldr	r2, [pc, #240]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80039b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80ae 	beq.w	8003b20 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039c4:	4b37      	ldr	r3, [pc, #220]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 030c 	and.w	r3, r3, #12
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d06d      	beq.n	8003aac <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d14b      	bne.n	8003a70 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d8:	4b32      	ldr	r3, [pc, #200]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a31      	ldr	r2, [pc, #196]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 80039de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7fe fac0 	bl	8001f68 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe fabc 	bl	8001f68 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e091      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fe:	4b29      	ldr	r3, [pc, #164]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	019b      	lsls	r3, r3, #6
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	3b01      	subs	r3, #1
 8003a24:	041b      	lsls	r3, r3, #16
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2c:	061b      	lsls	r3, r3, #24
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a34:	071b      	lsls	r3, r3, #28
 8003a36:	491b      	ldr	r1, [pc, #108]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a3c:	4b19      	ldr	r3, [pc, #100]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a18      	ldr	r2, [pc, #96]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe fa8e 	bl	8001f68 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a50:	f7fe fa8a 	bl	8001f68 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e05f      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a62:	4b10      	ldr	r3, [pc, #64]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCC_OscConfig+0x47c>
 8003a6e:	e057      	b.n	8003b20 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a70:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7c:	f7fe fa74 	bl	8001f68 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a84:	f7fe fa70 	bl	8001f68 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e045      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a96:	4b03      	ldr	r3, [pc, #12]	@ (8003aa4 <HAL_RCC_OscConfig+0x4d0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0x4b0>
 8003aa2:	e03d      	b.n	8003b20 <HAL_RCC_OscConfig+0x54c>
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003aac:	4b1f      	ldr	r3, [pc, #124]	@ (8003b2c <HAL_RCC_OscConfig+0x558>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d030      	beq.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d129      	bne.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d122      	bne.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003adc:	4013      	ands	r3, r2
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ae2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d119      	bne.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af2:	085b      	lsrs	r3, r3, #1
 8003af4:	3b01      	subs	r3, #1
 8003af6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d10f      	bne.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b06:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d107      	bne.n	8003b1c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b16:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d001      	beq.n	8003b20 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e000      	b.n	8003b22 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800

08003b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e0d0      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b48:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 030f 	and.w	r3, r3, #15
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d910      	bls.n	8003b78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b56:	4b67      	ldr	r3, [pc, #412]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f023 020f 	bic.w	r2, r3, #15
 8003b5e:	4965      	ldr	r1, [pc, #404]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b66:	4b63      	ldr	r3, [pc, #396]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 030f 	and.w	r3, r3, #15
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d001      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0b8      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d020      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b90:	4b59      	ldr	r3, [pc, #356]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	4a58      	ldr	r2, [pc, #352]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ba8:	4b53      	ldr	r3, [pc, #332]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	4a52      	ldr	r2, [pc, #328]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b50      	ldr	r3, [pc, #320]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	494d      	ldr	r1, [pc, #308]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d040      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d107      	bne.n	8003bea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bda:	4b47      	ldr	r3, [pc, #284]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d115      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e07f      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d107      	bne.n	8003c02 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf2:	4b41      	ldr	r3, [pc, #260]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d109      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e073      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c02:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e06b      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c12:	4b39      	ldr	r3, [pc, #228]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f023 0203 	bic.w	r2, r3, #3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4936      	ldr	r1, [pc, #216]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c24:	f7fe f9a0 	bl	8001f68 <HAL_GetTick>
 8003c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2a:	e00a      	b.n	8003c42 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c2c:	f7fe f99c 	bl	8001f68 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e053      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c42:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 020c 	and.w	r2, r3, #12
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d1eb      	bne.n	8003c2c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c54:	4b27      	ldr	r3, [pc, #156]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 030f 	and.w	r3, r3, #15
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d210      	bcs.n	8003c84 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c62:	4b24      	ldr	r3, [pc, #144]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f023 020f 	bic.w	r2, r3, #15
 8003c6a:	4922      	ldr	r1, [pc, #136]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c72:	4b20      	ldr	r3, [pc, #128]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d001      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e032      	b.n	8003cea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d008      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c90:	4b19      	ldr	r3, [pc, #100]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4916      	ldr	r1, [pc, #88]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d009      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cae:	4b12      	ldr	r3, [pc, #72]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	490e      	ldr	r1, [pc, #56]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cc2:	f000 f821 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	091b      	lsrs	r3, r3, #4
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	490a      	ldr	r1, [pc, #40]	@ (8003cfc <HAL_RCC_ClockConfig+0x1cc>)
 8003cd4:	5ccb      	ldrb	r3, [r1, r3]
 8003cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cda:	4a09      	ldr	r2, [pc, #36]	@ (8003d00 <HAL_RCC_ClockConfig+0x1d0>)
 8003cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_ClockConfig+0x1d4>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe f8fc 	bl	8001ee0 <HAL_InitTick>

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40023c00 	.word	0x40023c00
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	08008a8c 	.word	0x08008a8c
 8003d00:	20000008 	.word	0x20000008
 8003d04:	2000000c 	.word	0x2000000c

08003d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d0c:	b090      	sub	sp, #64	@ 0x40
 8003d0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d14:	2300      	movs	r3, #0
 8003d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d18:	2300      	movs	r3, #0
 8003d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d20:	4b59      	ldr	r3, [pc, #356]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 030c 	and.w	r3, r3, #12
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d00d      	beq.n	8003d48 <HAL_RCC_GetSysClockFreq+0x40>
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	f200 80a1 	bhi.w	8003e74 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d002      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x34>
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d003      	beq.n	8003d42 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d3a:	e09b      	b.n	8003e74 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d3c:	4b53      	ldr	r3, [pc, #332]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x184>)
 8003d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d40:	e09b      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d42:	4b53      	ldr	r3, [pc, #332]	@ (8003e90 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d46:	e098      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d48:	4b4f      	ldr	r3, [pc, #316]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003d52:	4b4d      	ldr	r3, [pc, #308]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d028      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	099b      	lsrs	r3, r3, #6
 8003d64:	2200      	movs	r2, #0
 8003d66:	623b      	str	r3, [r7, #32]
 8003d68:	627a      	str	r2, [r7, #36]	@ 0x24
 8003d6a:	6a3b      	ldr	r3, [r7, #32]
 8003d6c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d70:	2100      	movs	r1, #0
 8003d72:	4b47      	ldr	r3, [pc, #284]	@ (8003e90 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d74:	fb03 f201 	mul.w	r2, r3, r1
 8003d78:	2300      	movs	r3, #0
 8003d7a:	fb00 f303 	mul.w	r3, r0, r3
 8003d7e:	4413      	add	r3, r2
 8003d80:	4a43      	ldr	r2, [pc, #268]	@ (8003e90 <HAL_RCC_GetSysClockFreq+0x188>)
 8003d82:	fba0 1202 	umull	r1, r2, r0, r2
 8003d86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d88:	460a      	mov	r2, r1
 8003d8a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003d8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d8e:	4413      	add	r3, r2
 8003d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d94:	2200      	movs	r2, #0
 8003d96:	61bb      	str	r3, [r7, #24]
 8003d98:	61fa      	str	r2, [r7, #28]
 8003d9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003da2:	f7fc faa5 	bl	80002f0 <__aeabi_uldivmod>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4613      	mov	r3, r2
 8003dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dae:	e053      	b.n	8003e58 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003db0:	4b35      	ldr	r3, [pc, #212]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	099b      	lsrs	r3, r3, #6
 8003db6:	2200      	movs	r2, #0
 8003db8:	613b      	str	r3, [r7, #16]
 8003dba:	617a      	str	r2, [r7, #20]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003dc2:	f04f 0b00 	mov.w	fp, #0
 8003dc6:	4652      	mov	r2, sl
 8003dc8:	465b      	mov	r3, fp
 8003dca:	f04f 0000 	mov.w	r0, #0
 8003dce:	f04f 0100 	mov.w	r1, #0
 8003dd2:	0159      	lsls	r1, r3, #5
 8003dd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dd8:	0150      	lsls	r0, r2, #5
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	ebb2 080a 	subs.w	r8, r2, sl
 8003de2:	eb63 090b 	sbc.w	r9, r3, fp
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003df2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003df6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003dfa:	ebb2 0408 	subs.w	r4, r2, r8
 8003dfe:	eb63 0509 	sbc.w	r5, r3, r9
 8003e02:	f04f 0200 	mov.w	r2, #0
 8003e06:	f04f 0300 	mov.w	r3, #0
 8003e0a:	00eb      	lsls	r3, r5, #3
 8003e0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e10:	00e2      	lsls	r2, r4, #3
 8003e12:	4614      	mov	r4, r2
 8003e14:	461d      	mov	r5, r3
 8003e16:	eb14 030a 	adds.w	r3, r4, sl
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	eb45 030b 	adc.w	r3, r5, fp
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e2e:	4629      	mov	r1, r5
 8003e30:	028b      	lsls	r3, r1, #10
 8003e32:	4621      	mov	r1, r4
 8003e34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e38:	4621      	mov	r1, r4
 8003e3a:	028a      	lsls	r2, r1, #10
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e42:	2200      	movs	r2, #0
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	60fa      	str	r2, [r7, #12]
 8003e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e4c:	f7fc fa50 	bl	80002f0 <__aeabi_uldivmod>
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	4613      	mov	r3, r2
 8003e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003e58:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	0c1b      	lsrs	r3, r3, #16
 8003e5e:	f003 0303 	and.w	r3, r3, #3
 8003e62:	3301      	adds	r3, #1
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003e68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e72:	e002      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e74:	4b05      	ldr	r3, [pc, #20]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x184>)
 8003e76:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3740      	adds	r7, #64	@ 0x40
 8003e80:	46bd      	mov	sp, r7
 8003e82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e86:	bf00      	nop
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	00f42400 	.word	0x00f42400
 8003e90:	017d7840 	.word	0x017d7840

08003e94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e98:	4b03      	ldr	r3, [pc, #12]	@ (8003ea8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	20000008 	.word	0x20000008

08003eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003eb0:	f7ff fff0 	bl	8003e94 <HAL_RCC_GetHCLKFreq>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	4b05      	ldr	r3, [pc, #20]	@ (8003ecc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	0a9b      	lsrs	r3, r3, #10
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	4903      	ldr	r1, [pc, #12]	@ (8003ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ec2:	5ccb      	ldrb	r3, [r1, r3]
 8003ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40023800 	.word	0x40023800
 8003ed0:	08008a9c 	.word	0x08008a9c

08003ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ed8:	f7ff ffdc 	bl	8003e94 <HAL_RCC_GetHCLKFreq>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b05      	ldr	r3, [pc, #20]	@ (8003ef4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	0b5b      	lsrs	r3, r3, #13
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	4903      	ldr	r1, [pc, #12]	@ (8003ef8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eea:	5ccb      	ldrb	r3, [r1, r3]
 8003eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40023800 	.word	0x40023800
 8003ef8:	08008a9c 	.word	0x08008a9c

08003efc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d012      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f24:	4b69      	ldr	r3, [pc, #420]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	4a68      	ldr	r2, [pc, #416]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f2a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003f2e:	6093      	str	r3, [r2, #8]
 8003f30:	4b66      	ldr	r3, [pc, #408]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f38:	4964      	ldr	r1, [pc, #400]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003f46:	2301      	movs	r3, #1
 8003f48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d017      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f56:	4b5d      	ldr	r3, [pc, #372]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f5c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f64:	4959      	ldr	r1, [pc, #356]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f74:	d101      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003f76:	2301      	movs	r3, #1
 8003f78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003f82:	2301      	movs	r3, #1
 8003f84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d017      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f92:	4b4e      	ldr	r3, [pc, #312]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f98:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	494a      	ldr	r1, [pc, #296]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0320 	and.w	r3, r3, #32
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 808b 	beq.w	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fe0:	4b3a      	ldr	r3, [pc, #232]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe4:	4a39      	ldr	r2, [pc, #228]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fec:	4b37      	ldr	r3, [pc, #220]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ff8:	4b35      	ldr	r3, [pc, #212]	@ (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a34      	ldr	r2, [pc, #208]	@ (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004002:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004004:	f7fd ffb0 	bl	8001f68 <HAL_GetTick>
 8004008:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800400a:	e008      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800400c:	f7fd ffac 	bl	8001f68 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b64      	cmp	r3, #100	@ 0x64
 8004018:	d901      	bls.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e38f      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800401e:	4b2c      	ldr	r3, [pc, #176]	@ (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0f0      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800402a:	4b28      	ldr	r3, [pc, #160]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800402c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800402e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004032:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d035      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	429a      	cmp	r2, r3
 8004046:	d02e      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004048:	4b20      	ldr	r3, [pc, #128]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004050:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004052:	4b1e      	ldr	r3, [pc, #120]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004056:	4a1d      	ldr	r2, [pc, #116]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800405e:	4b1b      	ldr	r3, [pc, #108]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	4a1a      	ldr	r2, [pc, #104]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004064:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004068:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800406a:	4a18      	ldr	r2, [pc, #96]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004070:	4b16      	ldr	r3, [pc, #88]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b01      	cmp	r3, #1
 800407a:	d114      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407c:	f7fd ff74 	bl	8001f68 <HAL_GetTick>
 8004080:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004082:	e00a      	b.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004084:	f7fd ff70 	bl	8001f68 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004092:	4293      	cmp	r3, r2
 8004094:	d901      	bls.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e351      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409a:	4b0c      	ldr	r3, [pc, #48]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800409c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0ee      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040b2:	d111      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80040b4:	4b05      	ldr	r3, [pc, #20]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80040c0:	4b04      	ldr	r3, [pc, #16]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80040c2:	400b      	ands	r3, r1
 80040c4:	4901      	ldr	r1, [pc, #4]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
 80040ca:	e00b      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80040cc:	40023800 	.word	0x40023800
 80040d0:	40007000 	.word	0x40007000
 80040d4:	0ffffcff 	.word	0x0ffffcff
 80040d8:	4bac      	ldr	r3, [pc, #688]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	4aab      	ldr	r2, [pc, #684]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040de:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80040e2:	6093      	str	r3, [r2, #8]
 80040e4:	4ba9      	ldr	r3, [pc, #676]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040f0:	49a6      	ldr	r1, [pc, #664]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0310 	and.w	r3, r3, #16
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d010      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004102:	4ba2      	ldr	r3, [pc, #648]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004108:	4aa0      	ldr	r2, [pc, #640]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800410a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800410e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004112:	4b9e      	ldr	r3, [pc, #632]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004114:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800411c:	499b      	ldr	r1, [pc, #620]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004130:	4b96      	ldr	r3, [pc, #600]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004136:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800413e:	4993      	ldr	r1, [pc, #588]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004152:	4b8e      	ldr	r3, [pc, #568]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004158:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004160:	498a      	ldr	r1, [pc, #552]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004174:	4b85      	ldr	r3, [pc, #532]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004182:	4982      	ldr	r1, [pc, #520]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004196:	4b7d      	ldr	r3, [pc, #500]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a4:	4979      	ldr	r1, [pc, #484]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041b8:	4b74      	ldr	r3, [pc, #464]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041be:	f023 0203 	bic.w	r2, r3, #3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	4971      	ldr	r1, [pc, #452]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041da:	4b6c      	ldr	r3, [pc, #432]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e0:	f023 020c 	bic.w	r2, r3, #12
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041e8:	4968      	ldr	r1, [pc, #416]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041fc:	4b63      	ldr	r3, [pc, #396]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800420a:	4960      	ldr	r1, [pc, #384]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800421e:	4b5b      	ldr	r3, [pc, #364]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004224:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800422c:	4957      	ldr	r1, [pc, #348]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004240:	4b52      	ldr	r3, [pc, #328]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004246:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800424e:	494f      	ldr	r1, [pc, #316]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004262:	4b4a      	ldr	r3, [pc, #296]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004268:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004270:	4946      	ldr	r1, [pc, #280]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004284:	4b41      	ldr	r3, [pc, #260]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004292:	493e      	ldr	r1, [pc, #248]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80042a6:	4b39      	ldr	r3, [pc, #228]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042b4:	4935      	ldr	r1, [pc, #212]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00a      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80042c8:	4b30      	ldr	r3, [pc, #192]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ce:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042d6:	492d      	ldr	r1, [pc, #180]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d011      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80042ea:	4b28      	ldr	r3, [pc, #160]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042f8:	4924      	ldr	r1, [pc, #144]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004308:	d101      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800430a:	2301      	movs	r3, #1
 800430c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800431a:	2301      	movs	r3, #1
 800431c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800432a:	4b18      	ldr	r3, [pc, #96]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800432c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004330:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004338:	4914      	ldr	r1, [pc, #80]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00b      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800434c:	4b0f      	ldr	r3, [pc, #60]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004352:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800435c:	490b      	ldr	r1, [pc, #44]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00f      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004370:	4b06      	ldr	r3, [pc, #24]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004380:	4902      	ldr	r1, [pc, #8]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004382:	4313      	orrs	r3, r2
 8004384:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004388:	e002      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800438a:	bf00      	nop
 800438c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00b      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800439c:	4b8a      	ldr	r3, [pc, #552]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800439e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ac:	4986      	ldr	r1, [pc, #536]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00b      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80043c0:	4b81      	ldr	r3, [pc, #516]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043d0:	497d      	ldr	r1, [pc, #500]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d006      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 80d6 	beq.w	8004598 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043ec:	4b76      	ldr	r3, [pc, #472]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a75      	ldr	r2, [pc, #468]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f8:	f7fd fdb6 	bl	8001f68 <HAL_GetTick>
 80043fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004400:	f7fd fdb2 	bl	8001f68 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b64      	cmp	r3, #100	@ 0x64
 800440c:	d901      	bls.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e195      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004412:	4b6d      	ldr	r3, [pc, #436]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1f0      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d021      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800442e:	2b00      	cmp	r3, #0
 8004430:	d11d      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004432:	4b65      	ldr	r3, [pc, #404]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004438:	0c1b      	lsrs	r3, r3, #16
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004440:	4b61      	ldr	r3, [pc, #388]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004446:	0e1b      	lsrs	r3, r3, #24
 8004448:	f003 030f 	and.w	r3, r3, #15
 800444c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	019a      	lsls	r2, r3, #6
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	041b      	lsls	r3, r3, #16
 8004458:	431a      	orrs	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	061b      	lsls	r3, r3, #24
 800445e:	431a      	orrs	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	071b      	lsls	r3, r3, #28
 8004466:	4958      	ldr	r1, [pc, #352]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d004      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004482:	d00a      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800448c:	2b00      	cmp	r3, #0
 800448e:	d02e      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004494:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004498:	d129      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800449a:	4b4b      	ldr	r3, [pc, #300]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800449c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044a0:	0c1b      	lsrs	r3, r3, #16
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80044a8:	4b47      	ldr	r3, [pc, #284]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ae:	0f1b      	lsrs	r3, r3, #28
 80044b0:	f003 0307 	and.w	r3, r3, #7
 80044b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	019a      	lsls	r2, r3, #6
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	041b      	lsls	r3, r3, #16
 80044c0:	431a      	orrs	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	061b      	lsls	r3, r3, #24
 80044c8:	431a      	orrs	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	071b      	lsls	r3, r3, #28
 80044ce:	493e      	ldr	r1, [pc, #248]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80044d6:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044dc:	f023 021f 	bic.w	r2, r3, #31
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	3b01      	subs	r3, #1
 80044e6:	4938      	ldr	r1, [pc, #224]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d01d      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80044fa:	4b33      	ldr	r3, [pc, #204]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80044fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004500:	0e1b      	lsrs	r3, r3, #24
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004508:	4b2f      	ldr	r3, [pc, #188]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800450a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800450e:	0f1b      	lsrs	r3, r3, #28
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	019a      	lsls	r2, r3, #6
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	041b      	lsls	r3, r3, #16
 8004522:	431a      	orrs	r2, r3
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	061b      	lsls	r3, r3, #24
 8004528:	431a      	orrs	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	071b      	lsls	r3, r3, #28
 800452e:	4926      	ldr	r1, [pc, #152]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d011      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	019a      	lsls	r2, r3, #6
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	041b      	lsls	r3, r3, #16
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	061b      	lsls	r3, r3, #24
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	071b      	lsls	r3, r3, #28
 800455e:	491a      	ldr	r1, [pc, #104]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004566:	4b18      	ldr	r3, [pc, #96]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a17      	ldr	r2, [pc, #92]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800456c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004570:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004572:	f7fd fcf9 	bl	8001f68 <HAL_GetTick>
 8004576:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004578:	e008      	b.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800457a:	f7fd fcf5 	bl	8001f68 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b64      	cmp	r3, #100	@ 0x64
 8004586:	d901      	bls.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e0d8      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800458c:	4b0e      	ldr	r3, [pc, #56]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0f0      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	2b01      	cmp	r3, #1
 800459c:	f040 80ce 	bne.w	800473c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80045a0:	4b09      	ldr	r3, [pc, #36]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a08      	ldr	r2, [pc, #32]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ac:	f7fd fcdc 	bl	8001f68 <HAL_GetTick>
 80045b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80045b2:	e00b      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80045b4:	f7fd fcd8 	bl	8001f68 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	@ 0x64
 80045c0:	d904      	bls.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0bb      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80045cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045d8:	d0ec      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d02e      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d12a      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004602:	4b51      	ldr	r3, [pc, #324]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004608:	0c1b      	lsrs	r3, r3, #16
 800460a:	f003 0303 	and.w	r3, r3, #3
 800460e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004610:	4b4d      	ldr	r3, [pc, #308]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004616:	0f1b      	lsrs	r3, r3, #28
 8004618:	f003 0307 	and.w	r3, r3, #7
 800461c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	019a      	lsls	r2, r3, #6
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	041b      	lsls	r3, r3, #16
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	061b      	lsls	r3, r3, #24
 8004630:	431a      	orrs	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	071b      	lsls	r3, r3, #28
 8004636:	4944      	ldr	r1, [pc, #272]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004638:	4313      	orrs	r3, r2
 800463a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800463e:	4b42      	ldr	r3, [pc, #264]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004644:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464c:	3b01      	subs	r3, #1
 800464e:	021b      	lsls	r3, r3, #8
 8004650:	493d      	ldr	r1, [pc, #244]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d022      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004668:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800466c:	d11d      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800466e:	4b36      	ldr	r3, [pc, #216]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004674:	0e1b      	lsrs	r3, r3, #24
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800467c:	4b32      	ldr	r3, [pc, #200]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800467e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004682:	0f1b      	lsrs	r3, r3, #28
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	019a      	lsls	r2, r3, #6
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	041b      	lsls	r3, r3, #16
 8004696:	431a      	orrs	r2, r3
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	061b      	lsls	r3, r3, #24
 800469c:	431a      	orrs	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	071b      	lsls	r3, r3, #28
 80046a2:	4929      	ldr	r1, [pc, #164]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0308 	and.w	r3, r3, #8
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d028      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80046b6:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80046b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046bc:	0e1b      	lsrs	r3, r3, #24
 80046be:	f003 030f 	and.w	r3, r3, #15
 80046c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80046c4:	4b20      	ldr	r3, [pc, #128]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80046c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ca:	0c1b      	lsrs	r3, r3, #16
 80046cc:	f003 0303 	and.w	r3, r3, #3
 80046d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	019a      	lsls	r2, r3, #6
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	041b      	lsls	r3, r3, #16
 80046dc:	431a      	orrs	r2, r3
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	061b      	lsls	r3, r3, #24
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	071b      	lsls	r3, r3, #28
 80046ea:	4917      	ldr	r1, [pc, #92]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80046f2:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80046f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004700:	4911      	ldr	r1, [pc, #68]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004702:	4313      	orrs	r3, r2
 8004704:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004708:	4b0f      	ldr	r3, [pc, #60]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a0e      	ldr	r2, [pc, #56]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800470e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004712:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004714:	f7fd fc28 	bl	8001f68 <HAL_GetTick>
 8004718:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800471a:	e008      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800471c:	f7fd fc24 	bl	8001f68 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b64      	cmp	r3, #100	@ 0x64
 8004728:	d901      	bls.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e007      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800472e:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004736:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800473a:	d1ef      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3720      	adds	r7, #32
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40023800 	.word	0x40023800

0800474c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e040      	b.n	80047e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fd f924 	bl	80019bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2224      	movs	r2, #36	@ 0x24
 8004778:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0201 	bic.w	r2, r2, #1
 8004788:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478e:	2b00      	cmp	r3, #0
 8004790:	d002      	beq.n	8004798 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 fe6c 	bl	8005470 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 fc05 	bl	8004fa8 <UART_SetConfig>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e01b      	b.n	80047e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 feeb 	bl	80055b4 <UART_CheckIdleState>
 80047de:	4603      	mov	r3, r0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3708      	adds	r7, #8
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08a      	sub	sp, #40	@ 0x28
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	4613      	mov	r3, r2
 80047f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d177      	bne.n	80048f0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d002      	beq.n	800480c <HAL_UART_Transmit+0x24>
 8004806:	88fb      	ldrh	r3, [r7, #6]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e070      	b.n	80048f2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2221      	movs	r2, #33	@ 0x21
 800481c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800481e:	f7fd fba3 	bl	8001f68 <HAL_GetTick>
 8004822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	88fa      	ldrh	r2, [r7, #6]
 8004828:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	88fa      	ldrh	r2, [r7, #6]
 8004830:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800483c:	d108      	bne.n	8004850 <HAL_UART_Transmit+0x68>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d104      	bne.n	8004850 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004846:	2300      	movs	r3, #0
 8004848:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	61bb      	str	r3, [r7, #24]
 800484e:	e003      	b.n	8004858 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004854:	2300      	movs	r3, #0
 8004856:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004858:	e02f      	b.n	80048ba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	9300      	str	r3, [sp, #0]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	2200      	movs	r2, #0
 8004862:	2180      	movs	r1, #128	@ 0x80
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 ff4d 	bl	8005704 <UART_WaitOnFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d004      	beq.n	800487a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2220      	movs	r2, #32
 8004874:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e03b      	b.n	80048f2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10b      	bne.n	8004898 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	461a      	mov	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800488e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	3302      	adds	r3, #2
 8004894:	61bb      	str	r3, [r7, #24]
 8004896:	e007      	b.n	80048a8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	781a      	ldrb	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	3301      	adds	r3, #1
 80048a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1c9      	bne.n	800485a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	2200      	movs	r2, #0
 80048ce:	2140      	movs	r1, #64	@ 0x40
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 ff17 	bl	8005704 <UART_WaitOnFlagUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d004      	beq.n	80048e6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2220      	movs	r2, #32
 80048e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e005      	b.n	80048f2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2220      	movs	r2, #32
 80048ea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	e000      	b.n	80048f2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80048f0:	2302      	movs	r3, #2
  }
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3720      	adds	r7, #32
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b08a      	sub	sp, #40	@ 0x28
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	4613      	mov	r3, r2
 8004906:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800490e:	2b20      	cmp	r3, #32
 8004910:	d132      	bne.n	8004978 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <HAL_UART_Receive_IT+0x24>
 8004918:	88fb      	ldrh	r3, [r7, #6]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e02b      	b.n	800497a <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d018      	beq.n	8004968 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	e853 3f00 	ldrex	r3, [r3]
 8004942:	613b      	str	r3, [r7, #16]
   return(result);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800494a:	627b      	str	r3, [r7, #36]	@ 0x24
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	461a      	mov	r2, r3
 8004952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004954:	623b      	str	r3, [r7, #32]
 8004956:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004958:	69f9      	ldr	r1, [r7, #28]
 800495a:	6a3a      	ldr	r2, [r7, #32]
 800495c:	e841 2300 	strex	r3, r2, [r1]
 8004960:	61bb      	str	r3, [r7, #24]
   return(result);
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e6      	bne.n	8004936 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004968:	88fb      	ldrh	r3, [r7, #6]
 800496a:	461a      	mov	r2, r3
 800496c:	68b9      	ldr	r1, [r7, #8]
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 ff36 	bl	80057e0 <UART_Start_Receive_IT>
 8004974:	4603      	mov	r3, r0
 8004976:	e000      	b.n	800497a <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004978:	2302      	movs	r3, #2
  }
}
 800497a:	4618      	mov	r0, r3
 800497c:	3728      	adds	r7, #40	@ 0x28
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b0ba      	sub	sp, #232	@ 0xe8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80049aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80049ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80049b2:	4013      	ands	r3, r2
 80049b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80049b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d115      	bne.n	80049ec <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80049c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00f      	beq.n	80049ec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d009      	beq.n	80049ec <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 82ac 	beq.w	8004f3a <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	4798      	blx	r3
      }
      return;
 80049ea:	e2a6      	b.n	8004f3a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80049ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 8117 	beq.w	8004c24 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80049f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d106      	bne.n	8004a10 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004a06:	4b85      	ldr	r3, [pc, #532]	@ (8004c1c <HAL_UART_IRQHandler+0x298>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 810a 	beq.w	8004c24 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d011      	beq.n	8004a40 <HAL_UART_IRQHandler+0xbc>
 8004a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00b      	beq.n	8004a40 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a36:	f043 0201 	orr.w	r2, r3, #1
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d011      	beq.n	8004a70 <HAL_UART_IRQHandler+0xec>
 8004a4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a66:	f043 0204 	orr.w	r2, r3, #4
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d011      	beq.n	8004aa0 <HAL_UART_IRQHandler+0x11c>
 8004a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2204      	movs	r2, #4
 8004a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a96:	f043 0202 	orr.w	r2, r3, #2
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aa4:	f003 0308 	and.w	r3, r3, #8
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d017      	beq.n	8004adc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ab0:	f003 0320 	and.w	r3, r3, #32
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d105      	bne.n	8004ac4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004abc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00b      	beq.n	8004adc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2208      	movs	r2, #8
 8004aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad2:	f043 0208 	orr.w	r2, r3, #8
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d012      	beq.n	8004b0e <HAL_UART_IRQHandler+0x18a>
 8004ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004aec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00c      	beq.n	8004b0e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004afc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b04:	f043 0220 	orr.w	r2, r3, #32
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8212 	beq.w	8004f3e <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b1e:	f003 0320 	and.w	r3, r3, #32
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00d      	beq.n	8004b42 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b2a:	f003 0320 	and.w	r3, r3, #32
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d007      	beq.n	8004b42 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b56:	2b40      	cmp	r3, #64	@ 0x40
 8004b58:	d005      	beq.n	8004b66 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004b5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d04f      	beq.n	8004c06 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 ff00 	bl	800596c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b76:	2b40      	cmp	r3, #64	@ 0x40
 8004b78:	d141      	bne.n	8004bfe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3308      	adds	r3, #8
 8004b80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004b90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3308      	adds	r3, #8
 8004ba2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004ba6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004baa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004bb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004bb6:	e841 2300 	strex	r3, r2, [r1]
 8004bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004bbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1d9      	bne.n	8004b7a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d013      	beq.n	8004bf6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bd2:	4a13      	ldr	r2, [pc, #76]	@ (8004c20 <HAL_UART_IRQHandler+0x29c>)
 8004bd4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fe f9f8 	bl	8002fd0 <HAL_DMA_Abort_IT>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d017      	beq.n	8004c16 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf4:	e00f      	b.n	8004c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f9b6 	bl	8004f68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bfc:	e00b      	b.n	8004c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f9b2 	bl	8004f68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c04:	e007      	b.n	8004c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f9ae 	bl	8004f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004c14:	e193      	b.n	8004f3e <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c16:	bf00      	nop
    return;
 8004c18:	e191      	b.n	8004f3e <HAL_UART_IRQHandler+0x5ba>
 8004c1a:	bf00      	nop
 8004c1c:	04000120 	.word	0x04000120
 8004c20:	08005a35 	.word	0x08005a35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	f040 814c 	bne.w	8004ec6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c32:	f003 0310 	and.w	r3, r3, #16
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 8145 	beq.w	8004ec6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c40:	f003 0310 	and.w	r3, r3, #16
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 813e 	beq.w	8004ec6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2210      	movs	r2, #16
 8004c50:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c5c:	2b40      	cmp	r3, #64	@ 0x40
 8004c5e:	f040 80b6 	bne.w	8004dce <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c6e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8165 	beq.w	8004f42 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c82:	429a      	cmp	r2, r3
 8004c84:	f080 815d 	bcs.w	8004f42 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c8e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c9c:	f000 8086 	beq.w	8004dac <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004cb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004cca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004cd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1da      	bne.n	8004ca0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	3308      	adds	r3, #8
 8004cf0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cf4:	e853 3f00 	ldrex	r3, [r3]
 8004cf8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004cfc:	f023 0301 	bic.w	r3, r3, #1
 8004d00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	3308      	adds	r3, #8
 8004d0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004d12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004d16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d1a:	e841 2300 	strex	r3, r2, [r1]
 8004d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1e1      	bne.n	8004cea <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	3308      	adds	r3, #8
 8004d2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d30:	e853 3f00 	ldrex	r3, [r3]
 8004d34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3308      	adds	r3, #8
 8004d46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004d4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004d50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004d52:	e841 2300 	strex	r3, r2, [r1]
 8004d56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1e3      	bne.n	8004d26 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2220      	movs	r2, #32
 8004d62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d74:	e853 3f00 	ldrex	r3, [r3]
 8004d78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d7c:	f023 0310 	bic.w	r3, r3, #16
 8004d80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004d9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e4      	bne.n	8004d6c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7fe f8a2 	bl	8002ef0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f8d8 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dcc:	e0b9      	b.n	8004f42 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 80ab 	beq.w	8004f46 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004df0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 80a6 	beq.w	8004f46 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004e1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e24:	e841 2300 	strex	r3, r2, [r1]
 8004e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e4      	bne.n	8004dfa <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3308      	adds	r3, #8
 8004e36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	e853 3f00 	ldrex	r3, [r3]
 8004e3e:	623b      	str	r3, [r7, #32]
   return(result);
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	f023 0301 	bic.w	r3, r3, #1
 8004e46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3308      	adds	r3, #8
 8004e50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004e54:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e5c:	e841 2300 	strex	r3, r2, [r1]
 8004e60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1e3      	bne.n	8004e30 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	e853 3f00 	ldrex	r3, [r3]
 8004e88:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f023 0310 	bic.w	r3, r3, #16
 8004e90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	461a      	mov	r2, r3
 8004e9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	69b9      	ldr	r1, [r7, #24]
 8004ea4:	69fa      	ldr	r2, [r7, #28]
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	617b      	str	r3, [r7, #20]
   return(result);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e4      	bne.n	8004e7c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004eb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f85c 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ec4:	e03f      	b.n	8004f46 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00e      	beq.n	8004ef0 <HAL_UART_IRQHandler+0x56c>
 8004ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d008      	beq.n	8004ef0 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004ee6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f853 	bl	8004f94 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004eee:	e02d      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00e      	beq.n	8004f1a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01c      	beq.n	8004f4a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	4798      	blx	r3
    }
    return;
 8004f18:	e017      	b.n	8004f4a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d012      	beq.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
 8004f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00c      	beq.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fd94 	bl	8005a60 <UART_EndTransmit_IT>
    return;
 8004f38:	e008      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f3a:	bf00      	nop
 8004f3c:	e006      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
    return;
 8004f3e:	bf00      	nop
 8004f40:	e004      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f42:	bf00      	nop
 8004f44:	e002      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f46:	bf00      	nop
 8004f48:	e000      	b.n	8004f4c <HAL_UART_IRQHandler+0x5c8>
    return;
 8004f4a:	bf00      	nop
  }

}
 8004f4c:	37e8      	adds	r7, #232	@ 0xe8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop

08004f54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b088      	sub	sp, #32
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69db      	ldr	r3, [r3, #28]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	4ba6      	ldr	r3, [pc, #664]	@ (800526c <UART_SetConfig+0x2c4>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	6979      	ldr	r1, [r7, #20]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4313      	orrs	r3, r2
 8005004:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	430a      	orrs	r2, r1
 8005018:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a94      	ldr	r2, [pc, #592]	@ (8005270 <UART_SetConfig+0x2c8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d120      	bne.n	8005066 <UART_SetConfig+0xbe>
 8005024:	4b93      	ldr	r3, [pc, #588]	@ (8005274 <UART_SetConfig+0x2cc>)
 8005026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	2b03      	cmp	r3, #3
 8005030:	d816      	bhi.n	8005060 <UART_SetConfig+0xb8>
 8005032:	a201      	add	r2, pc, #4	@ (adr r2, 8005038 <UART_SetConfig+0x90>)
 8005034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005038:	08005049 	.word	0x08005049
 800503c:	08005055 	.word	0x08005055
 8005040:	0800504f 	.word	0x0800504f
 8005044:	0800505b 	.word	0x0800505b
 8005048:	2301      	movs	r3, #1
 800504a:	77fb      	strb	r3, [r7, #31]
 800504c:	e150      	b.n	80052f0 <UART_SetConfig+0x348>
 800504e:	2302      	movs	r3, #2
 8005050:	77fb      	strb	r3, [r7, #31]
 8005052:	e14d      	b.n	80052f0 <UART_SetConfig+0x348>
 8005054:	2304      	movs	r3, #4
 8005056:	77fb      	strb	r3, [r7, #31]
 8005058:	e14a      	b.n	80052f0 <UART_SetConfig+0x348>
 800505a:	2308      	movs	r3, #8
 800505c:	77fb      	strb	r3, [r7, #31]
 800505e:	e147      	b.n	80052f0 <UART_SetConfig+0x348>
 8005060:	2310      	movs	r3, #16
 8005062:	77fb      	strb	r3, [r7, #31]
 8005064:	e144      	b.n	80052f0 <UART_SetConfig+0x348>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a83      	ldr	r2, [pc, #524]	@ (8005278 <UART_SetConfig+0x2d0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d132      	bne.n	80050d6 <UART_SetConfig+0x12e>
 8005070:	4b80      	ldr	r3, [pc, #512]	@ (8005274 <UART_SetConfig+0x2cc>)
 8005072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005076:	f003 030c 	and.w	r3, r3, #12
 800507a:	2b0c      	cmp	r3, #12
 800507c:	d828      	bhi.n	80050d0 <UART_SetConfig+0x128>
 800507e:	a201      	add	r2, pc, #4	@ (adr r2, 8005084 <UART_SetConfig+0xdc>)
 8005080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005084:	080050b9 	.word	0x080050b9
 8005088:	080050d1 	.word	0x080050d1
 800508c:	080050d1 	.word	0x080050d1
 8005090:	080050d1 	.word	0x080050d1
 8005094:	080050c5 	.word	0x080050c5
 8005098:	080050d1 	.word	0x080050d1
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	080050d1 	.word	0x080050d1
 80050a4:	080050bf 	.word	0x080050bf
 80050a8:	080050d1 	.word	0x080050d1
 80050ac:	080050d1 	.word	0x080050d1
 80050b0:	080050d1 	.word	0x080050d1
 80050b4:	080050cb 	.word	0x080050cb
 80050b8:	2300      	movs	r3, #0
 80050ba:	77fb      	strb	r3, [r7, #31]
 80050bc:	e118      	b.n	80052f0 <UART_SetConfig+0x348>
 80050be:	2302      	movs	r3, #2
 80050c0:	77fb      	strb	r3, [r7, #31]
 80050c2:	e115      	b.n	80052f0 <UART_SetConfig+0x348>
 80050c4:	2304      	movs	r3, #4
 80050c6:	77fb      	strb	r3, [r7, #31]
 80050c8:	e112      	b.n	80052f0 <UART_SetConfig+0x348>
 80050ca:	2308      	movs	r3, #8
 80050cc:	77fb      	strb	r3, [r7, #31]
 80050ce:	e10f      	b.n	80052f0 <UART_SetConfig+0x348>
 80050d0:	2310      	movs	r3, #16
 80050d2:	77fb      	strb	r3, [r7, #31]
 80050d4:	e10c      	b.n	80052f0 <UART_SetConfig+0x348>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a68      	ldr	r2, [pc, #416]	@ (800527c <UART_SetConfig+0x2d4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d120      	bne.n	8005122 <UART_SetConfig+0x17a>
 80050e0:	4b64      	ldr	r3, [pc, #400]	@ (8005274 <UART_SetConfig+0x2cc>)
 80050e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050ea:	2b30      	cmp	r3, #48	@ 0x30
 80050ec:	d013      	beq.n	8005116 <UART_SetConfig+0x16e>
 80050ee:	2b30      	cmp	r3, #48	@ 0x30
 80050f0:	d814      	bhi.n	800511c <UART_SetConfig+0x174>
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	d009      	beq.n	800510a <UART_SetConfig+0x162>
 80050f6:	2b20      	cmp	r3, #32
 80050f8:	d810      	bhi.n	800511c <UART_SetConfig+0x174>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <UART_SetConfig+0x15c>
 80050fe:	2b10      	cmp	r3, #16
 8005100:	d006      	beq.n	8005110 <UART_SetConfig+0x168>
 8005102:	e00b      	b.n	800511c <UART_SetConfig+0x174>
 8005104:	2300      	movs	r3, #0
 8005106:	77fb      	strb	r3, [r7, #31]
 8005108:	e0f2      	b.n	80052f0 <UART_SetConfig+0x348>
 800510a:	2302      	movs	r3, #2
 800510c:	77fb      	strb	r3, [r7, #31]
 800510e:	e0ef      	b.n	80052f0 <UART_SetConfig+0x348>
 8005110:	2304      	movs	r3, #4
 8005112:	77fb      	strb	r3, [r7, #31]
 8005114:	e0ec      	b.n	80052f0 <UART_SetConfig+0x348>
 8005116:	2308      	movs	r3, #8
 8005118:	77fb      	strb	r3, [r7, #31]
 800511a:	e0e9      	b.n	80052f0 <UART_SetConfig+0x348>
 800511c:	2310      	movs	r3, #16
 800511e:	77fb      	strb	r3, [r7, #31]
 8005120:	e0e6      	b.n	80052f0 <UART_SetConfig+0x348>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a56      	ldr	r2, [pc, #344]	@ (8005280 <UART_SetConfig+0x2d8>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d120      	bne.n	800516e <UART_SetConfig+0x1c6>
 800512c:	4b51      	ldr	r3, [pc, #324]	@ (8005274 <UART_SetConfig+0x2cc>)
 800512e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005132:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005136:	2bc0      	cmp	r3, #192	@ 0xc0
 8005138:	d013      	beq.n	8005162 <UART_SetConfig+0x1ba>
 800513a:	2bc0      	cmp	r3, #192	@ 0xc0
 800513c:	d814      	bhi.n	8005168 <UART_SetConfig+0x1c0>
 800513e:	2b80      	cmp	r3, #128	@ 0x80
 8005140:	d009      	beq.n	8005156 <UART_SetConfig+0x1ae>
 8005142:	2b80      	cmp	r3, #128	@ 0x80
 8005144:	d810      	bhi.n	8005168 <UART_SetConfig+0x1c0>
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <UART_SetConfig+0x1a8>
 800514a:	2b40      	cmp	r3, #64	@ 0x40
 800514c:	d006      	beq.n	800515c <UART_SetConfig+0x1b4>
 800514e:	e00b      	b.n	8005168 <UART_SetConfig+0x1c0>
 8005150:	2300      	movs	r3, #0
 8005152:	77fb      	strb	r3, [r7, #31]
 8005154:	e0cc      	b.n	80052f0 <UART_SetConfig+0x348>
 8005156:	2302      	movs	r3, #2
 8005158:	77fb      	strb	r3, [r7, #31]
 800515a:	e0c9      	b.n	80052f0 <UART_SetConfig+0x348>
 800515c:	2304      	movs	r3, #4
 800515e:	77fb      	strb	r3, [r7, #31]
 8005160:	e0c6      	b.n	80052f0 <UART_SetConfig+0x348>
 8005162:	2308      	movs	r3, #8
 8005164:	77fb      	strb	r3, [r7, #31]
 8005166:	e0c3      	b.n	80052f0 <UART_SetConfig+0x348>
 8005168:	2310      	movs	r3, #16
 800516a:	77fb      	strb	r3, [r7, #31]
 800516c:	e0c0      	b.n	80052f0 <UART_SetConfig+0x348>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a44      	ldr	r2, [pc, #272]	@ (8005284 <UART_SetConfig+0x2dc>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d125      	bne.n	80051c4 <UART_SetConfig+0x21c>
 8005178:	4b3e      	ldr	r3, [pc, #248]	@ (8005274 <UART_SetConfig+0x2cc>)
 800517a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800517e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005182:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005186:	d017      	beq.n	80051b8 <UART_SetConfig+0x210>
 8005188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800518c:	d817      	bhi.n	80051be <UART_SetConfig+0x216>
 800518e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005192:	d00b      	beq.n	80051ac <UART_SetConfig+0x204>
 8005194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005198:	d811      	bhi.n	80051be <UART_SetConfig+0x216>
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <UART_SetConfig+0x1fe>
 800519e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051a2:	d006      	beq.n	80051b2 <UART_SetConfig+0x20a>
 80051a4:	e00b      	b.n	80051be <UART_SetConfig+0x216>
 80051a6:	2300      	movs	r3, #0
 80051a8:	77fb      	strb	r3, [r7, #31]
 80051aa:	e0a1      	b.n	80052f0 <UART_SetConfig+0x348>
 80051ac:	2302      	movs	r3, #2
 80051ae:	77fb      	strb	r3, [r7, #31]
 80051b0:	e09e      	b.n	80052f0 <UART_SetConfig+0x348>
 80051b2:	2304      	movs	r3, #4
 80051b4:	77fb      	strb	r3, [r7, #31]
 80051b6:	e09b      	b.n	80052f0 <UART_SetConfig+0x348>
 80051b8:	2308      	movs	r3, #8
 80051ba:	77fb      	strb	r3, [r7, #31]
 80051bc:	e098      	b.n	80052f0 <UART_SetConfig+0x348>
 80051be:	2310      	movs	r3, #16
 80051c0:	77fb      	strb	r3, [r7, #31]
 80051c2:	e095      	b.n	80052f0 <UART_SetConfig+0x348>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a2f      	ldr	r2, [pc, #188]	@ (8005288 <UART_SetConfig+0x2e0>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d125      	bne.n	800521a <UART_SetConfig+0x272>
 80051ce:	4b29      	ldr	r3, [pc, #164]	@ (8005274 <UART_SetConfig+0x2cc>)
 80051d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051dc:	d017      	beq.n	800520e <UART_SetConfig+0x266>
 80051de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051e2:	d817      	bhi.n	8005214 <UART_SetConfig+0x26c>
 80051e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051e8:	d00b      	beq.n	8005202 <UART_SetConfig+0x25a>
 80051ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051ee:	d811      	bhi.n	8005214 <UART_SetConfig+0x26c>
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <UART_SetConfig+0x254>
 80051f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f8:	d006      	beq.n	8005208 <UART_SetConfig+0x260>
 80051fa:	e00b      	b.n	8005214 <UART_SetConfig+0x26c>
 80051fc:	2301      	movs	r3, #1
 80051fe:	77fb      	strb	r3, [r7, #31]
 8005200:	e076      	b.n	80052f0 <UART_SetConfig+0x348>
 8005202:	2302      	movs	r3, #2
 8005204:	77fb      	strb	r3, [r7, #31]
 8005206:	e073      	b.n	80052f0 <UART_SetConfig+0x348>
 8005208:	2304      	movs	r3, #4
 800520a:	77fb      	strb	r3, [r7, #31]
 800520c:	e070      	b.n	80052f0 <UART_SetConfig+0x348>
 800520e:	2308      	movs	r3, #8
 8005210:	77fb      	strb	r3, [r7, #31]
 8005212:	e06d      	b.n	80052f0 <UART_SetConfig+0x348>
 8005214:	2310      	movs	r3, #16
 8005216:	77fb      	strb	r3, [r7, #31]
 8005218:	e06a      	b.n	80052f0 <UART_SetConfig+0x348>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a1b      	ldr	r2, [pc, #108]	@ (800528c <UART_SetConfig+0x2e4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d138      	bne.n	8005296 <UART_SetConfig+0x2ee>
 8005224:	4b13      	ldr	r3, [pc, #76]	@ (8005274 <UART_SetConfig+0x2cc>)
 8005226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800522a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800522e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005232:	d017      	beq.n	8005264 <UART_SetConfig+0x2bc>
 8005234:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005238:	d82a      	bhi.n	8005290 <UART_SetConfig+0x2e8>
 800523a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800523e:	d00b      	beq.n	8005258 <UART_SetConfig+0x2b0>
 8005240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005244:	d824      	bhi.n	8005290 <UART_SetConfig+0x2e8>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <UART_SetConfig+0x2aa>
 800524a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800524e:	d006      	beq.n	800525e <UART_SetConfig+0x2b6>
 8005250:	e01e      	b.n	8005290 <UART_SetConfig+0x2e8>
 8005252:	2300      	movs	r3, #0
 8005254:	77fb      	strb	r3, [r7, #31]
 8005256:	e04b      	b.n	80052f0 <UART_SetConfig+0x348>
 8005258:	2302      	movs	r3, #2
 800525a:	77fb      	strb	r3, [r7, #31]
 800525c:	e048      	b.n	80052f0 <UART_SetConfig+0x348>
 800525e:	2304      	movs	r3, #4
 8005260:	77fb      	strb	r3, [r7, #31]
 8005262:	e045      	b.n	80052f0 <UART_SetConfig+0x348>
 8005264:	2308      	movs	r3, #8
 8005266:	77fb      	strb	r3, [r7, #31]
 8005268:	e042      	b.n	80052f0 <UART_SetConfig+0x348>
 800526a:	bf00      	nop
 800526c:	efff69f3 	.word	0xefff69f3
 8005270:	40011000 	.word	0x40011000
 8005274:	40023800 	.word	0x40023800
 8005278:	40004400 	.word	0x40004400
 800527c:	40004800 	.word	0x40004800
 8005280:	40004c00 	.word	0x40004c00
 8005284:	40005000 	.word	0x40005000
 8005288:	40011400 	.word	0x40011400
 800528c:	40007800 	.word	0x40007800
 8005290:	2310      	movs	r3, #16
 8005292:	77fb      	strb	r3, [r7, #31]
 8005294:	e02c      	b.n	80052f0 <UART_SetConfig+0x348>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a72      	ldr	r2, [pc, #456]	@ (8005464 <UART_SetConfig+0x4bc>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d125      	bne.n	80052ec <UART_SetConfig+0x344>
 80052a0:	4b71      	ldr	r3, [pc, #452]	@ (8005468 <UART_SetConfig+0x4c0>)
 80052a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80052aa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80052ae:	d017      	beq.n	80052e0 <UART_SetConfig+0x338>
 80052b0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80052b4:	d817      	bhi.n	80052e6 <UART_SetConfig+0x33e>
 80052b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ba:	d00b      	beq.n	80052d4 <UART_SetConfig+0x32c>
 80052bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052c0:	d811      	bhi.n	80052e6 <UART_SetConfig+0x33e>
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <UART_SetConfig+0x326>
 80052c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052ca:	d006      	beq.n	80052da <UART_SetConfig+0x332>
 80052cc:	e00b      	b.n	80052e6 <UART_SetConfig+0x33e>
 80052ce:	2300      	movs	r3, #0
 80052d0:	77fb      	strb	r3, [r7, #31]
 80052d2:	e00d      	b.n	80052f0 <UART_SetConfig+0x348>
 80052d4:	2302      	movs	r3, #2
 80052d6:	77fb      	strb	r3, [r7, #31]
 80052d8:	e00a      	b.n	80052f0 <UART_SetConfig+0x348>
 80052da:	2304      	movs	r3, #4
 80052dc:	77fb      	strb	r3, [r7, #31]
 80052de:	e007      	b.n	80052f0 <UART_SetConfig+0x348>
 80052e0:	2308      	movs	r3, #8
 80052e2:	77fb      	strb	r3, [r7, #31]
 80052e4:	e004      	b.n	80052f0 <UART_SetConfig+0x348>
 80052e6:	2310      	movs	r3, #16
 80052e8:	77fb      	strb	r3, [r7, #31]
 80052ea:	e001      	b.n	80052f0 <UART_SetConfig+0x348>
 80052ec:	2310      	movs	r3, #16
 80052ee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f8:	d15b      	bne.n	80053b2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80052fa:	7ffb      	ldrb	r3, [r7, #31]
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d828      	bhi.n	8005352 <UART_SetConfig+0x3aa>
 8005300:	a201      	add	r2, pc, #4	@ (adr r2, 8005308 <UART_SetConfig+0x360>)
 8005302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005306:	bf00      	nop
 8005308:	0800532d 	.word	0x0800532d
 800530c:	08005335 	.word	0x08005335
 8005310:	0800533d 	.word	0x0800533d
 8005314:	08005353 	.word	0x08005353
 8005318:	08005343 	.word	0x08005343
 800531c:	08005353 	.word	0x08005353
 8005320:	08005353 	.word	0x08005353
 8005324:	08005353 	.word	0x08005353
 8005328:	0800534b 	.word	0x0800534b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800532c:	f7fe fdbe 	bl	8003eac <HAL_RCC_GetPCLK1Freq>
 8005330:	61b8      	str	r0, [r7, #24]
        break;
 8005332:	e013      	b.n	800535c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005334:	f7fe fdce 	bl	8003ed4 <HAL_RCC_GetPCLK2Freq>
 8005338:	61b8      	str	r0, [r7, #24]
        break;
 800533a:	e00f      	b.n	800535c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800533c:	4b4b      	ldr	r3, [pc, #300]	@ (800546c <UART_SetConfig+0x4c4>)
 800533e:	61bb      	str	r3, [r7, #24]
        break;
 8005340:	e00c      	b.n	800535c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005342:	f7fe fce1 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 8005346:	61b8      	str	r0, [r7, #24]
        break;
 8005348:	e008      	b.n	800535c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800534a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800534e:	61bb      	str	r3, [r7, #24]
        break;
 8005350:	e004      	b.n	800535c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	77bb      	strb	r3, [r7, #30]
        break;
 800535a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d074      	beq.n	800544c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	005a      	lsls	r2, r3, #1
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	085b      	lsrs	r3, r3, #1
 800536c:	441a      	add	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	fbb2 f3f3 	udiv	r3, r2, r3
 8005376:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b0f      	cmp	r3, #15
 800537c:	d916      	bls.n	80053ac <UART_SetConfig+0x404>
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005384:	d212      	bcs.n	80053ac <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	b29b      	uxth	r3, r3
 800538a:	f023 030f 	bic.w	r3, r3, #15
 800538e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	085b      	lsrs	r3, r3, #1
 8005394:	b29b      	uxth	r3, r3
 8005396:	f003 0307 	and.w	r3, r3, #7
 800539a:	b29a      	uxth	r2, r3
 800539c:	89fb      	ldrh	r3, [r7, #14]
 800539e:	4313      	orrs	r3, r2
 80053a0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	89fa      	ldrh	r2, [r7, #14]
 80053a8:	60da      	str	r2, [r3, #12]
 80053aa:	e04f      	b.n	800544c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	77bb      	strb	r3, [r7, #30]
 80053b0:	e04c      	b.n	800544c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053b2:	7ffb      	ldrb	r3, [r7, #31]
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d828      	bhi.n	800540a <UART_SetConfig+0x462>
 80053b8:	a201      	add	r2, pc, #4	@ (adr r2, 80053c0 <UART_SetConfig+0x418>)
 80053ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053be:	bf00      	nop
 80053c0:	080053e5 	.word	0x080053e5
 80053c4:	080053ed 	.word	0x080053ed
 80053c8:	080053f5 	.word	0x080053f5
 80053cc:	0800540b 	.word	0x0800540b
 80053d0:	080053fb 	.word	0x080053fb
 80053d4:	0800540b 	.word	0x0800540b
 80053d8:	0800540b 	.word	0x0800540b
 80053dc:	0800540b 	.word	0x0800540b
 80053e0:	08005403 	.word	0x08005403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e4:	f7fe fd62 	bl	8003eac <HAL_RCC_GetPCLK1Freq>
 80053e8:	61b8      	str	r0, [r7, #24]
        break;
 80053ea:	e013      	b.n	8005414 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053ec:	f7fe fd72 	bl	8003ed4 <HAL_RCC_GetPCLK2Freq>
 80053f0:	61b8      	str	r0, [r7, #24]
        break;
 80053f2:	e00f      	b.n	8005414 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053f4:	4b1d      	ldr	r3, [pc, #116]	@ (800546c <UART_SetConfig+0x4c4>)
 80053f6:	61bb      	str	r3, [r7, #24]
        break;
 80053f8:	e00c      	b.n	8005414 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053fa:	f7fe fc85 	bl	8003d08 <HAL_RCC_GetSysClockFreq>
 80053fe:	61b8      	str	r0, [r7, #24]
        break;
 8005400:	e008      	b.n	8005414 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005406:	61bb      	str	r3, [r7, #24]
        break;
 8005408:	e004      	b.n	8005414 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800540a:	2300      	movs	r3, #0
 800540c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	77bb      	strb	r3, [r7, #30]
        break;
 8005412:	bf00      	nop
    }

    if (pclk != 0U)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d018      	beq.n	800544c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	085a      	lsrs	r2, r3, #1
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	441a      	add	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	fbb2 f3f3 	udiv	r3, r2, r3
 800542c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	2b0f      	cmp	r3, #15
 8005432:	d909      	bls.n	8005448 <UART_SetConfig+0x4a0>
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800543a:	d205      	bcs.n	8005448 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	b29a      	uxth	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60da      	str	r2, [r3, #12]
 8005446:	e001      	b.n	800544c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005458:	7fbb      	ldrb	r3, [r7, #30]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3720      	adds	r7, #32
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	40007c00 	.word	0x40007c00
 8005468:	40023800 	.word	0x40023800
 800546c:	00f42400 	.word	0x00f42400

08005470 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00a      	beq.n	800549a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00a      	beq.n	80054de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005504:	f003 0310 	and.w	r3, r3, #16
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01a      	beq.n	8005586 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800556e:	d10a      	bne.n	8005586 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	605a      	str	r2, [r3, #4]
  }
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b098      	sub	sp, #96	@ 0x60
 80055b8:	af02      	add	r7, sp, #8
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055c4:	f7fc fcd0 	bl	8001f68 <HAL_GetTick>
 80055c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d12e      	bne.n	8005636 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f88c 	bl	8005704 <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d021      	beq.n	8005636 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005606:	653b      	str	r3, [r7, #80]	@ 0x50
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005610:	647b      	str	r3, [r7, #68]	@ 0x44
 8005612:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005616:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800561e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e6      	bne.n	80055f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e062      	b.n	80056fc <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b04      	cmp	r3, #4
 8005642:	d149      	bne.n	80056d8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005644:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800564c:	2200      	movs	r2, #0
 800564e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f856 	bl	8005704 <UART_WaitOnFlagUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d03c      	beq.n	80056d8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005666:	e853 3f00 	ldrex	r3, [r3]
 800566a:	623b      	str	r3, [r7, #32]
   return(result);
 800566c:	6a3b      	ldr	r3, [r7, #32]
 800566e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	461a      	mov	r2, r3
 800567a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800567c:	633b      	str	r3, [r7, #48]	@ 0x30
 800567e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005680:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005684:	e841 2300 	strex	r3, r2, [r1]
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1e6      	bne.n	800565e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3308      	adds	r3, #8
 8005696:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	60fb      	str	r3, [r7, #12]
   return(result);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f023 0301 	bic.w	r3, r3, #1
 80056a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3308      	adds	r3, #8
 80056ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056b0:	61fa      	str	r2, [r7, #28]
 80056b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	69b9      	ldr	r1, [r7, #24]
 80056b6:	69fa      	ldr	r2, [r7, #28]
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	617b      	str	r3, [r7, #20]
   return(result);
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e5      	bne.n	8005690 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e011      	b.n	80056fc <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3758      	adds	r7, #88	@ 0x58
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	4613      	mov	r3, r2
 8005712:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005714:	e04f      	b.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571c:	d04b      	beq.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571e:	f7fc fc23 	bl	8001f68 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	429a      	cmp	r2, r3
 800572c:	d302      	bcc.n	8005734 <UART_WaitOnFlagUntilTimeout+0x30>
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e04e      	b.n	80057d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d037      	beq.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2b80      	cmp	r3, #128	@ 0x80
 800574a:	d034      	beq.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	2b40      	cmp	r3, #64	@ 0x40
 8005750:	d031      	beq.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	f003 0308 	and.w	r3, r3, #8
 800575c:	2b08      	cmp	r3, #8
 800575e:	d110      	bne.n	8005782 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2208      	movs	r2, #8
 8005766:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 f8ff 	bl	800596c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2208      	movs	r2, #8
 8005772:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e029      	b.n	80057d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800578c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005790:	d111      	bne.n	80057b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800579a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f8e5 	bl	800596c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2220      	movs	r2, #32
 80057a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e00f      	b.n	80057d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	69da      	ldr	r2, [r3, #28]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	4013      	ands	r3, r2
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	bf0c      	ite	eq
 80057c6:	2301      	moveq	r3, #1
 80057c8:	2300      	movne	r3, #0
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	461a      	mov	r2, r3
 80057ce:	79fb      	ldrb	r3, [r7, #7]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d0a0      	beq.n	8005716 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b097      	sub	sp, #92	@ 0x5c
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	4613      	mov	r3, r2
 80057ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	68ba      	ldr	r2, [r7, #8]
 80057f2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	88fa      	ldrh	r2, [r7, #6]
 8005800:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005812:	d10e      	bne.n	8005832 <UART_Start_Receive_IT+0x52>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d105      	bne.n	8005828 <UART_Start_Receive_IT+0x48>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005822:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005826:	e02d      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	22ff      	movs	r2, #255	@ 0xff
 800582c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005830:	e028      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10d      	bne.n	8005856 <UART_Start_Receive_IT+0x76>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d104      	bne.n	800584c <UART_Start_Receive_IT+0x6c>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	22ff      	movs	r2, #255	@ 0xff
 8005846:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800584a:	e01b      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	227f      	movs	r2, #127	@ 0x7f
 8005850:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005854:	e016      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800585e:	d10d      	bne.n	800587c <UART_Start_Receive_IT+0x9c>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d104      	bne.n	8005872 <UART_Start_Receive_IT+0x92>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	227f      	movs	r2, #127	@ 0x7f
 800586c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005870:	e008      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	223f      	movs	r2, #63	@ 0x3f
 8005876:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800587a:	e003      	b.n	8005884 <UART_Start_Receive_IT+0xa4>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2222      	movs	r2, #34	@ 0x22
 8005890:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3308      	adds	r3, #8
 800589a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a6:	f043 0301 	orr.w	r3, r3, #1
 80058aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3308      	adds	r3, #8
 80058b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058b4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80058b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058bc:	e841 2300 	strex	r3, r2, [r1]
 80058c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e5      	bne.n	8005894 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058d0:	d107      	bne.n	80058e2 <UART_Start_Receive_IT+0x102>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d103      	bne.n	80058e2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4a21      	ldr	r2, [pc, #132]	@ (8005964 <UART_Start_Receive_IT+0x184>)
 80058de:	669a      	str	r2, [r3, #104]	@ 0x68
 80058e0:	e002      	b.n	80058e8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	4a20      	ldr	r2, [pc, #128]	@ (8005968 <UART_Start_Receive_IT+0x188>)
 80058e6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d019      	beq.n	8005924 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f8:	e853 3f00 	ldrex	r3, [r3]
 80058fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005904:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	461a      	mov	r2, r3
 800590c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800590e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005910:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005912:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005914:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005916:	e841 2300 	strex	r3, r2, [r1]
 800591a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800591c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1e6      	bne.n	80058f0 <UART_Start_Receive_IT+0x110>
 8005922:	e018      	b.n	8005956 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	e853 3f00 	ldrex	r3, [r3]
 8005930:	613b      	str	r3, [r7, #16]
   return(result);
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f043 0320 	orr.w	r3, r3, #32
 8005938:	653b      	str	r3, [r7, #80]	@ 0x50
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005942:	623b      	str	r3, [r7, #32]
 8005944:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005946:	69f9      	ldr	r1, [r7, #28]
 8005948:	6a3a      	ldr	r2, [r7, #32]
 800594a:	e841 2300 	strex	r3, r2, [r1]
 800594e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1e6      	bne.n	8005924 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	375c      	adds	r7, #92	@ 0x5c
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	08005c5d 	.word	0x08005c5d
 8005968:	08005ab5 	.word	0x08005ab5

0800596c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800596c:	b480      	push	{r7}
 800596e:	b095      	sub	sp, #84	@ 0x54
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597c:	e853 3f00 	ldrex	r3, [r3]
 8005980:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005984:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005988:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	461a      	mov	r2, r3
 8005990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005992:	643b      	str	r3, [r7, #64]	@ 0x40
 8005994:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005996:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005998:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800599a:	e841 2300 	strex	r3, r2, [r1]
 800599e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1e6      	bne.n	8005974 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3308      	adds	r3, #8
 80059ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	6a3b      	ldr	r3, [r7, #32]
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f023 0301 	bic.w	r3, r3, #1
 80059bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3308      	adds	r3, #8
 80059c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e5      	bne.n	80059a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d118      	bne.n	8005a14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	e853 3f00 	ldrex	r3, [r3]
 80059ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f023 0310 	bic.w	r3, r3, #16
 80059f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	461a      	mov	r2, r3
 80059fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a00:	61bb      	str	r3, [r7, #24]
 8005a02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	6979      	ldr	r1, [r7, #20]
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e6      	bne.n	80059e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a28:	bf00      	nop
 8005a2a:	3754      	adds	r7, #84	@ 0x54
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a52:	68f8      	ldr	r0, [r7, #12]
 8005a54:	f7ff fa88 	bl	8004f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a58:	bf00      	nop
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	6979      	ldr	r1, [r7, #20]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	613b      	str	r3, [r7, #16]
   return(result);
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e6      	bne.n	8005a68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7ff fa54 	bl	8004f54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aac:	bf00      	nop
 8005aae:	3720      	adds	r7, #32
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b09c      	sub	sp, #112	@ 0x70
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ac2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005acc:	2b22      	cmp	r3, #34	@ 0x22
 8005ace:	f040 80b9 	bne.w	8005c44 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005adc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ae0:	b2d9      	uxtb	r1, r3
 8005ae2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aec:	400a      	ands	r2, r1
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f040 809c 	bne.w	8005c54 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b42:	e841 2300 	strex	r3, r2, [r1]
 8005b46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1e6      	bne.n	8005b1c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3308      	adds	r3, #8
 8005b54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b58:	e853 3f00 	ldrex	r3, [r3]
 8005b5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b60:	f023 0301 	bic.w	r3, r3, #1
 8005b64:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005b6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1e5      	bne.n	8005b4e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2220      	movs	r2, #32
 8005b86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d018      	beq.n	8005bd6 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bb8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bca:	e841 2300 	strex	r3, r2, [r1]
 8005bce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1e6      	bne.n	8005ba4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d12e      	bne.n	8005c3c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	e853 3f00 	ldrex	r3, [r3]
 8005bf0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f023 0310 	bic.w	r3, r3, #16
 8005bf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c02:	61fb      	str	r3, [r7, #28]
 8005c04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c06:	69b9      	ldr	r1, [r7, #24]
 8005c08:	69fa      	ldr	r2, [r7, #28]
 8005c0a:	e841 2300 	strex	r3, r2, [r1]
 8005c0e:	617b      	str	r3, [r7, #20]
   return(result);
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1e6      	bne.n	8005be4 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69db      	ldr	r3, [r3, #28]
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d103      	bne.n	8005c2c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2210      	movs	r2, #16
 8005c2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c32:	4619      	mov	r1, r3
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f7ff f9a1 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c3a:	e00b      	b.n	8005c54 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7fb fd11 	bl	8001664 <HAL_UART_RxCpltCallback>
}
 8005c42:	e007      	b.n	8005c54 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699a      	ldr	r2, [r3, #24]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0208 	orr.w	r2, r2, #8
 8005c52:	619a      	str	r2, [r3, #24]
}
 8005c54:	bf00      	nop
 8005c56:	3770      	adds	r7, #112	@ 0x70
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b09c      	sub	sp, #112	@ 0x70
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c6a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c74:	2b22      	cmp	r3, #34	@ 0x22
 8005c76:	f040 80b9 	bne.w	8005dec <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c88:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c8a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005c8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005c92:	4013      	ands	r3, r2
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c98:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c9e:	1c9a      	adds	r2, r3, #2
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	3b01      	subs	r3, #1
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f040 809c 	bne.w	8005dfc <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005cd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ce2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ce4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ce8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005cf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e6      	bne.n	8005cc4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	f023 0301 	bic.w	r3, r3, #1
 8005d0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	3308      	adds	r3, #8
 8005d14:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d16:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d1e:	e841 2300 	strex	r3, r2, [r1]
 8005d22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e5      	bne.n	8005cf6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d018      	beq.n	8005d7e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	e853 3f00 	ldrex	r3, [r3]
 8005d58:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	461a      	mov	r2, r3
 8005d68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d6c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e6      	bne.n	8005d4c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d12e      	bne.n	8005de4 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	f023 0310 	bic.w	r3, r3, #16
 8005da0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	461a      	mov	r2, r3
 8005da8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005daa:	61bb      	str	r3, [r7, #24]
 8005dac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dae:	6979      	ldr	r1, [r7, #20]
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	613b      	str	r3, [r7, #16]
   return(result);
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e6      	bne.n	8005d8c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	2b10      	cmp	r3, #16
 8005dca:	d103      	bne.n	8005dd4 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2210      	movs	r2, #16
 8005dd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff f8cd 	bl	8004f7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005de2:	e00b      	b.n	8005dfc <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7fb fc3d 	bl	8001664 <HAL_UART_RxCpltCallback>
}
 8005dea:	e007      	b.n	8005dfc <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0208 	orr.w	r2, r2, #8
 8005dfa:	619a      	str	r2, [r3, #24]
}
 8005dfc:	bf00      	nop
 8005dfe:	3770      	adds	r7, #112	@ 0x70
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <malloc>:
 8005e04:	4b02      	ldr	r3, [pc, #8]	@ (8005e10 <malloc+0xc>)
 8005e06:	4601      	mov	r1, r0
 8005e08:	6818      	ldr	r0, [r3, #0]
 8005e0a:	f000 b82d 	b.w	8005e68 <_malloc_r>
 8005e0e:	bf00      	nop
 8005e10:	20000020 	.word	0x20000020

08005e14 <free>:
 8005e14:	4b02      	ldr	r3, [pc, #8]	@ (8005e20 <free+0xc>)
 8005e16:	4601      	mov	r1, r0
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	f001 bc9f 	b.w	800775c <_free_r>
 8005e1e:	bf00      	nop
 8005e20:	20000020 	.word	0x20000020

08005e24 <sbrk_aligned>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	4e0f      	ldr	r6, [pc, #60]	@ (8005e64 <sbrk_aligned+0x40>)
 8005e28:	460c      	mov	r4, r1
 8005e2a:	6831      	ldr	r1, [r6, #0]
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	b911      	cbnz	r1, 8005e36 <sbrk_aligned+0x12>
 8005e30:	f000 fe5e 	bl	8006af0 <_sbrk_r>
 8005e34:	6030      	str	r0, [r6, #0]
 8005e36:	4621      	mov	r1, r4
 8005e38:	4628      	mov	r0, r5
 8005e3a:	f000 fe59 	bl	8006af0 <_sbrk_r>
 8005e3e:	1c43      	adds	r3, r0, #1
 8005e40:	d103      	bne.n	8005e4a <sbrk_aligned+0x26>
 8005e42:	f04f 34ff 	mov.w	r4, #4294967295
 8005e46:	4620      	mov	r0, r4
 8005e48:	bd70      	pop	{r4, r5, r6, pc}
 8005e4a:	1cc4      	adds	r4, r0, #3
 8005e4c:	f024 0403 	bic.w	r4, r4, #3
 8005e50:	42a0      	cmp	r0, r4
 8005e52:	d0f8      	beq.n	8005e46 <sbrk_aligned+0x22>
 8005e54:	1a21      	subs	r1, r4, r0
 8005e56:	4628      	mov	r0, r5
 8005e58:	f000 fe4a 	bl	8006af0 <_sbrk_r>
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	d1f2      	bne.n	8005e46 <sbrk_aligned+0x22>
 8005e60:	e7ef      	b.n	8005e42 <sbrk_aligned+0x1e>
 8005e62:	bf00      	nop
 8005e64:	20000578 	.word	0x20000578

08005e68 <_malloc_r>:
 8005e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e6c:	1ccd      	adds	r5, r1, #3
 8005e6e:	f025 0503 	bic.w	r5, r5, #3
 8005e72:	3508      	adds	r5, #8
 8005e74:	2d0c      	cmp	r5, #12
 8005e76:	bf38      	it	cc
 8005e78:	250c      	movcc	r5, #12
 8005e7a:	2d00      	cmp	r5, #0
 8005e7c:	4606      	mov	r6, r0
 8005e7e:	db01      	blt.n	8005e84 <_malloc_r+0x1c>
 8005e80:	42a9      	cmp	r1, r5
 8005e82:	d904      	bls.n	8005e8e <_malloc_r+0x26>
 8005e84:	230c      	movs	r3, #12
 8005e86:	6033      	str	r3, [r6, #0]
 8005e88:	2000      	movs	r0, #0
 8005e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f64 <_malloc_r+0xfc>
 8005e92:	f000 f869 	bl	8005f68 <__malloc_lock>
 8005e96:	f8d8 3000 	ldr.w	r3, [r8]
 8005e9a:	461c      	mov	r4, r3
 8005e9c:	bb44      	cbnz	r4, 8005ef0 <_malloc_r+0x88>
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f7ff ffbf 	bl	8005e24 <sbrk_aligned>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	d158      	bne.n	8005f5e <_malloc_r+0xf6>
 8005eac:	f8d8 4000 	ldr.w	r4, [r8]
 8005eb0:	4627      	mov	r7, r4
 8005eb2:	2f00      	cmp	r7, #0
 8005eb4:	d143      	bne.n	8005f3e <_malloc_r+0xd6>
 8005eb6:	2c00      	cmp	r4, #0
 8005eb8:	d04b      	beq.n	8005f52 <_malloc_r+0xea>
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	4639      	mov	r1, r7
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	eb04 0903 	add.w	r9, r4, r3
 8005ec4:	f000 fe14 	bl	8006af0 <_sbrk_r>
 8005ec8:	4581      	cmp	r9, r0
 8005eca:	d142      	bne.n	8005f52 <_malloc_r+0xea>
 8005ecc:	6821      	ldr	r1, [r4, #0]
 8005ece:	1a6d      	subs	r5, r5, r1
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	f7ff ffa6 	bl	8005e24 <sbrk_aligned>
 8005ed8:	3001      	adds	r0, #1
 8005eda:	d03a      	beq.n	8005f52 <_malloc_r+0xea>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	442b      	add	r3, r5
 8005ee0:	6023      	str	r3, [r4, #0]
 8005ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	bb62      	cbnz	r2, 8005f44 <_malloc_r+0xdc>
 8005eea:	f8c8 7000 	str.w	r7, [r8]
 8005eee:	e00f      	b.n	8005f10 <_malloc_r+0xa8>
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	1b52      	subs	r2, r2, r5
 8005ef4:	d420      	bmi.n	8005f38 <_malloc_r+0xd0>
 8005ef6:	2a0b      	cmp	r2, #11
 8005ef8:	d917      	bls.n	8005f2a <_malloc_r+0xc2>
 8005efa:	1961      	adds	r1, r4, r5
 8005efc:	42a3      	cmp	r3, r4
 8005efe:	6025      	str	r5, [r4, #0]
 8005f00:	bf18      	it	ne
 8005f02:	6059      	strne	r1, [r3, #4]
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	bf08      	it	eq
 8005f08:	f8c8 1000 	streq.w	r1, [r8]
 8005f0c:	5162      	str	r2, [r4, r5]
 8005f0e:	604b      	str	r3, [r1, #4]
 8005f10:	4630      	mov	r0, r6
 8005f12:	f000 f82f 	bl	8005f74 <__malloc_unlock>
 8005f16:	f104 000b 	add.w	r0, r4, #11
 8005f1a:	1d23      	adds	r3, r4, #4
 8005f1c:	f020 0007 	bic.w	r0, r0, #7
 8005f20:	1ac2      	subs	r2, r0, r3
 8005f22:	bf1c      	itt	ne
 8005f24:	1a1b      	subne	r3, r3, r0
 8005f26:	50a3      	strne	r3, [r4, r2]
 8005f28:	e7af      	b.n	8005e8a <_malloc_r+0x22>
 8005f2a:	6862      	ldr	r2, [r4, #4]
 8005f2c:	42a3      	cmp	r3, r4
 8005f2e:	bf0c      	ite	eq
 8005f30:	f8c8 2000 	streq.w	r2, [r8]
 8005f34:	605a      	strne	r2, [r3, #4]
 8005f36:	e7eb      	b.n	8005f10 <_malloc_r+0xa8>
 8005f38:	4623      	mov	r3, r4
 8005f3a:	6864      	ldr	r4, [r4, #4]
 8005f3c:	e7ae      	b.n	8005e9c <_malloc_r+0x34>
 8005f3e:	463c      	mov	r4, r7
 8005f40:	687f      	ldr	r7, [r7, #4]
 8005f42:	e7b6      	b.n	8005eb2 <_malloc_r+0x4a>
 8005f44:	461a      	mov	r2, r3
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	42a3      	cmp	r3, r4
 8005f4a:	d1fb      	bne.n	8005f44 <_malloc_r+0xdc>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	6053      	str	r3, [r2, #4]
 8005f50:	e7de      	b.n	8005f10 <_malloc_r+0xa8>
 8005f52:	230c      	movs	r3, #12
 8005f54:	6033      	str	r3, [r6, #0]
 8005f56:	4630      	mov	r0, r6
 8005f58:	f000 f80c 	bl	8005f74 <__malloc_unlock>
 8005f5c:	e794      	b.n	8005e88 <_malloc_r+0x20>
 8005f5e:	6005      	str	r5, [r0, #0]
 8005f60:	e7d6      	b.n	8005f10 <_malloc_r+0xa8>
 8005f62:	bf00      	nop
 8005f64:	2000057c 	.word	0x2000057c

08005f68 <__malloc_lock>:
 8005f68:	4801      	ldr	r0, [pc, #4]	@ (8005f70 <__malloc_lock+0x8>)
 8005f6a:	f000 be0e 	b.w	8006b8a <__retarget_lock_acquire_recursive>
 8005f6e:	bf00      	nop
 8005f70:	200006c0 	.word	0x200006c0

08005f74 <__malloc_unlock>:
 8005f74:	4801      	ldr	r0, [pc, #4]	@ (8005f7c <__malloc_unlock+0x8>)
 8005f76:	f000 be09 	b.w	8006b8c <__retarget_lock_release_recursive>
 8005f7a:	bf00      	nop
 8005f7c:	200006c0 	.word	0x200006c0

08005f80 <__cvt>:
 8005f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f82:	ed2d 8b02 	vpush	{d8}
 8005f86:	eeb0 8b40 	vmov.f64	d8, d0
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	4617      	mov	r7, r2
 8005f8e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005f90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f92:	ee18 2a90 	vmov	r2, s17
 8005f96:	f025 0520 	bic.w	r5, r5, #32
 8005f9a:	2a00      	cmp	r2, #0
 8005f9c:	bfb6      	itet	lt
 8005f9e:	222d      	movlt	r2, #45	@ 0x2d
 8005fa0:	2200      	movge	r2, #0
 8005fa2:	eeb1 8b40 	vneglt.f64	d8, d0
 8005fa6:	2d46      	cmp	r5, #70	@ 0x46
 8005fa8:	460c      	mov	r4, r1
 8005faa:	701a      	strb	r2, [r3, #0]
 8005fac:	d004      	beq.n	8005fb8 <__cvt+0x38>
 8005fae:	2d45      	cmp	r5, #69	@ 0x45
 8005fb0:	d100      	bne.n	8005fb4 <__cvt+0x34>
 8005fb2:	3401      	adds	r4, #1
 8005fb4:	2102      	movs	r1, #2
 8005fb6:	e000      	b.n	8005fba <__cvt+0x3a>
 8005fb8:	2103      	movs	r1, #3
 8005fba:	ab03      	add	r3, sp, #12
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	ab02      	add	r3, sp, #8
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	4622      	mov	r2, r4
 8005fc4:	4633      	mov	r3, r6
 8005fc6:	eeb0 0b48 	vmov.f64	d0, d8
 8005fca:	f000 fe69 	bl	8006ca0 <_dtoa_r>
 8005fce:	2d47      	cmp	r5, #71	@ 0x47
 8005fd0:	d114      	bne.n	8005ffc <__cvt+0x7c>
 8005fd2:	07fb      	lsls	r3, r7, #31
 8005fd4:	d50a      	bpl.n	8005fec <__cvt+0x6c>
 8005fd6:	1902      	adds	r2, r0, r4
 8005fd8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fe0:	bf08      	it	eq
 8005fe2:	9203      	streq	r2, [sp, #12]
 8005fe4:	2130      	movs	r1, #48	@ 0x30
 8005fe6:	9b03      	ldr	r3, [sp, #12]
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d319      	bcc.n	8006020 <__cvt+0xa0>
 8005fec:	9b03      	ldr	r3, [sp, #12]
 8005fee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ff0:	1a1b      	subs	r3, r3, r0
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	b005      	add	sp, #20
 8005ff6:	ecbd 8b02 	vpop	{d8}
 8005ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ffc:	2d46      	cmp	r5, #70	@ 0x46
 8005ffe:	eb00 0204 	add.w	r2, r0, r4
 8006002:	d1e9      	bne.n	8005fd8 <__cvt+0x58>
 8006004:	7803      	ldrb	r3, [r0, #0]
 8006006:	2b30      	cmp	r3, #48	@ 0x30
 8006008:	d107      	bne.n	800601a <__cvt+0x9a>
 800600a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800600e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006012:	bf1c      	itt	ne
 8006014:	f1c4 0401 	rsbne	r4, r4, #1
 8006018:	6034      	strne	r4, [r6, #0]
 800601a:	6833      	ldr	r3, [r6, #0]
 800601c:	441a      	add	r2, r3
 800601e:	e7db      	b.n	8005fd8 <__cvt+0x58>
 8006020:	1c5c      	adds	r4, r3, #1
 8006022:	9403      	str	r4, [sp, #12]
 8006024:	7019      	strb	r1, [r3, #0]
 8006026:	e7de      	b.n	8005fe6 <__cvt+0x66>

08006028 <__exponent>:
 8006028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800602a:	2900      	cmp	r1, #0
 800602c:	bfba      	itte	lt
 800602e:	4249      	neglt	r1, r1
 8006030:	232d      	movlt	r3, #45	@ 0x2d
 8006032:	232b      	movge	r3, #43	@ 0x2b
 8006034:	2909      	cmp	r1, #9
 8006036:	7002      	strb	r2, [r0, #0]
 8006038:	7043      	strb	r3, [r0, #1]
 800603a:	dd29      	ble.n	8006090 <__exponent+0x68>
 800603c:	f10d 0307 	add.w	r3, sp, #7
 8006040:	461d      	mov	r5, r3
 8006042:	270a      	movs	r7, #10
 8006044:	461a      	mov	r2, r3
 8006046:	fbb1 f6f7 	udiv	r6, r1, r7
 800604a:	fb07 1416 	mls	r4, r7, r6, r1
 800604e:	3430      	adds	r4, #48	@ 0x30
 8006050:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006054:	460c      	mov	r4, r1
 8006056:	2c63      	cmp	r4, #99	@ 0x63
 8006058:	f103 33ff 	add.w	r3, r3, #4294967295
 800605c:	4631      	mov	r1, r6
 800605e:	dcf1      	bgt.n	8006044 <__exponent+0x1c>
 8006060:	3130      	adds	r1, #48	@ 0x30
 8006062:	1e94      	subs	r4, r2, #2
 8006064:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006068:	1c41      	adds	r1, r0, #1
 800606a:	4623      	mov	r3, r4
 800606c:	42ab      	cmp	r3, r5
 800606e:	d30a      	bcc.n	8006086 <__exponent+0x5e>
 8006070:	f10d 0309 	add.w	r3, sp, #9
 8006074:	1a9b      	subs	r3, r3, r2
 8006076:	42ac      	cmp	r4, r5
 8006078:	bf88      	it	hi
 800607a:	2300      	movhi	r3, #0
 800607c:	3302      	adds	r3, #2
 800607e:	4403      	add	r3, r0
 8006080:	1a18      	subs	r0, r3, r0
 8006082:	b003      	add	sp, #12
 8006084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006086:	f813 6b01 	ldrb.w	r6, [r3], #1
 800608a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800608e:	e7ed      	b.n	800606c <__exponent+0x44>
 8006090:	2330      	movs	r3, #48	@ 0x30
 8006092:	3130      	adds	r1, #48	@ 0x30
 8006094:	7083      	strb	r3, [r0, #2]
 8006096:	70c1      	strb	r1, [r0, #3]
 8006098:	1d03      	adds	r3, r0, #4
 800609a:	e7f1      	b.n	8006080 <__exponent+0x58>
 800609c:	0000      	movs	r0, r0
	...

080060a0 <_printf_float>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	b08d      	sub	sp, #52	@ 0x34
 80060a6:	460c      	mov	r4, r1
 80060a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80060ac:	4616      	mov	r6, r2
 80060ae:	461f      	mov	r7, r3
 80060b0:	4605      	mov	r5, r0
 80060b2:	f000 fce5 	bl	8006a80 <_localeconv_r>
 80060b6:	f8d0 b000 	ldr.w	fp, [r0]
 80060ba:	4658      	mov	r0, fp
 80060bc:	f7fa f910 	bl	80002e0 <strlen>
 80060c0:	2300      	movs	r3, #0
 80060c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060c4:	f8d8 3000 	ldr.w	r3, [r8]
 80060c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80060cc:	6822      	ldr	r2, [r4, #0]
 80060ce:	9005      	str	r0, [sp, #20]
 80060d0:	3307      	adds	r3, #7
 80060d2:	f023 0307 	bic.w	r3, r3, #7
 80060d6:	f103 0108 	add.w	r1, r3, #8
 80060da:	f8c8 1000 	str.w	r1, [r8]
 80060de:	ed93 0b00 	vldr	d0, [r3]
 80060e2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8006340 <_printf_float+0x2a0>
 80060e6:	eeb0 7bc0 	vabs.f64	d7, d0
 80060ea:	eeb4 7b46 	vcmp.f64	d7, d6
 80060ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80060f6:	dd24      	ble.n	8006142 <_printf_float+0xa2>
 80060f8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80060fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006100:	d502      	bpl.n	8006108 <_printf_float+0x68>
 8006102:	232d      	movs	r3, #45	@ 0x2d
 8006104:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006108:	498f      	ldr	r1, [pc, #572]	@ (8006348 <_printf_float+0x2a8>)
 800610a:	4b90      	ldr	r3, [pc, #576]	@ (800634c <_printf_float+0x2ac>)
 800610c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006110:	bf8c      	ite	hi
 8006112:	4688      	movhi	r8, r1
 8006114:	4698      	movls	r8, r3
 8006116:	f022 0204 	bic.w	r2, r2, #4
 800611a:	2303      	movs	r3, #3
 800611c:	6123      	str	r3, [r4, #16]
 800611e:	6022      	str	r2, [r4, #0]
 8006120:	f04f 0a00 	mov.w	sl, #0
 8006124:	9700      	str	r7, [sp, #0]
 8006126:	4633      	mov	r3, r6
 8006128:	aa0b      	add	r2, sp, #44	@ 0x2c
 800612a:	4621      	mov	r1, r4
 800612c:	4628      	mov	r0, r5
 800612e:	f000 f9d1 	bl	80064d4 <_printf_common>
 8006132:	3001      	adds	r0, #1
 8006134:	f040 8089 	bne.w	800624a <_printf_float+0x1aa>
 8006138:	f04f 30ff 	mov.w	r0, #4294967295
 800613c:	b00d      	add	sp, #52	@ 0x34
 800613e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006142:	eeb4 0b40 	vcmp.f64	d0, d0
 8006146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800614a:	d709      	bvc.n	8006160 <_printf_float+0xc0>
 800614c:	ee10 3a90 	vmov	r3, s1
 8006150:	2b00      	cmp	r3, #0
 8006152:	bfbc      	itt	lt
 8006154:	232d      	movlt	r3, #45	@ 0x2d
 8006156:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800615a:	497d      	ldr	r1, [pc, #500]	@ (8006350 <_printf_float+0x2b0>)
 800615c:	4b7d      	ldr	r3, [pc, #500]	@ (8006354 <_printf_float+0x2b4>)
 800615e:	e7d5      	b.n	800610c <_printf_float+0x6c>
 8006160:	6863      	ldr	r3, [r4, #4]
 8006162:	1c59      	adds	r1, r3, #1
 8006164:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006168:	d139      	bne.n	80061de <_printf_float+0x13e>
 800616a:	2306      	movs	r3, #6
 800616c:	6063      	str	r3, [r4, #4]
 800616e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006172:	2300      	movs	r3, #0
 8006174:	6022      	str	r2, [r4, #0]
 8006176:	9303      	str	r3, [sp, #12]
 8006178:	ab0a      	add	r3, sp, #40	@ 0x28
 800617a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800617e:	ab09      	add	r3, sp, #36	@ 0x24
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	6861      	ldr	r1, [r4, #4]
 8006184:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006188:	4628      	mov	r0, r5
 800618a:	f7ff fef9 	bl	8005f80 <__cvt>
 800618e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006194:	4680      	mov	r8, r0
 8006196:	d129      	bne.n	80061ec <_printf_float+0x14c>
 8006198:	1cc8      	adds	r0, r1, #3
 800619a:	db02      	blt.n	80061a2 <_printf_float+0x102>
 800619c:	6863      	ldr	r3, [r4, #4]
 800619e:	4299      	cmp	r1, r3
 80061a0:	dd41      	ble.n	8006226 <_printf_float+0x186>
 80061a2:	f1a9 0902 	sub.w	r9, r9, #2
 80061a6:	fa5f f989 	uxtb.w	r9, r9
 80061aa:	3901      	subs	r1, #1
 80061ac:	464a      	mov	r2, r9
 80061ae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80061b4:	f7ff ff38 	bl	8006028 <__exponent>
 80061b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061ba:	1813      	adds	r3, r2, r0
 80061bc:	2a01      	cmp	r2, #1
 80061be:	4682      	mov	sl, r0
 80061c0:	6123      	str	r3, [r4, #16]
 80061c2:	dc02      	bgt.n	80061ca <_printf_float+0x12a>
 80061c4:	6822      	ldr	r2, [r4, #0]
 80061c6:	07d2      	lsls	r2, r2, #31
 80061c8:	d501      	bpl.n	80061ce <_printf_float+0x12e>
 80061ca:	3301      	adds	r3, #1
 80061cc:	6123      	str	r3, [r4, #16]
 80061ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d0a6      	beq.n	8006124 <_printf_float+0x84>
 80061d6:	232d      	movs	r3, #45	@ 0x2d
 80061d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061dc:	e7a2      	b.n	8006124 <_printf_float+0x84>
 80061de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80061e2:	d1c4      	bne.n	800616e <_printf_float+0xce>
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1c2      	bne.n	800616e <_printf_float+0xce>
 80061e8:	2301      	movs	r3, #1
 80061ea:	e7bf      	b.n	800616c <_printf_float+0xcc>
 80061ec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80061f0:	d9db      	bls.n	80061aa <_printf_float+0x10a>
 80061f2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80061f6:	d118      	bne.n	800622a <_printf_float+0x18a>
 80061f8:	2900      	cmp	r1, #0
 80061fa:	6863      	ldr	r3, [r4, #4]
 80061fc:	dd0b      	ble.n	8006216 <_printf_float+0x176>
 80061fe:	6121      	str	r1, [r4, #16]
 8006200:	b913      	cbnz	r3, 8006208 <_printf_float+0x168>
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	07d0      	lsls	r0, r2, #31
 8006206:	d502      	bpl.n	800620e <_printf_float+0x16e>
 8006208:	3301      	adds	r3, #1
 800620a:	440b      	add	r3, r1
 800620c:	6123      	str	r3, [r4, #16]
 800620e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006210:	f04f 0a00 	mov.w	sl, #0
 8006214:	e7db      	b.n	80061ce <_printf_float+0x12e>
 8006216:	b913      	cbnz	r3, 800621e <_printf_float+0x17e>
 8006218:	6822      	ldr	r2, [r4, #0]
 800621a:	07d2      	lsls	r2, r2, #31
 800621c:	d501      	bpl.n	8006222 <_printf_float+0x182>
 800621e:	3302      	adds	r3, #2
 8006220:	e7f4      	b.n	800620c <_printf_float+0x16c>
 8006222:	2301      	movs	r3, #1
 8006224:	e7f2      	b.n	800620c <_printf_float+0x16c>
 8006226:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800622a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800622c:	4299      	cmp	r1, r3
 800622e:	db05      	blt.n	800623c <_printf_float+0x19c>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	6121      	str	r1, [r4, #16]
 8006234:	07d8      	lsls	r0, r3, #31
 8006236:	d5ea      	bpl.n	800620e <_printf_float+0x16e>
 8006238:	1c4b      	adds	r3, r1, #1
 800623a:	e7e7      	b.n	800620c <_printf_float+0x16c>
 800623c:	2900      	cmp	r1, #0
 800623e:	bfd4      	ite	le
 8006240:	f1c1 0202 	rsble	r2, r1, #2
 8006244:	2201      	movgt	r2, #1
 8006246:	4413      	add	r3, r2
 8006248:	e7e0      	b.n	800620c <_printf_float+0x16c>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	055a      	lsls	r2, r3, #21
 800624e:	d407      	bmi.n	8006260 <_printf_float+0x1c0>
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	4642      	mov	r2, r8
 8006254:	4631      	mov	r1, r6
 8006256:	4628      	mov	r0, r5
 8006258:	47b8      	blx	r7
 800625a:	3001      	adds	r0, #1
 800625c:	d12a      	bne.n	80062b4 <_printf_float+0x214>
 800625e:	e76b      	b.n	8006138 <_printf_float+0x98>
 8006260:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006264:	f240 80e0 	bls.w	8006428 <_printf_float+0x388>
 8006268:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800626c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006274:	d133      	bne.n	80062de <_printf_float+0x23e>
 8006276:	4a38      	ldr	r2, [pc, #224]	@ (8006358 <_printf_float+0x2b8>)
 8006278:	2301      	movs	r3, #1
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f af59 	beq.w	8006138 <_printf_float+0x98>
 8006286:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800628a:	4543      	cmp	r3, r8
 800628c:	db02      	blt.n	8006294 <_printf_float+0x1f4>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	07d8      	lsls	r0, r3, #31
 8006292:	d50f      	bpl.n	80062b4 <_printf_float+0x214>
 8006294:	9b05      	ldr	r3, [sp, #20]
 8006296:	465a      	mov	r2, fp
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f af4a 	beq.w	8006138 <_printf_float+0x98>
 80062a4:	f04f 0900 	mov.w	r9, #0
 80062a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80062ac:	f104 0a1a 	add.w	sl, r4, #26
 80062b0:	45c8      	cmp	r8, r9
 80062b2:	dc09      	bgt.n	80062c8 <_printf_float+0x228>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	079b      	lsls	r3, r3, #30
 80062b8:	f100 8107 	bmi.w	80064ca <_printf_float+0x42a>
 80062bc:	68e0      	ldr	r0, [r4, #12]
 80062be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062c0:	4298      	cmp	r0, r3
 80062c2:	bfb8      	it	lt
 80062c4:	4618      	movlt	r0, r3
 80062c6:	e739      	b.n	800613c <_printf_float+0x9c>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4652      	mov	r2, sl
 80062cc:	4631      	mov	r1, r6
 80062ce:	4628      	mov	r0, r5
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f af30 	beq.w	8006138 <_printf_float+0x98>
 80062d8:	f109 0901 	add.w	r9, r9, #1
 80062dc:	e7e8      	b.n	80062b0 <_printf_float+0x210>
 80062de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	dc3b      	bgt.n	800635c <_printf_float+0x2bc>
 80062e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006358 <_printf_float+0x2b8>)
 80062e6:	2301      	movs	r3, #1
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f af22 	beq.w	8006138 <_printf_float+0x98>
 80062f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062f8:	ea59 0303 	orrs.w	r3, r9, r3
 80062fc:	d102      	bne.n	8006304 <_printf_float+0x264>
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	07d9      	lsls	r1, r3, #31
 8006302:	d5d7      	bpl.n	80062b4 <_printf_float+0x214>
 8006304:	9b05      	ldr	r3, [sp, #20]
 8006306:	465a      	mov	r2, fp
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f af12 	beq.w	8006138 <_printf_float+0x98>
 8006314:	f04f 0a00 	mov.w	sl, #0
 8006318:	f104 0b1a 	add.w	fp, r4, #26
 800631c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631e:	425b      	negs	r3, r3
 8006320:	4553      	cmp	r3, sl
 8006322:	dc01      	bgt.n	8006328 <_printf_float+0x288>
 8006324:	464b      	mov	r3, r9
 8006326:	e794      	b.n	8006252 <_printf_float+0x1b2>
 8006328:	2301      	movs	r3, #1
 800632a:	465a      	mov	r2, fp
 800632c:	4631      	mov	r1, r6
 800632e:	4628      	mov	r0, r5
 8006330:	47b8      	blx	r7
 8006332:	3001      	adds	r0, #1
 8006334:	f43f af00 	beq.w	8006138 <_printf_float+0x98>
 8006338:	f10a 0a01 	add.w	sl, sl, #1
 800633c:	e7ee      	b.n	800631c <_printf_float+0x27c>
 800633e:	bf00      	nop
 8006340:	ffffffff 	.word	0xffffffff
 8006344:	7fefffff 	.word	0x7fefffff
 8006348:	08008aa8 	.word	0x08008aa8
 800634c:	08008aa4 	.word	0x08008aa4
 8006350:	08008ab0 	.word	0x08008ab0
 8006354:	08008aac 	.word	0x08008aac
 8006358:	08008ab4 	.word	0x08008ab4
 800635c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800635e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006362:	4553      	cmp	r3, sl
 8006364:	bfa8      	it	ge
 8006366:	4653      	movge	r3, sl
 8006368:	2b00      	cmp	r3, #0
 800636a:	4699      	mov	r9, r3
 800636c:	dc37      	bgt.n	80063de <_printf_float+0x33e>
 800636e:	2300      	movs	r3, #0
 8006370:	9307      	str	r3, [sp, #28]
 8006372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006376:	f104 021a 	add.w	r2, r4, #26
 800637a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800637c:	9907      	ldr	r1, [sp, #28]
 800637e:	9306      	str	r3, [sp, #24]
 8006380:	eba3 0309 	sub.w	r3, r3, r9
 8006384:	428b      	cmp	r3, r1
 8006386:	dc31      	bgt.n	80063ec <_printf_float+0x34c>
 8006388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638a:	459a      	cmp	sl, r3
 800638c:	dc3b      	bgt.n	8006406 <_printf_float+0x366>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	07da      	lsls	r2, r3, #31
 8006392:	d438      	bmi.n	8006406 <_printf_float+0x366>
 8006394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006396:	ebaa 0903 	sub.w	r9, sl, r3
 800639a:	9b06      	ldr	r3, [sp, #24]
 800639c:	ebaa 0303 	sub.w	r3, sl, r3
 80063a0:	4599      	cmp	r9, r3
 80063a2:	bfa8      	it	ge
 80063a4:	4699      	movge	r9, r3
 80063a6:	f1b9 0f00 	cmp.w	r9, #0
 80063aa:	dc34      	bgt.n	8006416 <_printf_float+0x376>
 80063ac:	f04f 0800 	mov.w	r8, #0
 80063b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063b4:	f104 0b1a 	add.w	fp, r4, #26
 80063b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063ba:	ebaa 0303 	sub.w	r3, sl, r3
 80063be:	eba3 0309 	sub.w	r3, r3, r9
 80063c2:	4543      	cmp	r3, r8
 80063c4:	f77f af76 	ble.w	80062b4 <_printf_float+0x214>
 80063c8:	2301      	movs	r3, #1
 80063ca:	465a      	mov	r2, fp
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	47b8      	blx	r7
 80063d2:	3001      	adds	r0, #1
 80063d4:	f43f aeb0 	beq.w	8006138 <_printf_float+0x98>
 80063d8:	f108 0801 	add.w	r8, r8, #1
 80063dc:	e7ec      	b.n	80063b8 <_printf_float+0x318>
 80063de:	4642      	mov	r2, r8
 80063e0:	4631      	mov	r1, r6
 80063e2:	4628      	mov	r0, r5
 80063e4:	47b8      	blx	r7
 80063e6:	3001      	adds	r0, #1
 80063e8:	d1c1      	bne.n	800636e <_printf_float+0x2ce>
 80063ea:	e6a5      	b.n	8006138 <_printf_float+0x98>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4631      	mov	r1, r6
 80063f0:	4628      	mov	r0, r5
 80063f2:	9206      	str	r2, [sp, #24]
 80063f4:	47b8      	blx	r7
 80063f6:	3001      	adds	r0, #1
 80063f8:	f43f ae9e 	beq.w	8006138 <_printf_float+0x98>
 80063fc:	9b07      	ldr	r3, [sp, #28]
 80063fe:	9a06      	ldr	r2, [sp, #24]
 8006400:	3301      	adds	r3, #1
 8006402:	9307      	str	r3, [sp, #28]
 8006404:	e7b9      	b.n	800637a <_printf_float+0x2da>
 8006406:	9b05      	ldr	r3, [sp, #20]
 8006408:	465a      	mov	r2, fp
 800640a:	4631      	mov	r1, r6
 800640c:	4628      	mov	r0, r5
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	d1bf      	bne.n	8006394 <_printf_float+0x2f4>
 8006414:	e690      	b.n	8006138 <_printf_float+0x98>
 8006416:	9a06      	ldr	r2, [sp, #24]
 8006418:	464b      	mov	r3, r9
 800641a:	4442      	add	r2, r8
 800641c:	4631      	mov	r1, r6
 800641e:	4628      	mov	r0, r5
 8006420:	47b8      	blx	r7
 8006422:	3001      	adds	r0, #1
 8006424:	d1c2      	bne.n	80063ac <_printf_float+0x30c>
 8006426:	e687      	b.n	8006138 <_printf_float+0x98>
 8006428:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800642c:	f1b9 0f01 	cmp.w	r9, #1
 8006430:	dc01      	bgt.n	8006436 <_printf_float+0x396>
 8006432:	07db      	lsls	r3, r3, #31
 8006434:	d536      	bpl.n	80064a4 <_printf_float+0x404>
 8006436:	2301      	movs	r3, #1
 8006438:	4642      	mov	r2, r8
 800643a:	4631      	mov	r1, r6
 800643c:	4628      	mov	r0, r5
 800643e:	47b8      	blx	r7
 8006440:	3001      	adds	r0, #1
 8006442:	f43f ae79 	beq.w	8006138 <_printf_float+0x98>
 8006446:	9b05      	ldr	r3, [sp, #20]
 8006448:	465a      	mov	r2, fp
 800644a:	4631      	mov	r1, r6
 800644c:	4628      	mov	r0, r5
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	f43f ae71 	beq.w	8006138 <_printf_float+0x98>
 8006456:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800645a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800645e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006462:	f109 39ff 	add.w	r9, r9, #4294967295
 8006466:	d018      	beq.n	800649a <_printf_float+0x3fa>
 8006468:	464b      	mov	r3, r9
 800646a:	f108 0201 	add.w	r2, r8, #1
 800646e:	4631      	mov	r1, r6
 8006470:	4628      	mov	r0, r5
 8006472:	47b8      	blx	r7
 8006474:	3001      	adds	r0, #1
 8006476:	d10c      	bne.n	8006492 <_printf_float+0x3f2>
 8006478:	e65e      	b.n	8006138 <_printf_float+0x98>
 800647a:	2301      	movs	r3, #1
 800647c:	465a      	mov	r2, fp
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f ae57 	beq.w	8006138 <_printf_float+0x98>
 800648a:	f108 0801 	add.w	r8, r8, #1
 800648e:	45c8      	cmp	r8, r9
 8006490:	dbf3      	blt.n	800647a <_printf_float+0x3da>
 8006492:	4653      	mov	r3, sl
 8006494:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006498:	e6dc      	b.n	8006254 <_printf_float+0x1b4>
 800649a:	f04f 0800 	mov.w	r8, #0
 800649e:	f104 0b1a 	add.w	fp, r4, #26
 80064a2:	e7f4      	b.n	800648e <_printf_float+0x3ee>
 80064a4:	2301      	movs	r3, #1
 80064a6:	4642      	mov	r2, r8
 80064a8:	e7e1      	b.n	800646e <_printf_float+0x3ce>
 80064aa:	2301      	movs	r3, #1
 80064ac:	464a      	mov	r2, r9
 80064ae:	4631      	mov	r1, r6
 80064b0:	4628      	mov	r0, r5
 80064b2:	47b8      	blx	r7
 80064b4:	3001      	adds	r0, #1
 80064b6:	f43f ae3f 	beq.w	8006138 <_printf_float+0x98>
 80064ba:	f108 0801 	add.w	r8, r8, #1
 80064be:	68e3      	ldr	r3, [r4, #12]
 80064c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064c2:	1a5b      	subs	r3, r3, r1
 80064c4:	4543      	cmp	r3, r8
 80064c6:	dcf0      	bgt.n	80064aa <_printf_float+0x40a>
 80064c8:	e6f8      	b.n	80062bc <_printf_float+0x21c>
 80064ca:	f04f 0800 	mov.w	r8, #0
 80064ce:	f104 0919 	add.w	r9, r4, #25
 80064d2:	e7f4      	b.n	80064be <_printf_float+0x41e>

080064d4 <_printf_common>:
 80064d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d8:	4616      	mov	r6, r2
 80064da:	4698      	mov	r8, r3
 80064dc:	688a      	ldr	r2, [r1, #8]
 80064de:	690b      	ldr	r3, [r1, #16]
 80064e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064e4:	4293      	cmp	r3, r2
 80064e6:	bfb8      	it	lt
 80064e8:	4613      	movlt	r3, r2
 80064ea:	6033      	str	r3, [r6, #0]
 80064ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064f0:	4607      	mov	r7, r0
 80064f2:	460c      	mov	r4, r1
 80064f4:	b10a      	cbz	r2, 80064fa <_printf_common+0x26>
 80064f6:	3301      	adds	r3, #1
 80064f8:	6033      	str	r3, [r6, #0]
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	0699      	lsls	r1, r3, #26
 80064fe:	bf42      	ittt	mi
 8006500:	6833      	ldrmi	r3, [r6, #0]
 8006502:	3302      	addmi	r3, #2
 8006504:	6033      	strmi	r3, [r6, #0]
 8006506:	6825      	ldr	r5, [r4, #0]
 8006508:	f015 0506 	ands.w	r5, r5, #6
 800650c:	d106      	bne.n	800651c <_printf_common+0x48>
 800650e:	f104 0a19 	add.w	sl, r4, #25
 8006512:	68e3      	ldr	r3, [r4, #12]
 8006514:	6832      	ldr	r2, [r6, #0]
 8006516:	1a9b      	subs	r3, r3, r2
 8006518:	42ab      	cmp	r3, r5
 800651a:	dc26      	bgt.n	800656a <_printf_common+0x96>
 800651c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006520:	6822      	ldr	r2, [r4, #0]
 8006522:	3b00      	subs	r3, #0
 8006524:	bf18      	it	ne
 8006526:	2301      	movne	r3, #1
 8006528:	0692      	lsls	r2, r2, #26
 800652a:	d42b      	bmi.n	8006584 <_printf_common+0xb0>
 800652c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006530:	4641      	mov	r1, r8
 8006532:	4638      	mov	r0, r7
 8006534:	47c8      	blx	r9
 8006536:	3001      	adds	r0, #1
 8006538:	d01e      	beq.n	8006578 <_printf_common+0xa4>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	6922      	ldr	r2, [r4, #16]
 800653e:	f003 0306 	and.w	r3, r3, #6
 8006542:	2b04      	cmp	r3, #4
 8006544:	bf02      	ittt	eq
 8006546:	68e5      	ldreq	r5, [r4, #12]
 8006548:	6833      	ldreq	r3, [r6, #0]
 800654a:	1aed      	subeq	r5, r5, r3
 800654c:	68a3      	ldr	r3, [r4, #8]
 800654e:	bf0c      	ite	eq
 8006550:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006554:	2500      	movne	r5, #0
 8006556:	4293      	cmp	r3, r2
 8006558:	bfc4      	itt	gt
 800655a:	1a9b      	subgt	r3, r3, r2
 800655c:	18ed      	addgt	r5, r5, r3
 800655e:	2600      	movs	r6, #0
 8006560:	341a      	adds	r4, #26
 8006562:	42b5      	cmp	r5, r6
 8006564:	d11a      	bne.n	800659c <_printf_common+0xc8>
 8006566:	2000      	movs	r0, #0
 8006568:	e008      	b.n	800657c <_printf_common+0xa8>
 800656a:	2301      	movs	r3, #1
 800656c:	4652      	mov	r2, sl
 800656e:	4641      	mov	r1, r8
 8006570:	4638      	mov	r0, r7
 8006572:	47c8      	blx	r9
 8006574:	3001      	adds	r0, #1
 8006576:	d103      	bne.n	8006580 <_printf_common+0xac>
 8006578:	f04f 30ff 	mov.w	r0, #4294967295
 800657c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006580:	3501      	adds	r5, #1
 8006582:	e7c6      	b.n	8006512 <_printf_common+0x3e>
 8006584:	18e1      	adds	r1, r4, r3
 8006586:	1c5a      	adds	r2, r3, #1
 8006588:	2030      	movs	r0, #48	@ 0x30
 800658a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800658e:	4422      	add	r2, r4
 8006590:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006594:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006598:	3302      	adds	r3, #2
 800659a:	e7c7      	b.n	800652c <_printf_common+0x58>
 800659c:	2301      	movs	r3, #1
 800659e:	4622      	mov	r2, r4
 80065a0:	4641      	mov	r1, r8
 80065a2:	4638      	mov	r0, r7
 80065a4:	47c8      	blx	r9
 80065a6:	3001      	adds	r0, #1
 80065a8:	d0e6      	beq.n	8006578 <_printf_common+0xa4>
 80065aa:	3601      	adds	r6, #1
 80065ac:	e7d9      	b.n	8006562 <_printf_common+0x8e>
	...

080065b0 <_printf_i>:
 80065b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b4:	7e0f      	ldrb	r7, [r1, #24]
 80065b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065b8:	2f78      	cmp	r7, #120	@ 0x78
 80065ba:	4691      	mov	r9, r2
 80065bc:	4680      	mov	r8, r0
 80065be:	460c      	mov	r4, r1
 80065c0:	469a      	mov	sl, r3
 80065c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065c6:	d807      	bhi.n	80065d8 <_printf_i+0x28>
 80065c8:	2f62      	cmp	r7, #98	@ 0x62
 80065ca:	d80a      	bhi.n	80065e2 <_printf_i+0x32>
 80065cc:	2f00      	cmp	r7, #0
 80065ce:	f000 80d1 	beq.w	8006774 <_printf_i+0x1c4>
 80065d2:	2f58      	cmp	r7, #88	@ 0x58
 80065d4:	f000 80b8 	beq.w	8006748 <_printf_i+0x198>
 80065d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065e0:	e03a      	b.n	8006658 <_printf_i+0xa8>
 80065e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065e6:	2b15      	cmp	r3, #21
 80065e8:	d8f6      	bhi.n	80065d8 <_printf_i+0x28>
 80065ea:	a101      	add	r1, pc, #4	@ (adr r1, 80065f0 <_printf_i+0x40>)
 80065ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065f0:	08006649 	.word	0x08006649
 80065f4:	0800665d 	.word	0x0800665d
 80065f8:	080065d9 	.word	0x080065d9
 80065fc:	080065d9 	.word	0x080065d9
 8006600:	080065d9 	.word	0x080065d9
 8006604:	080065d9 	.word	0x080065d9
 8006608:	0800665d 	.word	0x0800665d
 800660c:	080065d9 	.word	0x080065d9
 8006610:	080065d9 	.word	0x080065d9
 8006614:	080065d9 	.word	0x080065d9
 8006618:	080065d9 	.word	0x080065d9
 800661c:	0800675b 	.word	0x0800675b
 8006620:	08006687 	.word	0x08006687
 8006624:	08006715 	.word	0x08006715
 8006628:	080065d9 	.word	0x080065d9
 800662c:	080065d9 	.word	0x080065d9
 8006630:	0800677d 	.word	0x0800677d
 8006634:	080065d9 	.word	0x080065d9
 8006638:	08006687 	.word	0x08006687
 800663c:	080065d9 	.word	0x080065d9
 8006640:	080065d9 	.word	0x080065d9
 8006644:	0800671d 	.word	0x0800671d
 8006648:	6833      	ldr	r3, [r6, #0]
 800664a:	1d1a      	adds	r2, r3, #4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6032      	str	r2, [r6, #0]
 8006650:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006654:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006658:	2301      	movs	r3, #1
 800665a:	e09c      	b.n	8006796 <_printf_i+0x1e6>
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	6820      	ldr	r0, [r4, #0]
 8006660:	1d19      	adds	r1, r3, #4
 8006662:	6031      	str	r1, [r6, #0]
 8006664:	0606      	lsls	r6, r0, #24
 8006666:	d501      	bpl.n	800666c <_printf_i+0xbc>
 8006668:	681d      	ldr	r5, [r3, #0]
 800666a:	e003      	b.n	8006674 <_printf_i+0xc4>
 800666c:	0645      	lsls	r5, r0, #25
 800666e:	d5fb      	bpl.n	8006668 <_printf_i+0xb8>
 8006670:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006674:	2d00      	cmp	r5, #0
 8006676:	da03      	bge.n	8006680 <_printf_i+0xd0>
 8006678:	232d      	movs	r3, #45	@ 0x2d
 800667a:	426d      	negs	r5, r5
 800667c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006680:	4858      	ldr	r0, [pc, #352]	@ (80067e4 <_printf_i+0x234>)
 8006682:	230a      	movs	r3, #10
 8006684:	e011      	b.n	80066aa <_printf_i+0xfa>
 8006686:	6821      	ldr	r1, [r4, #0]
 8006688:	6833      	ldr	r3, [r6, #0]
 800668a:	0608      	lsls	r0, r1, #24
 800668c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006690:	d402      	bmi.n	8006698 <_printf_i+0xe8>
 8006692:	0649      	lsls	r1, r1, #25
 8006694:	bf48      	it	mi
 8006696:	b2ad      	uxthmi	r5, r5
 8006698:	2f6f      	cmp	r7, #111	@ 0x6f
 800669a:	4852      	ldr	r0, [pc, #328]	@ (80067e4 <_printf_i+0x234>)
 800669c:	6033      	str	r3, [r6, #0]
 800669e:	bf14      	ite	ne
 80066a0:	230a      	movne	r3, #10
 80066a2:	2308      	moveq	r3, #8
 80066a4:	2100      	movs	r1, #0
 80066a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066aa:	6866      	ldr	r6, [r4, #4]
 80066ac:	60a6      	str	r6, [r4, #8]
 80066ae:	2e00      	cmp	r6, #0
 80066b0:	db05      	blt.n	80066be <_printf_i+0x10e>
 80066b2:	6821      	ldr	r1, [r4, #0]
 80066b4:	432e      	orrs	r6, r5
 80066b6:	f021 0104 	bic.w	r1, r1, #4
 80066ba:	6021      	str	r1, [r4, #0]
 80066bc:	d04b      	beq.n	8006756 <_printf_i+0x1a6>
 80066be:	4616      	mov	r6, r2
 80066c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80066c4:	fb03 5711 	mls	r7, r3, r1, r5
 80066c8:	5dc7      	ldrb	r7, [r0, r7]
 80066ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066ce:	462f      	mov	r7, r5
 80066d0:	42bb      	cmp	r3, r7
 80066d2:	460d      	mov	r5, r1
 80066d4:	d9f4      	bls.n	80066c0 <_printf_i+0x110>
 80066d6:	2b08      	cmp	r3, #8
 80066d8:	d10b      	bne.n	80066f2 <_printf_i+0x142>
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	07df      	lsls	r7, r3, #31
 80066de:	d508      	bpl.n	80066f2 <_printf_i+0x142>
 80066e0:	6923      	ldr	r3, [r4, #16]
 80066e2:	6861      	ldr	r1, [r4, #4]
 80066e4:	4299      	cmp	r1, r3
 80066e6:	bfde      	ittt	le
 80066e8:	2330      	movle	r3, #48	@ 0x30
 80066ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066f2:	1b92      	subs	r2, r2, r6
 80066f4:	6122      	str	r2, [r4, #16]
 80066f6:	f8cd a000 	str.w	sl, [sp]
 80066fa:	464b      	mov	r3, r9
 80066fc:	aa03      	add	r2, sp, #12
 80066fe:	4621      	mov	r1, r4
 8006700:	4640      	mov	r0, r8
 8006702:	f7ff fee7 	bl	80064d4 <_printf_common>
 8006706:	3001      	adds	r0, #1
 8006708:	d14a      	bne.n	80067a0 <_printf_i+0x1f0>
 800670a:	f04f 30ff 	mov.w	r0, #4294967295
 800670e:	b004      	add	sp, #16
 8006710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	f043 0320 	orr.w	r3, r3, #32
 800671a:	6023      	str	r3, [r4, #0]
 800671c:	4832      	ldr	r0, [pc, #200]	@ (80067e8 <_printf_i+0x238>)
 800671e:	2778      	movs	r7, #120	@ 0x78
 8006720:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	6831      	ldr	r1, [r6, #0]
 8006728:	061f      	lsls	r7, r3, #24
 800672a:	f851 5b04 	ldr.w	r5, [r1], #4
 800672e:	d402      	bmi.n	8006736 <_printf_i+0x186>
 8006730:	065f      	lsls	r7, r3, #25
 8006732:	bf48      	it	mi
 8006734:	b2ad      	uxthmi	r5, r5
 8006736:	6031      	str	r1, [r6, #0]
 8006738:	07d9      	lsls	r1, r3, #31
 800673a:	bf44      	itt	mi
 800673c:	f043 0320 	orrmi.w	r3, r3, #32
 8006740:	6023      	strmi	r3, [r4, #0]
 8006742:	b11d      	cbz	r5, 800674c <_printf_i+0x19c>
 8006744:	2310      	movs	r3, #16
 8006746:	e7ad      	b.n	80066a4 <_printf_i+0xf4>
 8006748:	4826      	ldr	r0, [pc, #152]	@ (80067e4 <_printf_i+0x234>)
 800674a:	e7e9      	b.n	8006720 <_printf_i+0x170>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	f023 0320 	bic.w	r3, r3, #32
 8006752:	6023      	str	r3, [r4, #0]
 8006754:	e7f6      	b.n	8006744 <_printf_i+0x194>
 8006756:	4616      	mov	r6, r2
 8006758:	e7bd      	b.n	80066d6 <_printf_i+0x126>
 800675a:	6833      	ldr	r3, [r6, #0]
 800675c:	6825      	ldr	r5, [r4, #0]
 800675e:	6961      	ldr	r1, [r4, #20]
 8006760:	1d18      	adds	r0, r3, #4
 8006762:	6030      	str	r0, [r6, #0]
 8006764:	062e      	lsls	r6, r5, #24
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	d501      	bpl.n	800676e <_printf_i+0x1be>
 800676a:	6019      	str	r1, [r3, #0]
 800676c:	e002      	b.n	8006774 <_printf_i+0x1c4>
 800676e:	0668      	lsls	r0, r5, #25
 8006770:	d5fb      	bpl.n	800676a <_printf_i+0x1ba>
 8006772:	8019      	strh	r1, [r3, #0]
 8006774:	2300      	movs	r3, #0
 8006776:	6123      	str	r3, [r4, #16]
 8006778:	4616      	mov	r6, r2
 800677a:	e7bc      	b.n	80066f6 <_printf_i+0x146>
 800677c:	6833      	ldr	r3, [r6, #0]
 800677e:	1d1a      	adds	r2, r3, #4
 8006780:	6032      	str	r2, [r6, #0]
 8006782:	681e      	ldr	r6, [r3, #0]
 8006784:	6862      	ldr	r2, [r4, #4]
 8006786:	2100      	movs	r1, #0
 8006788:	4630      	mov	r0, r6
 800678a:	f7f9 fd59 	bl	8000240 <memchr>
 800678e:	b108      	cbz	r0, 8006794 <_printf_i+0x1e4>
 8006790:	1b80      	subs	r0, r0, r6
 8006792:	6060      	str	r0, [r4, #4]
 8006794:	6863      	ldr	r3, [r4, #4]
 8006796:	6123      	str	r3, [r4, #16]
 8006798:	2300      	movs	r3, #0
 800679a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800679e:	e7aa      	b.n	80066f6 <_printf_i+0x146>
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	4632      	mov	r2, r6
 80067a4:	4649      	mov	r1, r9
 80067a6:	4640      	mov	r0, r8
 80067a8:	47d0      	blx	sl
 80067aa:	3001      	adds	r0, #1
 80067ac:	d0ad      	beq.n	800670a <_printf_i+0x15a>
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	079b      	lsls	r3, r3, #30
 80067b2:	d413      	bmi.n	80067dc <_printf_i+0x22c>
 80067b4:	68e0      	ldr	r0, [r4, #12]
 80067b6:	9b03      	ldr	r3, [sp, #12]
 80067b8:	4298      	cmp	r0, r3
 80067ba:	bfb8      	it	lt
 80067bc:	4618      	movlt	r0, r3
 80067be:	e7a6      	b.n	800670e <_printf_i+0x15e>
 80067c0:	2301      	movs	r3, #1
 80067c2:	4632      	mov	r2, r6
 80067c4:	4649      	mov	r1, r9
 80067c6:	4640      	mov	r0, r8
 80067c8:	47d0      	blx	sl
 80067ca:	3001      	adds	r0, #1
 80067cc:	d09d      	beq.n	800670a <_printf_i+0x15a>
 80067ce:	3501      	adds	r5, #1
 80067d0:	68e3      	ldr	r3, [r4, #12]
 80067d2:	9903      	ldr	r1, [sp, #12]
 80067d4:	1a5b      	subs	r3, r3, r1
 80067d6:	42ab      	cmp	r3, r5
 80067d8:	dcf2      	bgt.n	80067c0 <_printf_i+0x210>
 80067da:	e7eb      	b.n	80067b4 <_printf_i+0x204>
 80067dc:	2500      	movs	r5, #0
 80067de:	f104 0619 	add.w	r6, r4, #25
 80067e2:	e7f5      	b.n	80067d0 <_printf_i+0x220>
 80067e4:	08008ab6 	.word	0x08008ab6
 80067e8:	08008ac7 	.word	0x08008ac7

080067ec <std>:
 80067ec:	2300      	movs	r3, #0
 80067ee:	b510      	push	{r4, lr}
 80067f0:	4604      	mov	r4, r0
 80067f2:	e9c0 3300 	strd	r3, r3, [r0]
 80067f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067fa:	6083      	str	r3, [r0, #8]
 80067fc:	8181      	strh	r1, [r0, #12]
 80067fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006800:	81c2      	strh	r2, [r0, #14]
 8006802:	6183      	str	r3, [r0, #24]
 8006804:	4619      	mov	r1, r3
 8006806:	2208      	movs	r2, #8
 8006808:	305c      	adds	r0, #92	@ 0x5c
 800680a:	f000 f931 	bl	8006a70 <memset>
 800680e:	4b0d      	ldr	r3, [pc, #52]	@ (8006844 <std+0x58>)
 8006810:	6263      	str	r3, [r4, #36]	@ 0x24
 8006812:	4b0d      	ldr	r3, [pc, #52]	@ (8006848 <std+0x5c>)
 8006814:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006816:	4b0d      	ldr	r3, [pc, #52]	@ (800684c <std+0x60>)
 8006818:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800681a:	4b0d      	ldr	r3, [pc, #52]	@ (8006850 <std+0x64>)
 800681c:	6323      	str	r3, [r4, #48]	@ 0x30
 800681e:	4b0d      	ldr	r3, [pc, #52]	@ (8006854 <std+0x68>)
 8006820:	6224      	str	r4, [r4, #32]
 8006822:	429c      	cmp	r4, r3
 8006824:	d006      	beq.n	8006834 <std+0x48>
 8006826:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800682a:	4294      	cmp	r4, r2
 800682c:	d002      	beq.n	8006834 <std+0x48>
 800682e:	33d0      	adds	r3, #208	@ 0xd0
 8006830:	429c      	cmp	r4, r3
 8006832:	d105      	bne.n	8006840 <std+0x54>
 8006834:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800683c:	f000 b9a4 	b.w	8006b88 <__retarget_lock_init_recursive>
 8006840:	bd10      	pop	{r4, pc}
 8006842:	bf00      	nop
 8006844:	08006971 	.word	0x08006971
 8006848:	08006993 	.word	0x08006993
 800684c:	080069cb 	.word	0x080069cb
 8006850:	080069ef 	.word	0x080069ef
 8006854:	20000580 	.word	0x20000580

08006858 <stdio_exit_handler>:
 8006858:	4a02      	ldr	r2, [pc, #8]	@ (8006864 <stdio_exit_handler+0xc>)
 800685a:	4903      	ldr	r1, [pc, #12]	@ (8006868 <stdio_exit_handler+0x10>)
 800685c:	4803      	ldr	r0, [pc, #12]	@ (800686c <stdio_exit_handler+0x14>)
 800685e:	f000 b869 	b.w	8006934 <_fwalk_sglue>
 8006862:	bf00      	nop
 8006864:	20000014 	.word	0x20000014
 8006868:	0800829d 	.word	0x0800829d
 800686c:	20000024 	.word	0x20000024

08006870 <cleanup_stdio>:
 8006870:	6841      	ldr	r1, [r0, #4]
 8006872:	4b0c      	ldr	r3, [pc, #48]	@ (80068a4 <cleanup_stdio+0x34>)
 8006874:	4299      	cmp	r1, r3
 8006876:	b510      	push	{r4, lr}
 8006878:	4604      	mov	r4, r0
 800687a:	d001      	beq.n	8006880 <cleanup_stdio+0x10>
 800687c:	f001 fd0e 	bl	800829c <_fflush_r>
 8006880:	68a1      	ldr	r1, [r4, #8]
 8006882:	4b09      	ldr	r3, [pc, #36]	@ (80068a8 <cleanup_stdio+0x38>)
 8006884:	4299      	cmp	r1, r3
 8006886:	d002      	beq.n	800688e <cleanup_stdio+0x1e>
 8006888:	4620      	mov	r0, r4
 800688a:	f001 fd07 	bl	800829c <_fflush_r>
 800688e:	68e1      	ldr	r1, [r4, #12]
 8006890:	4b06      	ldr	r3, [pc, #24]	@ (80068ac <cleanup_stdio+0x3c>)
 8006892:	4299      	cmp	r1, r3
 8006894:	d004      	beq.n	80068a0 <cleanup_stdio+0x30>
 8006896:	4620      	mov	r0, r4
 8006898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800689c:	f001 bcfe 	b.w	800829c <_fflush_r>
 80068a0:	bd10      	pop	{r4, pc}
 80068a2:	bf00      	nop
 80068a4:	20000580 	.word	0x20000580
 80068a8:	200005e8 	.word	0x200005e8
 80068ac:	20000650 	.word	0x20000650

080068b0 <global_stdio_init.part.0>:
 80068b0:	b510      	push	{r4, lr}
 80068b2:	4b0b      	ldr	r3, [pc, #44]	@ (80068e0 <global_stdio_init.part.0+0x30>)
 80068b4:	4c0b      	ldr	r4, [pc, #44]	@ (80068e4 <global_stdio_init.part.0+0x34>)
 80068b6:	4a0c      	ldr	r2, [pc, #48]	@ (80068e8 <global_stdio_init.part.0+0x38>)
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	4620      	mov	r0, r4
 80068bc:	2200      	movs	r2, #0
 80068be:	2104      	movs	r1, #4
 80068c0:	f7ff ff94 	bl	80067ec <std>
 80068c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068c8:	2201      	movs	r2, #1
 80068ca:	2109      	movs	r1, #9
 80068cc:	f7ff ff8e 	bl	80067ec <std>
 80068d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068d4:	2202      	movs	r2, #2
 80068d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068da:	2112      	movs	r1, #18
 80068dc:	f7ff bf86 	b.w	80067ec <std>
 80068e0:	200006b8 	.word	0x200006b8
 80068e4:	20000580 	.word	0x20000580
 80068e8:	08006859 	.word	0x08006859

080068ec <__sfp_lock_acquire>:
 80068ec:	4801      	ldr	r0, [pc, #4]	@ (80068f4 <__sfp_lock_acquire+0x8>)
 80068ee:	f000 b94c 	b.w	8006b8a <__retarget_lock_acquire_recursive>
 80068f2:	bf00      	nop
 80068f4:	200006c1 	.word	0x200006c1

080068f8 <__sfp_lock_release>:
 80068f8:	4801      	ldr	r0, [pc, #4]	@ (8006900 <__sfp_lock_release+0x8>)
 80068fa:	f000 b947 	b.w	8006b8c <__retarget_lock_release_recursive>
 80068fe:	bf00      	nop
 8006900:	200006c1 	.word	0x200006c1

08006904 <__sinit>:
 8006904:	b510      	push	{r4, lr}
 8006906:	4604      	mov	r4, r0
 8006908:	f7ff fff0 	bl	80068ec <__sfp_lock_acquire>
 800690c:	6a23      	ldr	r3, [r4, #32]
 800690e:	b11b      	cbz	r3, 8006918 <__sinit+0x14>
 8006910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006914:	f7ff bff0 	b.w	80068f8 <__sfp_lock_release>
 8006918:	4b04      	ldr	r3, [pc, #16]	@ (800692c <__sinit+0x28>)
 800691a:	6223      	str	r3, [r4, #32]
 800691c:	4b04      	ldr	r3, [pc, #16]	@ (8006930 <__sinit+0x2c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1f5      	bne.n	8006910 <__sinit+0xc>
 8006924:	f7ff ffc4 	bl	80068b0 <global_stdio_init.part.0>
 8006928:	e7f2      	b.n	8006910 <__sinit+0xc>
 800692a:	bf00      	nop
 800692c:	08006871 	.word	0x08006871
 8006930:	200006b8 	.word	0x200006b8

08006934 <_fwalk_sglue>:
 8006934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006938:	4607      	mov	r7, r0
 800693a:	4688      	mov	r8, r1
 800693c:	4614      	mov	r4, r2
 800693e:	2600      	movs	r6, #0
 8006940:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006944:	f1b9 0901 	subs.w	r9, r9, #1
 8006948:	d505      	bpl.n	8006956 <_fwalk_sglue+0x22>
 800694a:	6824      	ldr	r4, [r4, #0]
 800694c:	2c00      	cmp	r4, #0
 800694e:	d1f7      	bne.n	8006940 <_fwalk_sglue+0xc>
 8006950:	4630      	mov	r0, r6
 8006952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006956:	89ab      	ldrh	r3, [r5, #12]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d907      	bls.n	800696c <_fwalk_sglue+0x38>
 800695c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006960:	3301      	adds	r3, #1
 8006962:	d003      	beq.n	800696c <_fwalk_sglue+0x38>
 8006964:	4629      	mov	r1, r5
 8006966:	4638      	mov	r0, r7
 8006968:	47c0      	blx	r8
 800696a:	4306      	orrs	r6, r0
 800696c:	3568      	adds	r5, #104	@ 0x68
 800696e:	e7e9      	b.n	8006944 <_fwalk_sglue+0x10>

08006970 <__sread>:
 8006970:	b510      	push	{r4, lr}
 8006972:	460c      	mov	r4, r1
 8006974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006978:	f000 f8a8 	bl	8006acc <_read_r>
 800697c:	2800      	cmp	r0, #0
 800697e:	bfab      	itete	ge
 8006980:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006982:	89a3      	ldrhlt	r3, [r4, #12]
 8006984:	181b      	addge	r3, r3, r0
 8006986:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800698a:	bfac      	ite	ge
 800698c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800698e:	81a3      	strhlt	r3, [r4, #12]
 8006990:	bd10      	pop	{r4, pc}

08006992 <__swrite>:
 8006992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006996:	461f      	mov	r7, r3
 8006998:	898b      	ldrh	r3, [r1, #12]
 800699a:	05db      	lsls	r3, r3, #23
 800699c:	4605      	mov	r5, r0
 800699e:	460c      	mov	r4, r1
 80069a0:	4616      	mov	r6, r2
 80069a2:	d505      	bpl.n	80069b0 <__swrite+0x1e>
 80069a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a8:	2302      	movs	r3, #2
 80069aa:	2200      	movs	r2, #0
 80069ac:	f000 f87c 	bl	8006aa8 <_lseek_r>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	4632      	mov	r2, r6
 80069be:	463b      	mov	r3, r7
 80069c0:	4628      	mov	r0, r5
 80069c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069c6:	f000 b8a3 	b.w	8006b10 <_write_r>

080069ca <__sseek>:
 80069ca:	b510      	push	{r4, lr}
 80069cc:	460c      	mov	r4, r1
 80069ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d2:	f000 f869 	bl	8006aa8 <_lseek_r>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	89a3      	ldrh	r3, [r4, #12]
 80069da:	bf15      	itete	ne
 80069dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069e6:	81a3      	strheq	r3, [r4, #12]
 80069e8:	bf18      	it	ne
 80069ea:	81a3      	strhne	r3, [r4, #12]
 80069ec:	bd10      	pop	{r4, pc}

080069ee <__sclose>:
 80069ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f2:	f000 b849 	b.w	8006a88 <_close_r>

080069f6 <_vsniprintf_r>:
 80069f6:	b530      	push	{r4, r5, lr}
 80069f8:	4614      	mov	r4, r2
 80069fa:	2c00      	cmp	r4, #0
 80069fc:	b09b      	sub	sp, #108	@ 0x6c
 80069fe:	4605      	mov	r5, r0
 8006a00:	461a      	mov	r2, r3
 8006a02:	da05      	bge.n	8006a10 <_vsniprintf_r+0x1a>
 8006a04:	238b      	movs	r3, #139	@ 0x8b
 8006a06:	6003      	str	r3, [r0, #0]
 8006a08:	f04f 30ff 	mov.w	r0, #4294967295
 8006a0c:	b01b      	add	sp, #108	@ 0x6c
 8006a0e:	bd30      	pop	{r4, r5, pc}
 8006a10:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006a14:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006a18:	f04f 0300 	mov.w	r3, #0
 8006a1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006a1e:	bf14      	ite	ne
 8006a20:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a24:	4623      	moveq	r3, r4
 8006a26:	9302      	str	r3, [sp, #8]
 8006a28:	9305      	str	r3, [sp, #20]
 8006a2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006a2e:	9100      	str	r1, [sp, #0]
 8006a30:	9104      	str	r1, [sp, #16]
 8006a32:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006a36:	4669      	mov	r1, sp
 8006a38:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006a3a:	f001 faaf 	bl	8007f9c <_svfiprintf_r>
 8006a3e:	1c43      	adds	r3, r0, #1
 8006a40:	bfbc      	itt	lt
 8006a42:	238b      	movlt	r3, #139	@ 0x8b
 8006a44:	602b      	strlt	r3, [r5, #0]
 8006a46:	2c00      	cmp	r4, #0
 8006a48:	d0e0      	beq.n	8006a0c <_vsniprintf_r+0x16>
 8006a4a:	9b00      	ldr	r3, [sp, #0]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	701a      	strb	r2, [r3, #0]
 8006a50:	e7dc      	b.n	8006a0c <_vsniprintf_r+0x16>
	...

08006a54 <vsniprintf>:
 8006a54:	b507      	push	{r0, r1, r2, lr}
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	4613      	mov	r3, r2
 8006a5a:	460a      	mov	r2, r1
 8006a5c:	4601      	mov	r1, r0
 8006a5e:	4803      	ldr	r0, [pc, #12]	@ (8006a6c <vsniprintf+0x18>)
 8006a60:	6800      	ldr	r0, [r0, #0]
 8006a62:	f7ff ffc8 	bl	80069f6 <_vsniprintf_r>
 8006a66:	b003      	add	sp, #12
 8006a68:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a6c:	20000020 	.word	0x20000020

08006a70 <memset>:
 8006a70:	4402      	add	r2, r0
 8006a72:	4603      	mov	r3, r0
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d100      	bne.n	8006a7a <memset+0xa>
 8006a78:	4770      	bx	lr
 8006a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a7e:	e7f9      	b.n	8006a74 <memset+0x4>

08006a80 <_localeconv_r>:
 8006a80:	4800      	ldr	r0, [pc, #0]	@ (8006a84 <_localeconv_r+0x4>)
 8006a82:	4770      	bx	lr
 8006a84:	20000160 	.word	0x20000160

08006a88 <_close_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4d06      	ldr	r5, [pc, #24]	@ (8006aa4 <_close_r+0x1c>)
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4608      	mov	r0, r1
 8006a92:	602b      	str	r3, [r5, #0]
 8006a94:	f7fb f94e 	bl	8001d34 <_close>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d102      	bne.n	8006aa2 <_close_r+0x1a>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	b103      	cbz	r3, 8006aa2 <_close_r+0x1a>
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	bd38      	pop	{r3, r4, r5, pc}
 8006aa4:	200006bc 	.word	0x200006bc

08006aa8 <_lseek_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4d07      	ldr	r5, [pc, #28]	@ (8006ac8 <_lseek_r+0x20>)
 8006aac:	4604      	mov	r4, r0
 8006aae:	4608      	mov	r0, r1
 8006ab0:	4611      	mov	r1, r2
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	602a      	str	r2, [r5, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f7fb f963 	bl	8001d82 <_lseek>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d102      	bne.n	8006ac6 <_lseek_r+0x1e>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b103      	cbz	r3, 8006ac6 <_lseek_r+0x1e>
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	200006bc 	.word	0x200006bc

08006acc <_read_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4d07      	ldr	r5, [pc, #28]	@ (8006aec <_read_r+0x20>)
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	602a      	str	r2, [r5, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	f7fb f8f1 	bl	8001cc2 <_read>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_read_r+0x1e>
 8006ae4:	682b      	ldr	r3, [r5, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_read_r+0x1e>
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	200006bc 	.word	0x200006bc

08006af0 <_sbrk_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4d06      	ldr	r5, [pc, #24]	@ (8006b0c <_sbrk_r+0x1c>)
 8006af4:	2300      	movs	r3, #0
 8006af6:	4604      	mov	r4, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	602b      	str	r3, [r5, #0]
 8006afc:	f7fb f94e 	bl	8001d9c <_sbrk>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_sbrk_r+0x1a>
 8006b04:	682b      	ldr	r3, [r5, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_sbrk_r+0x1a>
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	200006bc 	.word	0x200006bc

08006b10 <_write_r>:
 8006b10:	b538      	push	{r3, r4, r5, lr}
 8006b12:	4d07      	ldr	r5, [pc, #28]	@ (8006b30 <_write_r+0x20>)
 8006b14:	4604      	mov	r4, r0
 8006b16:	4608      	mov	r0, r1
 8006b18:	4611      	mov	r1, r2
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	602a      	str	r2, [r5, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	f7fb f8ec 	bl	8001cfc <_write>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_write_r+0x1e>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_write_r+0x1e>
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	200006bc 	.word	0x200006bc

08006b34 <__errno>:
 8006b34:	4b01      	ldr	r3, [pc, #4]	@ (8006b3c <__errno+0x8>)
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	20000020 	.word	0x20000020

08006b40 <__libc_init_array>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	4d0d      	ldr	r5, [pc, #52]	@ (8006b78 <__libc_init_array+0x38>)
 8006b44:	4c0d      	ldr	r4, [pc, #52]	@ (8006b7c <__libc_init_array+0x3c>)
 8006b46:	1b64      	subs	r4, r4, r5
 8006b48:	10a4      	asrs	r4, r4, #2
 8006b4a:	2600      	movs	r6, #0
 8006b4c:	42a6      	cmp	r6, r4
 8006b4e:	d109      	bne.n	8006b64 <__libc_init_array+0x24>
 8006b50:	4d0b      	ldr	r5, [pc, #44]	@ (8006b80 <__libc_init_array+0x40>)
 8006b52:	4c0c      	ldr	r4, [pc, #48]	@ (8006b84 <__libc_init_array+0x44>)
 8006b54:	f001 ff30 	bl	80089b8 <_init>
 8006b58:	1b64      	subs	r4, r4, r5
 8006b5a:	10a4      	asrs	r4, r4, #2
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	42a6      	cmp	r6, r4
 8006b60:	d105      	bne.n	8006b6e <__libc_init_array+0x2e>
 8006b62:	bd70      	pop	{r4, r5, r6, pc}
 8006b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b68:	4798      	blx	r3
 8006b6a:	3601      	adds	r6, #1
 8006b6c:	e7ee      	b.n	8006b4c <__libc_init_array+0xc>
 8006b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b72:	4798      	blx	r3
 8006b74:	3601      	adds	r6, #1
 8006b76:	e7f2      	b.n	8006b5e <__libc_init_array+0x1e>
 8006b78:	08008e24 	.word	0x08008e24
 8006b7c:	08008e24 	.word	0x08008e24
 8006b80:	08008e24 	.word	0x08008e24
 8006b84:	08008e28 	.word	0x08008e28

08006b88 <__retarget_lock_init_recursive>:
 8006b88:	4770      	bx	lr

08006b8a <__retarget_lock_acquire_recursive>:
 8006b8a:	4770      	bx	lr

08006b8c <__retarget_lock_release_recursive>:
 8006b8c:	4770      	bx	lr

08006b8e <quorem>:
 8006b8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b92:	6903      	ldr	r3, [r0, #16]
 8006b94:	690c      	ldr	r4, [r1, #16]
 8006b96:	42a3      	cmp	r3, r4
 8006b98:	4607      	mov	r7, r0
 8006b9a:	db7e      	blt.n	8006c9a <quorem+0x10c>
 8006b9c:	3c01      	subs	r4, #1
 8006b9e:	f101 0814 	add.w	r8, r1, #20
 8006ba2:	00a3      	lsls	r3, r4, #2
 8006ba4:	f100 0514 	add.w	r5, r0, #20
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bae:	9301      	str	r3, [sp, #4]
 8006bb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bc0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bc4:	d32e      	bcc.n	8006c24 <quorem+0x96>
 8006bc6:	f04f 0a00 	mov.w	sl, #0
 8006bca:	46c4      	mov	ip, r8
 8006bcc:	46ae      	mov	lr, r5
 8006bce:	46d3      	mov	fp, sl
 8006bd0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bd4:	b298      	uxth	r0, r3
 8006bd6:	fb06 a000 	mla	r0, r6, r0, sl
 8006bda:	0c02      	lsrs	r2, r0, #16
 8006bdc:	0c1b      	lsrs	r3, r3, #16
 8006bde:	fb06 2303 	mla	r3, r6, r3, r2
 8006be2:	f8de 2000 	ldr.w	r2, [lr]
 8006be6:	b280      	uxth	r0, r0
 8006be8:	b292      	uxth	r2, r2
 8006bea:	1a12      	subs	r2, r2, r0
 8006bec:	445a      	add	r2, fp
 8006bee:	f8de 0000 	ldr.w	r0, [lr]
 8006bf2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bfc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c00:	b292      	uxth	r2, r2
 8006c02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c06:	45e1      	cmp	r9, ip
 8006c08:	f84e 2b04 	str.w	r2, [lr], #4
 8006c0c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c10:	d2de      	bcs.n	8006bd0 <quorem+0x42>
 8006c12:	9b00      	ldr	r3, [sp, #0]
 8006c14:	58eb      	ldr	r3, [r5, r3]
 8006c16:	b92b      	cbnz	r3, 8006c24 <quorem+0x96>
 8006c18:	9b01      	ldr	r3, [sp, #4]
 8006c1a:	3b04      	subs	r3, #4
 8006c1c:	429d      	cmp	r5, r3
 8006c1e:	461a      	mov	r2, r3
 8006c20:	d32f      	bcc.n	8006c82 <quorem+0xf4>
 8006c22:	613c      	str	r4, [r7, #16]
 8006c24:	4638      	mov	r0, r7
 8006c26:	f001 f855 	bl	8007cd4 <__mcmp>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	db25      	blt.n	8006c7a <quorem+0xec>
 8006c2e:	4629      	mov	r1, r5
 8006c30:	2000      	movs	r0, #0
 8006c32:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c36:	f8d1 c000 	ldr.w	ip, [r1]
 8006c3a:	fa1f fe82 	uxth.w	lr, r2
 8006c3e:	fa1f f38c 	uxth.w	r3, ip
 8006c42:	eba3 030e 	sub.w	r3, r3, lr
 8006c46:	4403      	add	r3, r0
 8006c48:	0c12      	lsrs	r2, r2, #16
 8006c4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c58:	45c1      	cmp	r9, r8
 8006c5a:	f841 3b04 	str.w	r3, [r1], #4
 8006c5e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c62:	d2e6      	bcs.n	8006c32 <quorem+0xa4>
 8006c64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c6c:	b922      	cbnz	r2, 8006c78 <quorem+0xea>
 8006c6e:	3b04      	subs	r3, #4
 8006c70:	429d      	cmp	r5, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	d30b      	bcc.n	8006c8e <quorem+0x100>
 8006c76:	613c      	str	r4, [r7, #16]
 8006c78:	3601      	adds	r6, #1
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	b003      	add	sp, #12
 8006c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c82:	6812      	ldr	r2, [r2, #0]
 8006c84:	3b04      	subs	r3, #4
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	d1cb      	bne.n	8006c22 <quorem+0x94>
 8006c8a:	3c01      	subs	r4, #1
 8006c8c:	e7c6      	b.n	8006c1c <quorem+0x8e>
 8006c8e:	6812      	ldr	r2, [r2, #0]
 8006c90:	3b04      	subs	r3, #4
 8006c92:	2a00      	cmp	r2, #0
 8006c94:	d1ef      	bne.n	8006c76 <quorem+0xe8>
 8006c96:	3c01      	subs	r4, #1
 8006c98:	e7ea      	b.n	8006c70 <quorem+0xe2>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e7ee      	b.n	8006c7c <quorem+0xee>
	...

08006ca0 <_dtoa_r>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	ed2d 8b02 	vpush	{d8}
 8006ca8:	69c7      	ldr	r7, [r0, #28]
 8006caa:	b091      	sub	sp, #68	@ 0x44
 8006cac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006cb0:	ec55 4b10 	vmov	r4, r5, d0
 8006cb4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006cb6:	9107      	str	r1, [sp, #28]
 8006cb8:	4681      	mov	r9, r0
 8006cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cbc:	930d      	str	r3, [sp, #52]	@ 0x34
 8006cbe:	b97f      	cbnz	r7, 8006ce0 <_dtoa_r+0x40>
 8006cc0:	2010      	movs	r0, #16
 8006cc2:	f7ff f89f 	bl	8005e04 <malloc>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	f8c9 001c 	str.w	r0, [r9, #28]
 8006ccc:	b920      	cbnz	r0, 8006cd8 <_dtoa_r+0x38>
 8006cce:	4ba0      	ldr	r3, [pc, #640]	@ (8006f50 <_dtoa_r+0x2b0>)
 8006cd0:	21ef      	movs	r1, #239	@ 0xef
 8006cd2:	48a0      	ldr	r0, [pc, #640]	@ (8006f54 <_dtoa_r+0x2b4>)
 8006cd4:	f001 fb32 	bl	800833c <__assert_func>
 8006cd8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006cdc:	6007      	str	r7, [r0, #0]
 8006cde:	60c7      	str	r7, [r0, #12]
 8006ce0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ce4:	6819      	ldr	r1, [r3, #0]
 8006ce6:	b159      	cbz	r1, 8006d00 <_dtoa_r+0x60>
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	604a      	str	r2, [r1, #4]
 8006cec:	2301      	movs	r3, #1
 8006cee:	4093      	lsls	r3, r2
 8006cf0:	608b      	str	r3, [r1, #8]
 8006cf2:	4648      	mov	r0, r9
 8006cf4:	f000 fdbc 	bl	8007870 <_Bfree>
 8006cf8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	1e2b      	subs	r3, r5, #0
 8006d02:	bfbb      	ittet	lt
 8006d04:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d08:	9303      	strlt	r3, [sp, #12]
 8006d0a:	2300      	movge	r3, #0
 8006d0c:	2201      	movlt	r2, #1
 8006d0e:	bfac      	ite	ge
 8006d10:	6033      	strge	r3, [r6, #0]
 8006d12:	6032      	strlt	r2, [r6, #0]
 8006d14:	4b90      	ldr	r3, [pc, #576]	@ (8006f58 <_dtoa_r+0x2b8>)
 8006d16:	9e03      	ldr	r6, [sp, #12]
 8006d18:	43b3      	bics	r3, r6
 8006d1a:	d110      	bne.n	8006d3e <_dtoa_r+0x9e>
 8006d1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d1e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d22:	6013      	str	r3, [r2, #0]
 8006d24:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006d28:	4323      	orrs	r3, r4
 8006d2a:	f000 84e6 	beq.w	80076fa <_dtoa_r+0xa5a>
 8006d2e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d30:	4f8a      	ldr	r7, [pc, #552]	@ (8006f5c <_dtoa_r+0x2bc>)
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f000 84e8 	beq.w	8007708 <_dtoa_r+0xa68>
 8006d38:	1cfb      	adds	r3, r7, #3
 8006d3a:	f000 bce3 	b.w	8007704 <_dtoa_r+0xa64>
 8006d3e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006d42:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d4a:	d10a      	bne.n	8006d62 <_dtoa_r+0xc2>
 8006d4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d4e:	2301      	movs	r3, #1
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d54:	b113      	cbz	r3, 8006d5c <_dtoa_r+0xbc>
 8006d56:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006d58:	4b81      	ldr	r3, [pc, #516]	@ (8006f60 <_dtoa_r+0x2c0>)
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	4f81      	ldr	r7, [pc, #516]	@ (8006f64 <_dtoa_r+0x2c4>)
 8006d5e:	f000 bcd3 	b.w	8007708 <_dtoa_r+0xa68>
 8006d62:	aa0e      	add	r2, sp, #56	@ 0x38
 8006d64:	a90f      	add	r1, sp, #60	@ 0x3c
 8006d66:	4648      	mov	r0, r9
 8006d68:	eeb0 0b48 	vmov.f64	d0, d8
 8006d6c:	f001 f862 	bl	8007e34 <__d2b>
 8006d70:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006d74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d76:	9001      	str	r0, [sp, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d045      	beq.n	8006e08 <_dtoa_r+0x168>
 8006d7c:	eeb0 7b48 	vmov.f64	d7, d8
 8006d80:	ee18 1a90 	vmov	r1, s17
 8006d84:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006d88:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006d8c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006d90:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006d94:	2500      	movs	r5, #0
 8006d96:	ee07 1a90 	vmov	s15, r1
 8006d9a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006d9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f38 <_dtoa_r+0x298>
 8006da2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006da6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006f40 <_dtoa_r+0x2a0>
 8006daa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006dae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f48 <_dtoa_r+0x2a8>
 8006db2:	ee07 3a90 	vmov	s15, r3
 8006db6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006dba:	eeb0 7b46 	vmov.f64	d7, d6
 8006dbe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006dc2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006dc6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dce:	ee16 8a90 	vmov	r8, s13
 8006dd2:	d508      	bpl.n	8006de6 <_dtoa_r+0x146>
 8006dd4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006dd8:	eeb4 6b47 	vcmp.f64	d6, d7
 8006ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de0:	bf18      	it	ne
 8006de2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8006de6:	f1b8 0f16 	cmp.w	r8, #22
 8006dea:	d82b      	bhi.n	8006e44 <_dtoa_r+0x1a4>
 8006dec:	495e      	ldr	r1, [pc, #376]	@ (8006f68 <_dtoa_r+0x2c8>)
 8006dee:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006df2:	ed91 7b00 	vldr	d7, [r1]
 8006df6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfe:	d501      	bpl.n	8006e04 <_dtoa_r+0x164>
 8006e00:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e04:	2100      	movs	r1, #0
 8006e06:	e01e      	b.n	8006e46 <_dtoa_r+0x1a6>
 8006e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e0a:	4413      	add	r3, r2
 8006e0c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006e10:	2920      	cmp	r1, #32
 8006e12:	bfc1      	itttt	gt
 8006e14:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006e18:	408e      	lslgt	r6, r1
 8006e1a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006e1e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006e22:	bfd6      	itet	le
 8006e24:	f1c1 0120 	rsble	r1, r1, #32
 8006e28:	4331      	orrgt	r1, r6
 8006e2a:	fa04 f101 	lslle.w	r1, r4, r1
 8006e2e:	ee07 1a90 	vmov	s15, r1
 8006e32:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006e36:	3b01      	subs	r3, #1
 8006e38:	ee17 1a90 	vmov	r1, s15
 8006e3c:	2501      	movs	r5, #1
 8006e3e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006e42:	e7a8      	b.n	8006d96 <_dtoa_r+0xf6>
 8006e44:	2101      	movs	r1, #1
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	1e53      	subs	r3, r2, #1
 8006e4a:	9306      	str	r3, [sp, #24]
 8006e4c:	bf45      	ittet	mi
 8006e4e:	f1c2 0301 	rsbmi	r3, r2, #1
 8006e52:	9304      	strmi	r3, [sp, #16]
 8006e54:	2300      	movpl	r3, #0
 8006e56:	2300      	movmi	r3, #0
 8006e58:	bf4c      	ite	mi
 8006e5a:	9306      	strmi	r3, [sp, #24]
 8006e5c:	9304      	strpl	r3, [sp, #16]
 8006e5e:	f1b8 0f00 	cmp.w	r8, #0
 8006e62:	910c      	str	r1, [sp, #48]	@ 0x30
 8006e64:	db18      	blt.n	8006e98 <_dtoa_r+0x1f8>
 8006e66:	9b06      	ldr	r3, [sp, #24]
 8006e68:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006e6c:	4443      	add	r3, r8
 8006e6e:	9306      	str	r3, [sp, #24]
 8006e70:	2300      	movs	r3, #0
 8006e72:	9a07      	ldr	r2, [sp, #28]
 8006e74:	2a09      	cmp	r2, #9
 8006e76:	d845      	bhi.n	8006f04 <_dtoa_r+0x264>
 8006e78:	2a05      	cmp	r2, #5
 8006e7a:	bfc4      	itt	gt
 8006e7c:	3a04      	subgt	r2, #4
 8006e7e:	9207      	strgt	r2, [sp, #28]
 8006e80:	9a07      	ldr	r2, [sp, #28]
 8006e82:	f1a2 0202 	sub.w	r2, r2, #2
 8006e86:	bfcc      	ite	gt
 8006e88:	2400      	movgt	r4, #0
 8006e8a:	2401      	movle	r4, #1
 8006e8c:	2a03      	cmp	r2, #3
 8006e8e:	d844      	bhi.n	8006f1a <_dtoa_r+0x27a>
 8006e90:	e8df f002 	tbb	[pc, r2]
 8006e94:	0b173634 	.word	0x0b173634
 8006e98:	9b04      	ldr	r3, [sp, #16]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	eba3 0308 	sub.w	r3, r3, r8
 8006ea0:	9304      	str	r3, [sp, #16]
 8006ea2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ea4:	f1c8 0300 	rsb	r3, r8, #0
 8006ea8:	e7e3      	b.n	8006e72 <_dtoa_r+0x1d2>
 8006eaa:	2201      	movs	r2, #1
 8006eac:	9208      	str	r2, [sp, #32]
 8006eae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eb0:	eb08 0b02 	add.w	fp, r8, r2
 8006eb4:	f10b 0a01 	add.w	sl, fp, #1
 8006eb8:	4652      	mov	r2, sl
 8006eba:	2a01      	cmp	r2, #1
 8006ebc:	bfb8      	it	lt
 8006ebe:	2201      	movlt	r2, #1
 8006ec0:	e006      	b.n	8006ed0 <_dtoa_r+0x230>
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	9208      	str	r2, [sp, #32]
 8006ec6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ec8:	2a00      	cmp	r2, #0
 8006eca:	dd29      	ble.n	8006f20 <_dtoa_r+0x280>
 8006ecc:	4693      	mov	fp, r2
 8006ece:	4692      	mov	sl, r2
 8006ed0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	2004      	movs	r0, #4
 8006ed8:	f100 0614 	add.w	r6, r0, #20
 8006edc:	4296      	cmp	r6, r2
 8006ede:	d926      	bls.n	8006f2e <_dtoa_r+0x28e>
 8006ee0:	6079      	str	r1, [r7, #4]
 8006ee2:	4648      	mov	r0, r9
 8006ee4:	9305      	str	r3, [sp, #20]
 8006ee6:	f000 fc83 	bl	80077f0 <_Balloc>
 8006eea:	9b05      	ldr	r3, [sp, #20]
 8006eec:	4607      	mov	r7, r0
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d13e      	bne.n	8006f70 <_dtoa_r+0x2d0>
 8006ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8006f6c <_dtoa_r+0x2cc>)
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006efa:	e6ea      	b.n	8006cd2 <_dtoa_r+0x32>
 8006efc:	2200      	movs	r2, #0
 8006efe:	e7e1      	b.n	8006ec4 <_dtoa_r+0x224>
 8006f00:	2200      	movs	r2, #0
 8006f02:	e7d3      	b.n	8006eac <_dtoa_r+0x20c>
 8006f04:	2401      	movs	r4, #1
 8006f06:	2200      	movs	r2, #0
 8006f08:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006f0c:	f04f 3bff 	mov.w	fp, #4294967295
 8006f10:	2100      	movs	r1, #0
 8006f12:	46da      	mov	sl, fp
 8006f14:	2212      	movs	r2, #18
 8006f16:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f18:	e7da      	b.n	8006ed0 <_dtoa_r+0x230>
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	9208      	str	r2, [sp, #32]
 8006f1e:	e7f5      	b.n	8006f0c <_dtoa_r+0x26c>
 8006f20:	f04f 0b01 	mov.w	fp, #1
 8006f24:	46da      	mov	sl, fp
 8006f26:	465a      	mov	r2, fp
 8006f28:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006f2c:	e7d0      	b.n	8006ed0 <_dtoa_r+0x230>
 8006f2e:	3101      	adds	r1, #1
 8006f30:	0040      	lsls	r0, r0, #1
 8006f32:	e7d1      	b.n	8006ed8 <_dtoa_r+0x238>
 8006f34:	f3af 8000 	nop.w
 8006f38:	636f4361 	.word	0x636f4361
 8006f3c:	3fd287a7 	.word	0x3fd287a7
 8006f40:	8b60c8b3 	.word	0x8b60c8b3
 8006f44:	3fc68a28 	.word	0x3fc68a28
 8006f48:	509f79fb 	.word	0x509f79fb
 8006f4c:	3fd34413 	.word	0x3fd34413
 8006f50:	08008ae5 	.word	0x08008ae5
 8006f54:	08008afc 	.word	0x08008afc
 8006f58:	7ff00000 	.word	0x7ff00000
 8006f5c:	08008ae1 	.word	0x08008ae1
 8006f60:	08008ab5 	.word	0x08008ab5
 8006f64:	08008ab4 	.word	0x08008ab4
 8006f68:	08008c50 	.word	0x08008c50
 8006f6c:	08008b54 	.word	0x08008b54
 8006f70:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006f74:	f1ba 0f0e 	cmp.w	sl, #14
 8006f78:	6010      	str	r0, [r2, #0]
 8006f7a:	d86e      	bhi.n	800705a <_dtoa_r+0x3ba>
 8006f7c:	2c00      	cmp	r4, #0
 8006f7e:	d06c      	beq.n	800705a <_dtoa_r+0x3ba>
 8006f80:	f1b8 0f00 	cmp.w	r8, #0
 8006f84:	f340 80b4 	ble.w	80070f0 <_dtoa_r+0x450>
 8006f88:	4ac8      	ldr	r2, [pc, #800]	@ (80072ac <_dtoa_r+0x60c>)
 8006f8a:	f008 010f 	and.w	r1, r8, #15
 8006f8e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006f92:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006f96:	ed92 7b00 	vldr	d7, [r2]
 8006f9a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006f9e:	f000 809b 	beq.w	80070d8 <_dtoa_r+0x438>
 8006fa2:	4ac3      	ldr	r2, [pc, #780]	@ (80072b0 <_dtoa_r+0x610>)
 8006fa4:	ed92 6b08 	vldr	d6, [r2, #32]
 8006fa8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006fac:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006fb0:	f001 010f 	and.w	r1, r1, #15
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	48be      	ldr	r0, [pc, #760]	@ (80072b0 <_dtoa_r+0x610>)
 8006fb8:	2900      	cmp	r1, #0
 8006fba:	f040 808f 	bne.w	80070dc <_dtoa_r+0x43c>
 8006fbe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006fc2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006fc6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006fca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fd0:	2900      	cmp	r1, #0
 8006fd2:	f000 80b3 	beq.w	800713c <_dtoa_r+0x49c>
 8006fd6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8006fda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe2:	f140 80ab 	bpl.w	800713c <_dtoa_r+0x49c>
 8006fe6:	f1ba 0f00 	cmp.w	sl, #0
 8006fea:	f000 80a7 	beq.w	800713c <_dtoa_r+0x49c>
 8006fee:	f1bb 0f00 	cmp.w	fp, #0
 8006ff2:	dd30      	ble.n	8007056 <_dtoa_r+0x3b6>
 8006ff4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8006ff8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ffc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007000:	f108 31ff 	add.w	r1, r8, #4294967295
 8007004:	9105      	str	r1, [sp, #20]
 8007006:	3201      	adds	r2, #1
 8007008:	465c      	mov	r4, fp
 800700a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800700e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007012:	ee07 2a90 	vmov	s15, r2
 8007016:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800701a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800701e:	ee15 2a90 	vmov	r2, s11
 8007022:	ec51 0b15 	vmov	r0, r1, d5
 8007026:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800702a:	2c00      	cmp	r4, #0
 800702c:	f040 808a 	bne.w	8007144 <_dtoa_r+0x4a4>
 8007030:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007034:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007038:	ec41 0b17 	vmov	d7, r0, r1
 800703c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007044:	f300 826a 	bgt.w	800751c <_dtoa_r+0x87c>
 8007048:	eeb1 7b47 	vneg.f64	d7, d7
 800704c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007054:	d423      	bmi.n	800709e <_dtoa_r+0x3fe>
 8007056:	ed8d 8b02 	vstr	d8, [sp, #8]
 800705a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800705c:	2a00      	cmp	r2, #0
 800705e:	f2c0 8129 	blt.w	80072b4 <_dtoa_r+0x614>
 8007062:	f1b8 0f0e 	cmp.w	r8, #14
 8007066:	f300 8125 	bgt.w	80072b4 <_dtoa_r+0x614>
 800706a:	4b90      	ldr	r3, [pc, #576]	@ (80072ac <_dtoa_r+0x60c>)
 800706c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007070:	ed93 6b00 	vldr	d6, [r3]
 8007074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007076:	2b00      	cmp	r3, #0
 8007078:	f280 80c8 	bge.w	800720c <_dtoa_r+0x56c>
 800707c:	f1ba 0f00 	cmp.w	sl, #0
 8007080:	f300 80c4 	bgt.w	800720c <_dtoa_r+0x56c>
 8007084:	d10b      	bne.n	800709e <_dtoa_r+0x3fe>
 8007086:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800708a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800708e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007092:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800709a:	f2c0 823c 	blt.w	8007516 <_dtoa_r+0x876>
 800709e:	2400      	movs	r4, #0
 80070a0:	4625      	mov	r5, r4
 80070a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a4:	43db      	mvns	r3, r3
 80070a6:	9305      	str	r3, [sp, #20]
 80070a8:	463e      	mov	r6, r7
 80070aa:	f04f 0800 	mov.w	r8, #0
 80070ae:	4621      	mov	r1, r4
 80070b0:	4648      	mov	r0, r9
 80070b2:	f000 fbdd 	bl	8007870 <_Bfree>
 80070b6:	2d00      	cmp	r5, #0
 80070b8:	f000 80a2 	beq.w	8007200 <_dtoa_r+0x560>
 80070bc:	f1b8 0f00 	cmp.w	r8, #0
 80070c0:	d005      	beq.n	80070ce <_dtoa_r+0x42e>
 80070c2:	45a8      	cmp	r8, r5
 80070c4:	d003      	beq.n	80070ce <_dtoa_r+0x42e>
 80070c6:	4641      	mov	r1, r8
 80070c8:	4648      	mov	r0, r9
 80070ca:	f000 fbd1 	bl	8007870 <_Bfree>
 80070ce:	4629      	mov	r1, r5
 80070d0:	4648      	mov	r0, r9
 80070d2:	f000 fbcd 	bl	8007870 <_Bfree>
 80070d6:	e093      	b.n	8007200 <_dtoa_r+0x560>
 80070d8:	2202      	movs	r2, #2
 80070da:	e76c      	b.n	8006fb6 <_dtoa_r+0x316>
 80070dc:	07cc      	lsls	r4, r1, #31
 80070de:	d504      	bpl.n	80070ea <_dtoa_r+0x44a>
 80070e0:	ed90 6b00 	vldr	d6, [r0]
 80070e4:	3201      	adds	r2, #1
 80070e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80070ea:	1049      	asrs	r1, r1, #1
 80070ec:	3008      	adds	r0, #8
 80070ee:	e763      	b.n	8006fb8 <_dtoa_r+0x318>
 80070f0:	d022      	beq.n	8007138 <_dtoa_r+0x498>
 80070f2:	f1c8 0100 	rsb	r1, r8, #0
 80070f6:	4a6d      	ldr	r2, [pc, #436]	@ (80072ac <_dtoa_r+0x60c>)
 80070f8:	f001 000f 	and.w	r0, r1, #15
 80070fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007100:	ed92 7b00 	vldr	d7, [r2]
 8007104:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007108:	ed8d 7b02 	vstr	d7, [sp, #8]
 800710c:	4868      	ldr	r0, [pc, #416]	@ (80072b0 <_dtoa_r+0x610>)
 800710e:	1109      	asrs	r1, r1, #4
 8007110:	2400      	movs	r4, #0
 8007112:	2202      	movs	r2, #2
 8007114:	b929      	cbnz	r1, 8007122 <_dtoa_r+0x482>
 8007116:	2c00      	cmp	r4, #0
 8007118:	f43f af57 	beq.w	8006fca <_dtoa_r+0x32a>
 800711c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007120:	e753      	b.n	8006fca <_dtoa_r+0x32a>
 8007122:	07ce      	lsls	r6, r1, #31
 8007124:	d505      	bpl.n	8007132 <_dtoa_r+0x492>
 8007126:	ed90 6b00 	vldr	d6, [r0]
 800712a:	3201      	adds	r2, #1
 800712c:	2401      	movs	r4, #1
 800712e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007132:	1049      	asrs	r1, r1, #1
 8007134:	3008      	adds	r0, #8
 8007136:	e7ed      	b.n	8007114 <_dtoa_r+0x474>
 8007138:	2202      	movs	r2, #2
 800713a:	e746      	b.n	8006fca <_dtoa_r+0x32a>
 800713c:	f8cd 8014 	str.w	r8, [sp, #20]
 8007140:	4654      	mov	r4, sl
 8007142:	e762      	b.n	800700a <_dtoa_r+0x36a>
 8007144:	4a59      	ldr	r2, [pc, #356]	@ (80072ac <_dtoa_r+0x60c>)
 8007146:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800714a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800714e:	9a08      	ldr	r2, [sp, #32]
 8007150:	ec41 0b17 	vmov	d7, r0, r1
 8007154:	443c      	add	r4, r7
 8007156:	b34a      	cbz	r2, 80071ac <_dtoa_r+0x50c>
 8007158:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800715c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007160:	463e      	mov	r6, r7
 8007162:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007166:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800716a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800716e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007172:	ee14 2a90 	vmov	r2, s9
 8007176:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800717a:	3230      	adds	r2, #48	@ 0x30
 800717c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007180:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007188:	f806 2b01 	strb.w	r2, [r6], #1
 800718c:	d438      	bmi.n	8007200 <_dtoa_r+0x560>
 800718e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007192:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800719a:	d46e      	bmi.n	800727a <_dtoa_r+0x5da>
 800719c:	42a6      	cmp	r6, r4
 800719e:	f43f af5a 	beq.w	8007056 <_dtoa_r+0x3b6>
 80071a2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80071a6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80071aa:	e7e0      	b.n	800716e <_dtoa_r+0x4ce>
 80071ac:	4621      	mov	r1, r4
 80071ae:	463e      	mov	r6, r7
 80071b0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80071b4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80071b8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80071bc:	ee14 2a90 	vmov	r2, s9
 80071c0:	3230      	adds	r2, #48	@ 0x30
 80071c2:	f806 2b01 	strb.w	r2, [r6], #1
 80071c6:	42a6      	cmp	r6, r4
 80071c8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80071cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80071d0:	d119      	bne.n	8007206 <_dtoa_r+0x566>
 80071d2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80071d6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80071da:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80071de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071e2:	dc4a      	bgt.n	800727a <_dtoa_r+0x5da>
 80071e4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80071e8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80071ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071f0:	f57f af31 	bpl.w	8007056 <_dtoa_r+0x3b6>
 80071f4:	460e      	mov	r6, r1
 80071f6:	3901      	subs	r1, #1
 80071f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071fc:	2b30      	cmp	r3, #48	@ 0x30
 80071fe:	d0f9      	beq.n	80071f4 <_dtoa_r+0x554>
 8007200:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007204:	e027      	b.n	8007256 <_dtoa_r+0x5b6>
 8007206:	ee26 6b03 	vmul.f64	d6, d6, d3
 800720a:	e7d5      	b.n	80071b8 <_dtoa_r+0x518>
 800720c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007210:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8007214:	463e      	mov	r6, r7
 8007216:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800721a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800721e:	ee15 3a10 	vmov	r3, s10
 8007222:	3330      	adds	r3, #48	@ 0x30
 8007224:	f806 3b01 	strb.w	r3, [r6], #1
 8007228:	1bf3      	subs	r3, r6, r7
 800722a:	459a      	cmp	sl, r3
 800722c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007230:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007234:	d132      	bne.n	800729c <_dtoa_r+0x5fc>
 8007236:	ee37 7b07 	vadd.f64	d7, d7, d7
 800723a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800723e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007242:	dc18      	bgt.n	8007276 <_dtoa_r+0x5d6>
 8007244:	eeb4 7b46 	vcmp.f64	d7, d6
 8007248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800724c:	d103      	bne.n	8007256 <_dtoa_r+0x5b6>
 800724e:	ee15 3a10 	vmov	r3, s10
 8007252:	07db      	lsls	r3, r3, #31
 8007254:	d40f      	bmi.n	8007276 <_dtoa_r+0x5d6>
 8007256:	9901      	ldr	r1, [sp, #4]
 8007258:	4648      	mov	r0, r9
 800725a:	f000 fb09 	bl	8007870 <_Bfree>
 800725e:	2300      	movs	r3, #0
 8007260:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007262:	7033      	strb	r3, [r6, #0]
 8007264:	f108 0301 	add.w	r3, r8, #1
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 824b 	beq.w	8007708 <_dtoa_r+0xa68>
 8007272:	601e      	str	r6, [r3, #0]
 8007274:	e248      	b.n	8007708 <_dtoa_r+0xa68>
 8007276:	f8cd 8014 	str.w	r8, [sp, #20]
 800727a:	4633      	mov	r3, r6
 800727c:	461e      	mov	r6, r3
 800727e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007282:	2a39      	cmp	r2, #57	@ 0x39
 8007284:	d106      	bne.n	8007294 <_dtoa_r+0x5f4>
 8007286:	429f      	cmp	r7, r3
 8007288:	d1f8      	bne.n	800727c <_dtoa_r+0x5dc>
 800728a:	9a05      	ldr	r2, [sp, #20]
 800728c:	3201      	adds	r2, #1
 800728e:	9205      	str	r2, [sp, #20]
 8007290:	2230      	movs	r2, #48	@ 0x30
 8007292:	703a      	strb	r2, [r7, #0]
 8007294:	781a      	ldrb	r2, [r3, #0]
 8007296:	3201      	adds	r2, #1
 8007298:	701a      	strb	r2, [r3, #0]
 800729a:	e7b1      	b.n	8007200 <_dtoa_r+0x560>
 800729c:	ee27 7b04 	vmul.f64	d7, d7, d4
 80072a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a8:	d1b5      	bne.n	8007216 <_dtoa_r+0x576>
 80072aa:	e7d4      	b.n	8007256 <_dtoa_r+0x5b6>
 80072ac:	08008c50 	.word	0x08008c50
 80072b0:	08008c28 	.word	0x08008c28
 80072b4:	9908      	ldr	r1, [sp, #32]
 80072b6:	2900      	cmp	r1, #0
 80072b8:	f000 80e9 	beq.w	800748e <_dtoa_r+0x7ee>
 80072bc:	9907      	ldr	r1, [sp, #28]
 80072be:	2901      	cmp	r1, #1
 80072c0:	f300 80cb 	bgt.w	800745a <_dtoa_r+0x7ba>
 80072c4:	2d00      	cmp	r5, #0
 80072c6:	f000 80c4 	beq.w	8007452 <_dtoa_r+0x7b2>
 80072ca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80072ce:	9e04      	ldr	r6, [sp, #16]
 80072d0:	461c      	mov	r4, r3
 80072d2:	9305      	str	r3, [sp, #20]
 80072d4:	9b04      	ldr	r3, [sp, #16]
 80072d6:	4413      	add	r3, r2
 80072d8:	9304      	str	r3, [sp, #16]
 80072da:	9b06      	ldr	r3, [sp, #24]
 80072dc:	2101      	movs	r1, #1
 80072de:	4413      	add	r3, r2
 80072e0:	4648      	mov	r0, r9
 80072e2:	9306      	str	r3, [sp, #24]
 80072e4:	f000 fb78 	bl	80079d8 <__i2b>
 80072e8:	9b05      	ldr	r3, [sp, #20]
 80072ea:	4605      	mov	r5, r0
 80072ec:	b166      	cbz	r6, 8007308 <_dtoa_r+0x668>
 80072ee:	9a06      	ldr	r2, [sp, #24]
 80072f0:	2a00      	cmp	r2, #0
 80072f2:	dd09      	ble.n	8007308 <_dtoa_r+0x668>
 80072f4:	42b2      	cmp	r2, r6
 80072f6:	9904      	ldr	r1, [sp, #16]
 80072f8:	bfa8      	it	ge
 80072fa:	4632      	movge	r2, r6
 80072fc:	1a89      	subs	r1, r1, r2
 80072fe:	9104      	str	r1, [sp, #16]
 8007300:	9906      	ldr	r1, [sp, #24]
 8007302:	1ab6      	subs	r6, r6, r2
 8007304:	1a8a      	subs	r2, r1, r2
 8007306:	9206      	str	r2, [sp, #24]
 8007308:	b30b      	cbz	r3, 800734e <_dtoa_r+0x6ae>
 800730a:	9a08      	ldr	r2, [sp, #32]
 800730c:	2a00      	cmp	r2, #0
 800730e:	f000 80c5 	beq.w	800749c <_dtoa_r+0x7fc>
 8007312:	2c00      	cmp	r4, #0
 8007314:	f000 80bf 	beq.w	8007496 <_dtoa_r+0x7f6>
 8007318:	4629      	mov	r1, r5
 800731a:	4622      	mov	r2, r4
 800731c:	4648      	mov	r0, r9
 800731e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007320:	f000 fc12 	bl	8007b48 <__pow5mult>
 8007324:	9a01      	ldr	r2, [sp, #4]
 8007326:	4601      	mov	r1, r0
 8007328:	4605      	mov	r5, r0
 800732a:	4648      	mov	r0, r9
 800732c:	f000 fb6a 	bl	8007a04 <__multiply>
 8007330:	9901      	ldr	r1, [sp, #4]
 8007332:	9005      	str	r0, [sp, #20]
 8007334:	4648      	mov	r0, r9
 8007336:	f000 fa9b 	bl	8007870 <_Bfree>
 800733a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800733c:	1b1b      	subs	r3, r3, r4
 800733e:	f000 80b0 	beq.w	80074a2 <_dtoa_r+0x802>
 8007342:	9905      	ldr	r1, [sp, #20]
 8007344:	461a      	mov	r2, r3
 8007346:	4648      	mov	r0, r9
 8007348:	f000 fbfe 	bl	8007b48 <__pow5mult>
 800734c:	9001      	str	r0, [sp, #4]
 800734e:	2101      	movs	r1, #1
 8007350:	4648      	mov	r0, r9
 8007352:	f000 fb41 	bl	80079d8 <__i2b>
 8007356:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007358:	4604      	mov	r4, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 81da 	beq.w	8007714 <_dtoa_r+0xa74>
 8007360:	461a      	mov	r2, r3
 8007362:	4601      	mov	r1, r0
 8007364:	4648      	mov	r0, r9
 8007366:	f000 fbef 	bl	8007b48 <__pow5mult>
 800736a:	9b07      	ldr	r3, [sp, #28]
 800736c:	2b01      	cmp	r3, #1
 800736e:	4604      	mov	r4, r0
 8007370:	f300 80a0 	bgt.w	80074b4 <_dtoa_r+0x814>
 8007374:	9b02      	ldr	r3, [sp, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	f040 8096 	bne.w	80074a8 <_dtoa_r+0x808>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007382:	2a00      	cmp	r2, #0
 8007384:	f040 8092 	bne.w	80074ac <_dtoa_r+0x80c>
 8007388:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800738c:	0d12      	lsrs	r2, r2, #20
 800738e:	0512      	lsls	r2, r2, #20
 8007390:	2a00      	cmp	r2, #0
 8007392:	f000 808d 	beq.w	80074b0 <_dtoa_r+0x810>
 8007396:	9b04      	ldr	r3, [sp, #16]
 8007398:	3301      	adds	r3, #1
 800739a:	9304      	str	r3, [sp, #16]
 800739c:	9b06      	ldr	r3, [sp, #24]
 800739e:	3301      	adds	r3, #1
 80073a0:	9306      	str	r3, [sp, #24]
 80073a2:	2301      	movs	r3, #1
 80073a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 81b9 	beq.w	8007720 <_dtoa_r+0xa80>
 80073ae:	6922      	ldr	r2, [r4, #16]
 80073b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80073b4:	6910      	ldr	r0, [r2, #16]
 80073b6:	f000 fac3 	bl	8007940 <__hi0bits>
 80073ba:	f1c0 0020 	rsb	r0, r0, #32
 80073be:	9b06      	ldr	r3, [sp, #24]
 80073c0:	4418      	add	r0, r3
 80073c2:	f010 001f 	ands.w	r0, r0, #31
 80073c6:	f000 8081 	beq.w	80074cc <_dtoa_r+0x82c>
 80073ca:	f1c0 0220 	rsb	r2, r0, #32
 80073ce:	2a04      	cmp	r2, #4
 80073d0:	dd73      	ble.n	80074ba <_dtoa_r+0x81a>
 80073d2:	9b04      	ldr	r3, [sp, #16]
 80073d4:	f1c0 001c 	rsb	r0, r0, #28
 80073d8:	4403      	add	r3, r0
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	9b06      	ldr	r3, [sp, #24]
 80073de:	4406      	add	r6, r0
 80073e0:	4403      	add	r3, r0
 80073e2:	9306      	str	r3, [sp, #24]
 80073e4:	9b04      	ldr	r3, [sp, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	dd05      	ble.n	80073f6 <_dtoa_r+0x756>
 80073ea:	9901      	ldr	r1, [sp, #4]
 80073ec:	461a      	mov	r2, r3
 80073ee:	4648      	mov	r0, r9
 80073f0:	f000 fc04 	bl	8007bfc <__lshift>
 80073f4:	9001      	str	r0, [sp, #4]
 80073f6:	9b06      	ldr	r3, [sp, #24]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	dd05      	ble.n	8007408 <_dtoa_r+0x768>
 80073fc:	4621      	mov	r1, r4
 80073fe:	461a      	mov	r2, r3
 8007400:	4648      	mov	r0, r9
 8007402:	f000 fbfb 	bl	8007bfc <__lshift>
 8007406:	4604      	mov	r4, r0
 8007408:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800740a:	2b00      	cmp	r3, #0
 800740c:	d060      	beq.n	80074d0 <_dtoa_r+0x830>
 800740e:	9801      	ldr	r0, [sp, #4]
 8007410:	4621      	mov	r1, r4
 8007412:	f000 fc5f 	bl	8007cd4 <__mcmp>
 8007416:	2800      	cmp	r0, #0
 8007418:	da5a      	bge.n	80074d0 <_dtoa_r+0x830>
 800741a:	f108 33ff 	add.w	r3, r8, #4294967295
 800741e:	9305      	str	r3, [sp, #20]
 8007420:	9901      	ldr	r1, [sp, #4]
 8007422:	2300      	movs	r3, #0
 8007424:	220a      	movs	r2, #10
 8007426:	4648      	mov	r0, r9
 8007428:	f000 fa44 	bl	80078b4 <__multadd>
 800742c:	9b08      	ldr	r3, [sp, #32]
 800742e:	9001      	str	r0, [sp, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	f000 8177 	beq.w	8007724 <_dtoa_r+0xa84>
 8007436:	4629      	mov	r1, r5
 8007438:	2300      	movs	r3, #0
 800743a:	220a      	movs	r2, #10
 800743c:	4648      	mov	r0, r9
 800743e:	f000 fa39 	bl	80078b4 <__multadd>
 8007442:	f1bb 0f00 	cmp.w	fp, #0
 8007446:	4605      	mov	r5, r0
 8007448:	dc6e      	bgt.n	8007528 <_dtoa_r+0x888>
 800744a:	9b07      	ldr	r3, [sp, #28]
 800744c:	2b02      	cmp	r3, #2
 800744e:	dc48      	bgt.n	80074e2 <_dtoa_r+0x842>
 8007450:	e06a      	b.n	8007528 <_dtoa_r+0x888>
 8007452:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007454:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007458:	e739      	b.n	80072ce <_dtoa_r+0x62e>
 800745a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800745e:	42a3      	cmp	r3, r4
 8007460:	db07      	blt.n	8007472 <_dtoa_r+0x7d2>
 8007462:	f1ba 0f00 	cmp.w	sl, #0
 8007466:	eba3 0404 	sub.w	r4, r3, r4
 800746a:	db0b      	blt.n	8007484 <_dtoa_r+0x7e4>
 800746c:	9e04      	ldr	r6, [sp, #16]
 800746e:	4652      	mov	r2, sl
 8007470:	e72f      	b.n	80072d2 <_dtoa_r+0x632>
 8007472:	1ae2      	subs	r2, r4, r3
 8007474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007476:	9e04      	ldr	r6, [sp, #16]
 8007478:	4413      	add	r3, r2
 800747a:	930a      	str	r3, [sp, #40]	@ 0x28
 800747c:	4652      	mov	r2, sl
 800747e:	4623      	mov	r3, r4
 8007480:	2400      	movs	r4, #0
 8007482:	e726      	b.n	80072d2 <_dtoa_r+0x632>
 8007484:	9a04      	ldr	r2, [sp, #16]
 8007486:	eba2 060a 	sub.w	r6, r2, sl
 800748a:	2200      	movs	r2, #0
 800748c:	e721      	b.n	80072d2 <_dtoa_r+0x632>
 800748e:	9e04      	ldr	r6, [sp, #16]
 8007490:	9d08      	ldr	r5, [sp, #32]
 8007492:	461c      	mov	r4, r3
 8007494:	e72a      	b.n	80072ec <_dtoa_r+0x64c>
 8007496:	9a01      	ldr	r2, [sp, #4]
 8007498:	9205      	str	r2, [sp, #20]
 800749a:	e752      	b.n	8007342 <_dtoa_r+0x6a2>
 800749c:	9901      	ldr	r1, [sp, #4]
 800749e:	461a      	mov	r2, r3
 80074a0:	e751      	b.n	8007346 <_dtoa_r+0x6a6>
 80074a2:	9b05      	ldr	r3, [sp, #20]
 80074a4:	9301      	str	r3, [sp, #4]
 80074a6:	e752      	b.n	800734e <_dtoa_r+0x6ae>
 80074a8:	2300      	movs	r3, #0
 80074aa:	e77b      	b.n	80073a4 <_dtoa_r+0x704>
 80074ac:	9b02      	ldr	r3, [sp, #8]
 80074ae:	e779      	b.n	80073a4 <_dtoa_r+0x704>
 80074b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80074b2:	e778      	b.n	80073a6 <_dtoa_r+0x706>
 80074b4:	2300      	movs	r3, #0
 80074b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074b8:	e779      	b.n	80073ae <_dtoa_r+0x70e>
 80074ba:	d093      	beq.n	80073e4 <_dtoa_r+0x744>
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	321c      	adds	r2, #28
 80074c0:	4413      	add	r3, r2
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	9b06      	ldr	r3, [sp, #24]
 80074c6:	4416      	add	r6, r2
 80074c8:	4413      	add	r3, r2
 80074ca:	e78a      	b.n	80073e2 <_dtoa_r+0x742>
 80074cc:	4602      	mov	r2, r0
 80074ce:	e7f5      	b.n	80074bc <_dtoa_r+0x81c>
 80074d0:	f1ba 0f00 	cmp.w	sl, #0
 80074d4:	f8cd 8014 	str.w	r8, [sp, #20]
 80074d8:	46d3      	mov	fp, sl
 80074da:	dc21      	bgt.n	8007520 <_dtoa_r+0x880>
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	dd1e      	ble.n	8007520 <_dtoa_r+0x880>
 80074e2:	f1bb 0f00 	cmp.w	fp, #0
 80074e6:	f47f addc 	bne.w	80070a2 <_dtoa_r+0x402>
 80074ea:	4621      	mov	r1, r4
 80074ec:	465b      	mov	r3, fp
 80074ee:	2205      	movs	r2, #5
 80074f0:	4648      	mov	r0, r9
 80074f2:	f000 f9df 	bl	80078b4 <__multadd>
 80074f6:	4601      	mov	r1, r0
 80074f8:	4604      	mov	r4, r0
 80074fa:	9801      	ldr	r0, [sp, #4]
 80074fc:	f000 fbea 	bl	8007cd4 <__mcmp>
 8007500:	2800      	cmp	r0, #0
 8007502:	f77f adce 	ble.w	80070a2 <_dtoa_r+0x402>
 8007506:	463e      	mov	r6, r7
 8007508:	2331      	movs	r3, #49	@ 0x31
 800750a:	f806 3b01 	strb.w	r3, [r6], #1
 800750e:	9b05      	ldr	r3, [sp, #20]
 8007510:	3301      	adds	r3, #1
 8007512:	9305      	str	r3, [sp, #20]
 8007514:	e5c9      	b.n	80070aa <_dtoa_r+0x40a>
 8007516:	f8cd 8014 	str.w	r8, [sp, #20]
 800751a:	4654      	mov	r4, sl
 800751c:	4625      	mov	r5, r4
 800751e:	e7f2      	b.n	8007506 <_dtoa_r+0x866>
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 8102 	beq.w	800772c <_dtoa_r+0xa8c>
 8007528:	2e00      	cmp	r6, #0
 800752a:	dd05      	ble.n	8007538 <_dtoa_r+0x898>
 800752c:	4629      	mov	r1, r5
 800752e:	4632      	mov	r2, r6
 8007530:	4648      	mov	r0, r9
 8007532:	f000 fb63 	bl	8007bfc <__lshift>
 8007536:	4605      	mov	r5, r0
 8007538:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800753a:	2b00      	cmp	r3, #0
 800753c:	d058      	beq.n	80075f0 <_dtoa_r+0x950>
 800753e:	6869      	ldr	r1, [r5, #4]
 8007540:	4648      	mov	r0, r9
 8007542:	f000 f955 	bl	80077f0 <_Balloc>
 8007546:	4606      	mov	r6, r0
 8007548:	b928      	cbnz	r0, 8007556 <_dtoa_r+0x8b6>
 800754a:	4b82      	ldr	r3, [pc, #520]	@ (8007754 <_dtoa_r+0xab4>)
 800754c:	4602      	mov	r2, r0
 800754e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007552:	f7ff bbbe 	b.w	8006cd2 <_dtoa_r+0x32>
 8007556:	692a      	ldr	r2, [r5, #16]
 8007558:	3202      	adds	r2, #2
 800755a:	0092      	lsls	r2, r2, #2
 800755c:	f105 010c 	add.w	r1, r5, #12
 8007560:	300c      	adds	r0, #12
 8007562:	f000 fedd 	bl	8008320 <memcpy>
 8007566:	2201      	movs	r2, #1
 8007568:	4631      	mov	r1, r6
 800756a:	4648      	mov	r0, r9
 800756c:	f000 fb46 	bl	8007bfc <__lshift>
 8007570:	1c7b      	adds	r3, r7, #1
 8007572:	9304      	str	r3, [sp, #16]
 8007574:	eb07 030b 	add.w	r3, r7, fp
 8007578:	9309      	str	r3, [sp, #36]	@ 0x24
 800757a:	9b02      	ldr	r3, [sp, #8]
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	46a8      	mov	r8, r5
 8007582:	9308      	str	r3, [sp, #32]
 8007584:	4605      	mov	r5, r0
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	9801      	ldr	r0, [sp, #4]
 800758a:	4621      	mov	r1, r4
 800758c:	f103 3bff 	add.w	fp, r3, #4294967295
 8007590:	f7ff fafd 	bl	8006b8e <quorem>
 8007594:	4641      	mov	r1, r8
 8007596:	9002      	str	r0, [sp, #8]
 8007598:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800759c:	9801      	ldr	r0, [sp, #4]
 800759e:	f000 fb99 	bl	8007cd4 <__mcmp>
 80075a2:	462a      	mov	r2, r5
 80075a4:	9006      	str	r0, [sp, #24]
 80075a6:	4621      	mov	r1, r4
 80075a8:	4648      	mov	r0, r9
 80075aa:	f000 fbaf 	bl	8007d0c <__mdiff>
 80075ae:	68c2      	ldr	r2, [r0, #12]
 80075b0:	4606      	mov	r6, r0
 80075b2:	b9fa      	cbnz	r2, 80075f4 <_dtoa_r+0x954>
 80075b4:	4601      	mov	r1, r0
 80075b6:	9801      	ldr	r0, [sp, #4]
 80075b8:	f000 fb8c 	bl	8007cd4 <__mcmp>
 80075bc:	4602      	mov	r2, r0
 80075be:	4631      	mov	r1, r6
 80075c0:	4648      	mov	r0, r9
 80075c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80075c4:	f000 f954 	bl	8007870 <_Bfree>
 80075c8:	9b07      	ldr	r3, [sp, #28]
 80075ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075cc:	9e04      	ldr	r6, [sp, #16]
 80075ce:	ea42 0103 	orr.w	r1, r2, r3
 80075d2:	9b08      	ldr	r3, [sp, #32]
 80075d4:	4319      	orrs	r1, r3
 80075d6:	d10f      	bne.n	80075f8 <_dtoa_r+0x958>
 80075d8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80075dc:	d028      	beq.n	8007630 <_dtoa_r+0x990>
 80075de:	9b06      	ldr	r3, [sp, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd02      	ble.n	80075ea <_dtoa_r+0x94a>
 80075e4:	9b02      	ldr	r3, [sp, #8]
 80075e6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80075ea:	f88b a000 	strb.w	sl, [fp]
 80075ee:	e55e      	b.n	80070ae <_dtoa_r+0x40e>
 80075f0:	4628      	mov	r0, r5
 80075f2:	e7bd      	b.n	8007570 <_dtoa_r+0x8d0>
 80075f4:	2201      	movs	r2, #1
 80075f6:	e7e2      	b.n	80075be <_dtoa_r+0x91e>
 80075f8:	9b06      	ldr	r3, [sp, #24]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	db04      	blt.n	8007608 <_dtoa_r+0x968>
 80075fe:	9907      	ldr	r1, [sp, #28]
 8007600:	430b      	orrs	r3, r1
 8007602:	9908      	ldr	r1, [sp, #32]
 8007604:	430b      	orrs	r3, r1
 8007606:	d120      	bne.n	800764a <_dtoa_r+0x9aa>
 8007608:	2a00      	cmp	r2, #0
 800760a:	ddee      	ble.n	80075ea <_dtoa_r+0x94a>
 800760c:	9901      	ldr	r1, [sp, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	4648      	mov	r0, r9
 8007612:	f000 faf3 	bl	8007bfc <__lshift>
 8007616:	4621      	mov	r1, r4
 8007618:	9001      	str	r0, [sp, #4]
 800761a:	f000 fb5b 	bl	8007cd4 <__mcmp>
 800761e:	2800      	cmp	r0, #0
 8007620:	dc03      	bgt.n	800762a <_dtoa_r+0x98a>
 8007622:	d1e2      	bne.n	80075ea <_dtoa_r+0x94a>
 8007624:	f01a 0f01 	tst.w	sl, #1
 8007628:	d0df      	beq.n	80075ea <_dtoa_r+0x94a>
 800762a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800762e:	d1d9      	bne.n	80075e4 <_dtoa_r+0x944>
 8007630:	2339      	movs	r3, #57	@ 0x39
 8007632:	f88b 3000 	strb.w	r3, [fp]
 8007636:	4633      	mov	r3, r6
 8007638:	461e      	mov	r6, r3
 800763a:	3b01      	subs	r3, #1
 800763c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007640:	2a39      	cmp	r2, #57	@ 0x39
 8007642:	d052      	beq.n	80076ea <_dtoa_r+0xa4a>
 8007644:	3201      	adds	r2, #1
 8007646:	701a      	strb	r2, [r3, #0]
 8007648:	e531      	b.n	80070ae <_dtoa_r+0x40e>
 800764a:	2a00      	cmp	r2, #0
 800764c:	dd07      	ble.n	800765e <_dtoa_r+0x9be>
 800764e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007652:	d0ed      	beq.n	8007630 <_dtoa_r+0x990>
 8007654:	f10a 0301 	add.w	r3, sl, #1
 8007658:	f88b 3000 	strb.w	r3, [fp]
 800765c:	e527      	b.n	80070ae <_dtoa_r+0x40e>
 800765e:	9b04      	ldr	r3, [sp, #16]
 8007660:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007662:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007666:	4293      	cmp	r3, r2
 8007668:	d029      	beq.n	80076be <_dtoa_r+0xa1e>
 800766a:	9901      	ldr	r1, [sp, #4]
 800766c:	2300      	movs	r3, #0
 800766e:	220a      	movs	r2, #10
 8007670:	4648      	mov	r0, r9
 8007672:	f000 f91f 	bl	80078b4 <__multadd>
 8007676:	45a8      	cmp	r8, r5
 8007678:	9001      	str	r0, [sp, #4]
 800767a:	f04f 0300 	mov.w	r3, #0
 800767e:	f04f 020a 	mov.w	r2, #10
 8007682:	4641      	mov	r1, r8
 8007684:	4648      	mov	r0, r9
 8007686:	d107      	bne.n	8007698 <_dtoa_r+0x9f8>
 8007688:	f000 f914 	bl	80078b4 <__multadd>
 800768c:	4680      	mov	r8, r0
 800768e:	4605      	mov	r5, r0
 8007690:	9b04      	ldr	r3, [sp, #16]
 8007692:	3301      	adds	r3, #1
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	e776      	b.n	8007586 <_dtoa_r+0x8e6>
 8007698:	f000 f90c 	bl	80078b4 <__multadd>
 800769c:	4629      	mov	r1, r5
 800769e:	4680      	mov	r8, r0
 80076a0:	2300      	movs	r3, #0
 80076a2:	220a      	movs	r2, #10
 80076a4:	4648      	mov	r0, r9
 80076a6:	f000 f905 	bl	80078b4 <__multadd>
 80076aa:	4605      	mov	r5, r0
 80076ac:	e7f0      	b.n	8007690 <_dtoa_r+0x9f0>
 80076ae:	f1bb 0f00 	cmp.w	fp, #0
 80076b2:	bfcc      	ite	gt
 80076b4:	465e      	movgt	r6, fp
 80076b6:	2601      	movle	r6, #1
 80076b8:	443e      	add	r6, r7
 80076ba:	f04f 0800 	mov.w	r8, #0
 80076be:	9901      	ldr	r1, [sp, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	4648      	mov	r0, r9
 80076c4:	f000 fa9a 	bl	8007bfc <__lshift>
 80076c8:	4621      	mov	r1, r4
 80076ca:	9001      	str	r0, [sp, #4]
 80076cc:	f000 fb02 	bl	8007cd4 <__mcmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	dcb0      	bgt.n	8007636 <_dtoa_r+0x996>
 80076d4:	d102      	bne.n	80076dc <_dtoa_r+0xa3c>
 80076d6:	f01a 0f01 	tst.w	sl, #1
 80076da:	d1ac      	bne.n	8007636 <_dtoa_r+0x996>
 80076dc:	4633      	mov	r3, r6
 80076de:	461e      	mov	r6, r3
 80076e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076e4:	2a30      	cmp	r2, #48	@ 0x30
 80076e6:	d0fa      	beq.n	80076de <_dtoa_r+0xa3e>
 80076e8:	e4e1      	b.n	80070ae <_dtoa_r+0x40e>
 80076ea:	429f      	cmp	r7, r3
 80076ec:	d1a4      	bne.n	8007638 <_dtoa_r+0x998>
 80076ee:	9b05      	ldr	r3, [sp, #20]
 80076f0:	3301      	adds	r3, #1
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	2331      	movs	r3, #49	@ 0x31
 80076f6:	703b      	strb	r3, [r7, #0]
 80076f8:	e4d9      	b.n	80070ae <_dtoa_r+0x40e>
 80076fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80076fc:	4f16      	ldr	r7, [pc, #88]	@ (8007758 <_dtoa_r+0xab8>)
 80076fe:	b11b      	cbz	r3, 8007708 <_dtoa_r+0xa68>
 8007700:	f107 0308 	add.w	r3, r7, #8
 8007704:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	4638      	mov	r0, r7
 800770a:	b011      	add	sp, #68	@ 0x44
 800770c:	ecbd 8b02 	vpop	{d8}
 8007710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007714:	9b07      	ldr	r3, [sp, #28]
 8007716:	2b01      	cmp	r3, #1
 8007718:	f77f ae2c 	ble.w	8007374 <_dtoa_r+0x6d4>
 800771c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800771e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007720:	2001      	movs	r0, #1
 8007722:	e64c      	b.n	80073be <_dtoa_r+0x71e>
 8007724:	f1bb 0f00 	cmp.w	fp, #0
 8007728:	f77f aed8 	ble.w	80074dc <_dtoa_r+0x83c>
 800772c:	463e      	mov	r6, r7
 800772e:	9801      	ldr	r0, [sp, #4]
 8007730:	4621      	mov	r1, r4
 8007732:	f7ff fa2c 	bl	8006b8e <quorem>
 8007736:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800773a:	f806 ab01 	strb.w	sl, [r6], #1
 800773e:	1bf2      	subs	r2, r6, r7
 8007740:	4593      	cmp	fp, r2
 8007742:	ddb4      	ble.n	80076ae <_dtoa_r+0xa0e>
 8007744:	9901      	ldr	r1, [sp, #4]
 8007746:	2300      	movs	r3, #0
 8007748:	220a      	movs	r2, #10
 800774a:	4648      	mov	r0, r9
 800774c:	f000 f8b2 	bl	80078b4 <__multadd>
 8007750:	9001      	str	r0, [sp, #4]
 8007752:	e7ec      	b.n	800772e <_dtoa_r+0xa8e>
 8007754:	08008b54 	.word	0x08008b54
 8007758:	08008ad8 	.word	0x08008ad8

0800775c <_free_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	4605      	mov	r5, r0
 8007760:	2900      	cmp	r1, #0
 8007762:	d041      	beq.n	80077e8 <_free_r+0x8c>
 8007764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007768:	1f0c      	subs	r4, r1, #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	bfb8      	it	lt
 800776e:	18e4      	addlt	r4, r4, r3
 8007770:	f7fe fbfa 	bl	8005f68 <__malloc_lock>
 8007774:	4a1d      	ldr	r2, [pc, #116]	@ (80077ec <_free_r+0x90>)
 8007776:	6813      	ldr	r3, [r2, #0]
 8007778:	b933      	cbnz	r3, 8007788 <_free_r+0x2c>
 800777a:	6063      	str	r3, [r4, #4]
 800777c:	6014      	str	r4, [r2, #0]
 800777e:	4628      	mov	r0, r5
 8007780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007784:	f7fe bbf6 	b.w	8005f74 <__malloc_unlock>
 8007788:	42a3      	cmp	r3, r4
 800778a:	d908      	bls.n	800779e <_free_r+0x42>
 800778c:	6820      	ldr	r0, [r4, #0]
 800778e:	1821      	adds	r1, r4, r0
 8007790:	428b      	cmp	r3, r1
 8007792:	bf01      	itttt	eq
 8007794:	6819      	ldreq	r1, [r3, #0]
 8007796:	685b      	ldreq	r3, [r3, #4]
 8007798:	1809      	addeq	r1, r1, r0
 800779a:	6021      	streq	r1, [r4, #0]
 800779c:	e7ed      	b.n	800777a <_free_r+0x1e>
 800779e:	461a      	mov	r2, r3
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	b10b      	cbz	r3, 80077a8 <_free_r+0x4c>
 80077a4:	42a3      	cmp	r3, r4
 80077a6:	d9fa      	bls.n	800779e <_free_r+0x42>
 80077a8:	6811      	ldr	r1, [r2, #0]
 80077aa:	1850      	adds	r0, r2, r1
 80077ac:	42a0      	cmp	r0, r4
 80077ae:	d10b      	bne.n	80077c8 <_free_r+0x6c>
 80077b0:	6820      	ldr	r0, [r4, #0]
 80077b2:	4401      	add	r1, r0
 80077b4:	1850      	adds	r0, r2, r1
 80077b6:	4283      	cmp	r3, r0
 80077b8:	6011      	str	r1, [r2, #0]
 80077ba:	d1e0      	bne.n	800777e <_free_r+0x22>
 80077bc:	6818      	ldr	r0, [r3, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	6053      	str	r3, [r2, #4]
 80077c2:	4408      	add	r0, r1
 80077c4:	6010      	str	r0, [r2, #0]
 80077c6:	e7da      	b.n	800777e <_free_r+0x22>
 80077c8:	d902      	bls.n	80077d0 <_free_r+0x74>
 80077ca:	230c      	movs	r3, #12
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	e7d6      	b.n	800777e <_free_r+0x22>
 80077d0:	6820      	ldr	r0, [r4, #0]
 80077d2:	1821      	adds	r1, r4, r0
 80077d4:	428b      	cmp	r3, r1
 80077d6:	bf04      	itt	eq
 80077d8:	6819      	ldreq	r1, [r3, #0]
 80077da:	685b      	ldreq	r3, [r3, #4]
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	bf04      	itt	eq
 80077e0:	1809      	addeq	r1, r1, r0
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	6054      	str	r4, [r2, #4]
 80077e6:	e7ca      	b.n	800777e <_free_r+0x22>
 80077e8:	bd38      	pop	{r3, r4, r5, pc}
 80077ea:	bf00      	nop
 80077ec:	2000057c 	.word	0x2000057c

080077f0 <_Balloc>:
 80077f0:	b570      	push	{r4, r5, r6, lr}
 80077f2:	69c6      	ldr	r6, [r0, #28]
 80077f4:	4604      	mov	r4, r0
 80077f6:	460d      	mov	r5, r1
 80077f8:	b976      	cbnz	r6, 8007818 <_Balloc+0x28>
 80077fa:	2010      	movs	r0, #16
 80077fc:	f7fe fb02 	bl	8005e04 <malloc>
 8007800:	4602      	mov	r2, r0
 8007802:	61e0      	str	r0, [r4, #28]
 8007804:	b920      	cbnz	r0, 8007810 <_Balloc+0x20>
 8007806:	4b18      	ldr	r3, [pc, #96]	@ (8007868 <_Balloc+0x78>)
 8007808:	4818      	ldr	r0, [pc, #96]	@ (800786c <_Balloc+0x7c>)
 800780a:	216b      	movs	r1, #107	@ 0x6b
 800780c:	f000 fd96 	bl	800833c <__assert_func>
 8007810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007814:	6006      	str	r6, [r0, #0]
 8007816:	60c6      	str	r6, [r0, #12]
 8007818:	69e6      	ldr	r6, [r4, #28]
 800781a:	68f3      	ldr	r3, [r6, #12]
 800781c:	b183      	cbz	r3, 8007840 <_Balloc+0x50>
 800781e:	69e3      	ldr	r3, [r4, #28]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007826:	b9b8      	cbnz	r0, 8007858 <_Balloc+0x68>
 8007828:	2101      	movs	r1, #1
 800782a:	fa01 f605 	lsl.w	r6, r1, r5
 800782e:	1d72      	adds	r2, r6, #5
 8007830:	0092      	lsls	r2, r2, #2
 8007832:	4620      	mov	r0, r4
 8007834:	f000 fda0 	bl	8008378 <_calloc_r>
 8007838:	b160      	cbz	r0, 8007854 <_Balloc+0x64>
 800783a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800783e:	e00e      	b.n	800785e <_Balloc+0x6e>
 8007840:	2221      	movs	r2, #33	@ 0x21
 8007842:	2104      	movs	r1, #4
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fd97 	bl	8008378 <_calloc_r>
 800784a:	69e3      	ldr	r3, [r4, #28]
 800784c:	60f0      	str	r0, [r6, #12]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e4      	bne.n	800781e <_Balloc+0x2e>
 8007854:	2000      	movs	r0, #0
 8007856:	bd70      	pop	{r4, r5, r6, pc}
 8007858:	6802      	ldr	r2, [r0, #0]
 800785a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800785e:	2300      	movs	r3, #0
 8007860:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007864:	e7f7      	b.n	8007856 <_Balloc+0x66>
 8007866:	bf00      	nop
 8007868:	08008ae5 	.word	0x08008ae5
 800786c:	08008b65 	.word	0x08008b65

08007870 <_Bfree>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	69c6      	ldr	r6, [r0, #28]
 8007874:	4605      	mov	r5, r0
 8007876:	460c      	mov	r4, r1
 8007878:	b976      	cbnz	r6, 8007898 <_Bfree+0x28>
 800787a:	2010      	movs	r0, #16
 800787c:	f7fe fac2 	bl	8005e04 <malloc>
 8007880:	4602      	mov	r2, r0
 8007882:	61e8      	str	r0, [r5, #28]
 8007884:	b920      	cbnz	r0, 8007890 <_Bfree+0x20>
 8007886:	4b09      	ldr	r3, [pc, #36]	@ (80078ac <_Bfree+0x3c>)
 8007888:	4809      	ldr	r0, [pc, #36]	@ (80078b0 <_Bfree+0x40>)
 800788a:	218f      	movs	r1, #143	@ 0x8f
 800788c:	f000 fd56 	bl	800833c <__assert_func>
 8007890:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007894:	6006      	str	r6, [r0, #0]
 8007896:	60c6      	str	r6, [r0, #12]
 8007898:	b13c      	cbz	r4, 80078aa <_Bfree+0x3a>
 800789a:	69eb      	ldr	r3, [r5, #28]
 800789c:	6862      	ldr	r2, [r4, #4]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078a4:	6021      	str	r1, [r4, #0]
 80078a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078aa:	bd70      	pop	{r4, r5, r6, pc}
 80078ac:	08008ae5 	.word	0x08008ae5
 80078b0:	08008b65 	.word	0x08008b65

080078b4 <__multadd>:
 80078b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b8:	690d      	ldr	r5, [r1, #16]
 80078ba:	4607      	mov	r7, r0
 80078bc:	460c      	mov	r4, r1
 80078be:	461e      	mov	r6, r3
 80078c0:	f101 0c14 	add.w	ip, r1, #20
 80078c4:	2000      	movs	r0, #0
 80078c6:	f8dc 3000 	ldr.w	r3, [ip]
 80078ca:	b299      	uxth	r1, r3
 80078cc:	fb02 6101 	mla	r1, r2, r1, r6
 80078d0:	0c1e      	lsrs	r6, r3, #16
 80078d2:	0c0b      	lsrs	r3, r1, #16
 80078d4:	fb02 3306 	mla	r3, r2, r6, r3
 80078d8:	b289      	uxth	r1, r1
 80078da:	3001      	adds	r0, #1
 80078dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078e0:	4285      	cmp	r5, r0
 80078e2:	f84c 1b04 	str.w	r1, [ip], #4
 80078e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078ea:	dcec      	bgt.n	80078c6 <__multadd+0x12>
 80078ec:	b30e      	cbz	r6, 8007932 <__multadd+0x7e>
 80078ee:	68a3      	ldr	r3, [r4, #8]
 80078f0:	42ab      	cmp	r3, r5
 80078f2:	dc19      	bgt.n	8007928 <__multadd+0x74>
 80078f4:	6861      	ldr	r1, [r4, #4]
 80078f6:	4638      	mov	r0, r7
 80078f8:	3101      	adds	r1, #1
 80078fa:	f7ff ff79 	bl	80077f0 <_Balloc>
 80078fe:	4680      	mov	r8, r0
 8007900:	b928      	cbnz	r0, 800790e <__multadd+0x5a>
 8007902:	4602      	mov	r2, r0
 8007904:	4b0c      	ldr	r3, [pc, #48]	@ (8007938 <__multadd+0x84>)
 8007906:	480d      	ldr	r0, [pc, #52]	@ (800793c <__multadd+0x88>)
 8007908:	21ba      	movs	r1, #186	@ 0xba
 800790a:	f000 fd17 	bl	800833c <__assert_func>
 800790e:	6922      	ldr	r2, [r4, #16]
 8007910:	3202      	adds	r2, #2
 8007912:	f104 010c 	add.w	r1, r4, #12
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	300c      	adds	r0, #12
 800791a:	f000 fd01 	bl	8008320 <memcpy>
 800791e:	4621      	mov	r1, r4
 8007920:	4638      	mov	r0, r7
 8007922:	f7ff ffa5 	bl	8007870 <_Bfree>
 8007926:	4644      	mov	r4, r8
 8007928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800792c:	3501      	adds	r5, #1
 800792e:	615e      	str	r6, [r3, #20]
 8007930:	6125      	str	r5, [r4, #16]
 8007932:	4620      	mov	r0, r4
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007938:	08008b54 	.word	0x08008b54
 800793c:	08008b65 	.word	0x08008b65

08007940 <__hi0bits>:
 8007940:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007944:	4603      	mov	r3, r0
 8007946:	bf36      	itet	cc
 8007948:	0403      	lslcc	r3, r0, #16
 800794a:	2000      	movcs	r0, #0
 800794c:	2010      	movcc	r0, #16
 800794e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007952:	bf3c      	itt	cc
 8007954:	021b      	lslcc	r3, r3, #8
 8007956:	3008      	addcc	r0, #8
 8007958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800795c:	bf3c      	itt	cc
 800795e:	011b      	lslcc	r3, r3, #4
 8007960:	3004      	addcc	r0, #4
 8007962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007966:	bf3c      	itt	cc
 8007968:	009b      	lslcc	r3, r3, #2
 800796a:	3002      	addcc	r0, #2
 800796c:	2b00      	cmp	r3, #0
 800796e:	db05      	blt.n	800797c <__hi0bits+0x3c>
 8007970:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007974:	f100 0001 	add.w	r0, r0, #1
 8007978:	bf08      	it	eq
 800797a:	2020      	moveq	r0, #32
 800797c:	4770      	bx	lr

0800797e <__lo0bits>:
 800797e:	6803      	ldr	r3, [r0, #0]
 8007980:	4602      	mov	r2, r0
 8007982:	f013 0007 	ands.w	r0, r3, #7
 8007986:	d00b      	beq.n	80079a0 <__lo0bits+0x22>
 8007988:	07d9      	lsls	r1, r3, #31
 800798a:	d421      	bmi.n	80079d0 <__lo0bits+0x52>
 800798c:	0798      	lsls	r0, r3, #30
 800798e:	bf49      	itett	mi
 8007990:	085b      	lsrmi	r3, r3, #1
 8007992:	089b      	lsrpl	r3, r3, #2
 8007994:	2001      	movmi	r0, #1
 8007996:	6013      	strmi	r3, [r2, #0]
 8007998:	bf5c      	itt	pl
 800799a:	6013      	strpl	r3, [r2, #0]
 800799c:	2002      	movpl	r0, #2
 800799e:	4770      	bx	lr
 80079a0:	b299      	uxth	r1, r3
 80079a2:	b909      	cbnz	r1, 80079a8 <__lo0bits+0x2a>
 80079a4:	0c1b      	lsrs	r3, r3, #16
 80079a6:	2010      	movs	r0, #16
 80079a8:	b2d9      	uxtb	r1, r3
 80079aa:	b909      	cbnz	r1, 80079b0 <__lo0bits+0x32>
 80079ac:	3008      	adds	r0, #8
 80079ae:	0a1b      	lsrs	r3, r3, #8
 80079b0:	0719      	lsls	r1, r3, #28
 80079b2:	bf04      	itt	eq
 80079b4:	091b      	lsreq	r3, r3, #4
 80079b6:	3004      	addeq	r0, #4
 80079b8:	0799      	lsls	r1, r3, #30
 80079ba:	bf04      	itt	eq
 80079bc:	089b      	lsreq	r3, r3, #2
 80079be:	3002      	addeq	r0, #2
 80079c0:	07d9      	lsls	r1, r3, #31
 80079c2:	d403      	bmi.n	80079cc <__lo0bits+0x4e>
 80079c4:	085b      	lsrs	r3, r3, #1
 80079c6:	f100 0001 	add.w	r0, r0, #1
 80079ca:	d003      	beq.n	80079d4 <__lo0bits+0x56>
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	4770      	bx	lr
 80079d0:	2000      	movs	r0, #0
 80079d2:	4770      	bx	lr
 80079d4:	2020      	movs	r0, #32
 80079d6:	4770      	bx	lr

080079d8 <__i2b>:
 80079d8:	b510      	push	{r4, lr}
 80079da:	460c      	mov	r4, r1
 80079dc:	2101      	movs	r1, #1
 80079de:	f7ff ff07 	bl	80077f0 <_Balloc>
 80079e2:	4602      	mov	r2, r0
 80079e4:	b928      	cbnz	r0, 80079f2 <__i2b+0x1a>
 80079e6:	4b05      	ldr	r3, [pc, #20]	@ (80079fc <__i2b+0x24>)
 80079e8:	4805      	ldr	r0, [pc, #20]	@ (8007a00 <__i2b+0x28>)
 80079ea:	f240 1145 	movw	r1, #325	@ 0x145
 80079ee:	f000 fca5 	bl	800833c <__assert_func>
 80079f2:	2301      	movs	r3, #1
 80079f4:	6144      	str	r4, [r0, #20]
 80079f6:	6103      	str	r3, [r0, #16]
 80079f8:	bd10      	pop	{r4, pc}
 80079fa:	bf00      	nop
 80079fc:	08008b54 	.word	0x08008b54
 8007a00:	08008b65 	.word	0x08008b65

08007a04 <__multiply>:
 8007a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a08:	4617      	mov	r7, r2
 8007a0a:	690a      	ldr	r2, [r1, #16]
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	bfa8      	it	ge
 8007a12:	463b      	movge	r3, r7
 8007a14:	4689      	mov	r9, r1
 8007a16:	bfa4      	itt	ge
 8007a18:	460f      	movge	r7, r1
 8007a1a:	4699      	movge	r9, r3
 8007a1c:	693d      	ldr	r5, [r7, #16]
 8007a1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	6879      	ldr	r1, [r7, #4]
 8007a26:	eb05 060a 	add.w	r6, r5, sl
 8007a2a:	42b3      	cmp	r3, r6
 8007a2c:	b085      	sub	sp, #20
 8007a2e:	bfb8      	it	lt
 8007a30:	3101      	addlt	r1, #1
 8007a32:	f7ff fedd 	bl	80077f0 <_Balloc>
 8007a36:	b930      	cbnz	r0, 8007a46 <__multiply+0x42>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	4b41      	ldr	r3, [pc, #260]	@ (8007b40 <__multiply+0x13c>)
 8007a3c:	4841      	ldr	r0, [pc, #260]	@ (8007b44 <__multiply+0x140>)
 8007a3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a42:	f000 fc7b 	bl	800833c <__assert_func>
 8007a46:	f100 0414 	add.w	r4, r0, #20
 8007a4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007a4e:	4623      	mov	r3, r4
 8007a50:	2200      	movs	r2, #0
 8007a52:	4573      	cmp	r3, lr
 8007a54:	d320      	bcc.n	8007a98 <__multiply+0x94>
 8007a56:	f107 0814 	add.w	r8, r7, #20
 8007a5a:	f109 0114 	add.w	r1, r9, #20
 8007a5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007a62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007a66:	9302      	str	r3, [sp, #8]
 8007a68:	1beb      	subs	r3, r5, r7
 8007a6a:	3b15      	subs	r3, #21
 8007a6c:	f023 0303 	bic.w	r3, r3, #3
 8007a70:	3304      	adds	r3, #4
 8007a72:	3715      	adds	r7, #21
 8007a74:	42bd      	cmp	r5, r7
 8007a76:	bf38      	it	cc
 8007a78:	2304      	movcc	r3, #4
 8007a7a:	9301      	str	r3, [sp, #4]
 8007a7c:	9b02      	ldr	r3, [sp, #8]
 8007a7e:	9103      	str	r1, [sp, #12]
 8007a80:	428b      	cmp	r3, r1
 8007a82:	d80c      	bhi.n	8007a9e <__multiply+0x9a>
 8007a84:	2e00      	cmp	r6, #0
 8007a86:	dd03      	ble.n	8007a90 <__multiply+0x8c>
 8007a88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d055      	beq.n	8007b3c <__multiply+0x138>
 8007a90:	6106      	str	r6, [r0, #16]
 8007a92:	b005      	add	sp, #20
 8007a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a98:	f843 2b04 	str.w	r2, [r3], #4
 8007a9c:	e7d9      	b.n	8007a52 <__multiply+0x4e>
 8007a9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007aa2:	f1ba 0f00 	cmp.w	sl, #0
 8007aa6:	d01f      	beq.n	8007ae8 <__multiply+0xe4>
 8007aa8:	46c4      	mov	ip, r8
 8007aaa:	46a1      	mov	r9, r4
 8007aac:	2700      	movs	r7, #0
 8007aae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007ab2:	f8d9 3000 	ldr.w	r3, [r9]
 8007ab6:	fa1f fb82 	uxth.w	fp, r2
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ac0:	443b      	add	r3, r7
 8007ac2:	f8d9 7000 	ldr.w	r7, [r9]
 8007ac6:	0c12      	lsrs	r2, r2, #16
 8007ac8:	0c3f      	lsrs	r7, r7, #16
 8007aca:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ace:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ad8:	4565      	cmp	r5, ip
 8007ada:	f849 3b04 	str.w	r3, [r9], #4
 8007ade:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007ae2:	d8e4      	bhi.n	8007aae <__multiply+0xaa>
 8007ae4:	9b01      	ldr	r3, [sp, #4]
 8007ae6:	50e7      	str	r7, [r4, r3]
 8007ae8:	9b03      	ldr	r3, [sp, #12]
 8007aea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007aee:	3104      	adds	r1, #4
 8007af0:	f1b9 0f00 	cmp.w	r9, #0
 8007af4:	d020      	beq.n	8007b38 <__multiply+0x134>
 8007af6:	6823      	ldr	r3, [r4, #0]
 8007af8:	4647      	mov	r7, r8
 8007afa:	46a4      	mov	ip, r4
 8007afc:	f04f 0a00 	mov.w	sl, #0
 8007b00:	f8b7 b000 	ldrh.w	fp, [r7]
 8007b04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007b08:	fb09 220b 	mla	r2, r9, fp, r2
 8007b0c:	4452      	add	r2, sl
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b14:	f84c 3b04 	str.w	r3, [ip], #4
 8007b18:	f857 3b04 	ldr.w	r3, [r7], #4
 8007b1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b20:	f8bc 3000 	ldrh.w	r3, [ip]
 8007b24:	fb09 330a 	mla	r3, r9, sl, r3
 8007b28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007b2c:	42bd      	cmp	r5, r7
 8007b2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b32:	d8e5      	bhi.n	8007b00 <__multiply+0xfc>
 8007b34:	9a01      	ldr	r2, [sp, #4]
 8007b36:	50a3      	str	r3, [r4, r2]
 8007b38:	3404      	adds	r4, #4
 8007b3a:	e79f      	b.n	8007a7c <__multiply+0x78>
 8007b3c:	3e01      	subs	r6, #1
 8007b3e:	e7a1      	b.n	8007a84 <__multiply+0x80>
 8007b40:	08008b54 	.word	0x08008b54
 8007b44:	08008b65 	.word	0x08008b65

08007b48 <__pow5mult>:
 8007b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b4c:	4615      	mov	r5, r2
 8007b4e:	f012 0203 	ands.w	r2, r2, #3
 8007b52:	4607      	mov	r7, r0
 8007b54:	460e      	mov	r6, r1
 8007b56:	d007      	beq.n	8007b68 <__pow5mult+0x20>
 8007b58:	4c25      	ldr	r4, [pc, #148]	@ (8007bf0 <__pow5mult+0xa8>)
 8007b5a:	3a01      	subs	r2, #1
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b62:	f7ff fea7 	bl	80078b4 <__multadd>
 8007b66:	4606      	mov	r6, r0
 8007b68:	10ad      	asrs	r5, r5, #2
 8007b6a:	d03d      	beq.n	8007be8 <__pow5mult+0xa0>
 8007b6c:	69fc      	ldr	r4, [r7, #28]
 8007b6e:	b97c      	cbnz	r4, 8007b90 <__pow5mult+0x48>
 8007b70:	2010      	movs	r0, #16
 8007b72:	f7fe f947 	bl	8005e04 <malloc>
 8007b76:	4602      	mov	r2, r0
 8007b78:	61f8      	str	r0, [r7, #28]
 8007b7a:	b928      	cbnz	r0, 8007b88 <__pow5mult+0x40>
 8007b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007bf4 <__pow5mult+0xac>)
 8007b7e:	481e      	ldr	r0, [pc, #120]	@ (8007bf8 <__pow5mult+0xb0>)
 8007b80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b84:	f000 fbda 	bl	800833c <__assert_func>
 8007b88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b8c:	6004      	str	r4, [r0, #0]
 8007b8e:	60c4      	str	r4, [r0, #12]
 8007b90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b98:	b94c      	cbnz	r4, 8007bae <__pow5mult+0x66>
 8007b9a:	f240 2171 	movw	r1, #625	@ 0x271
 8007b9e:	4638      	mov	r0, r7
 8007ba0:	f7ff ff1a 	bl	80079d8 <__i2b>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007baa:	4604      	mov	r4, r0
 8007bac:	6003      	str	r3, [r0, #0]
 8007bae:	f04f 0900 	mov.w	r9, #0
 8007bb2:	07eb      	lsls	r3, r5, #31
 8007bb4:	d50a      	bpl.n	8007bcc <__pow5mult+0x84>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4622      	mov	r2, r4
 8007bba:	4638      	mov	r0, r7
 8007bbc:	f7ff ff22 	bl	8007a04 <__multiply>
 8007bc0:	4631      	mov	r1, r6
 8007bc2:	4680      	mov	r8, r0
 8007bc4:	4638      	mov	r0, r7
 8007bc6:	f7ff fe53 	bl	8007870 <_Bfree>
 8007bca:	4646      	mov	r6, r8
 8007bcc:	106d      	asrs	r5, r5, #1
 8007bce:	d00b      	beq.n	8007be8 <__pow5mult+0xa0>
 8007bd0:	6820      	ldr	r0, [r4, #0]
 8007bd2:	b938      	cbnz	r0, 8007be4 <__pow5mult+0x9c>
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	4621      	mov	r1, r4
 8007bd8:	4638      	mov	r0, r7
 8007bda:	f7ff ff13 	bl	8007a04 <__multiply>
 8007bde:	6020      	str	r0, [r4, #0]
 8007be0:	f8c0 9000 	str.w	r9, [r0]
 8007be4:	4604      	mov	r4, r0
 8007be6:	e7e4      	b.n	8007bb2 <__pow5mult+0x6a>
 8007be8:	4630      	mov	r0, r6
 8007bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bee:	bf00      	nop
 8007bf0:	08008c18 	.word	0x08008c18
 8007bf4:	08008ae5 	.word	0x08008ae5
 8007bf8:	08008b65 	.word	0x08008b65

08007bfc <__lshift>:
 8007bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c00:	460c      	mov	r4, r1
 8007c02:	6849      	ldr	r1, [r1, #4]
 8007c04:	6923      	ldr	r3, [r4, #16]
 8007c06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c0a:	68a3      	ldr	r3, [r4, #8]
 8007c0c:	4607      	mov	r7, r0
 8007c0e:	4691      	mov	r9, r2
 8007c10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c14:	f108 0601 	add.w	r6, r8, #1
 8007c18:	42b3      	cmp	r3, r6
 8007c1a:	db0b      	blt.n	8007c34 <__lshift+0x38>
 8007c1c:	4638      	mov	r0, r7
 8007c1e:	f7ff fde7 	bl	80077f0 <_Balloc>
 8007c22:	4605      	mov	r5, r0
 8007c24:	b948      	cbnz	r0, 8007c3a <__lshift+0x3e>
 8007c26:	4602      	mov	r2, r0
 8007c28:	4b28      	ldr	r3, [pc, #160]	@ (8007ccc <__lshift+0xd0>)
 8007c2a:	4829      	ldr	r0, [pc, #164]	@ (8007cd0 <__lshift+0xd4>)
 8007c2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c30:	f000 fb84 	bl	800833c <__assert_func>
 8007c34:	3101      	adds	r1, #1
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	e7ee      	b.n	8007c18 <__lshift+0x1c>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f100 0114 	add.w	r1, r0, #20
 8007c40:	f100 0210 	add.w	r2, r0, #16
 8007c44:	4618      	mov	r0, r3
 8007c46:	4553      	cmp	r3, sl
 8007c48:	db33      	blt.n	8007cb2 <__lshift+0xb6>
 8007c4a:	6920      	ldr	r0, [r4, #16]
 8007c4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c50:	f104 0314 	add.w	r3, r4, #20
 8007c54:	f019 091f 	ands.w	r9, r9, #31
 8007c58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c60:	d02b      	beq.n	8007cba <__lshift+0xbe>
 8007c62:	f1c9 0e20 	rsb	lr, r9, #32
 8007c66:	468a      	mov	sl, r1
 8007c68:	2200      	movs	r2, #0
 8007c6a:	6818      	ldr	r0, [r3, #0]
 8007c6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007c70:	4310      	orrs	r0, r2
 8007c72:	f84a 0b04 	str.w	r0, [sl], #4
 8007c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c7a:	459c      	cmp	ip, r3
 8007c7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c80:	d8f3      	bhi.n	8007c6a <__lshift+0x6e>
 8007c82:	ebac 0304 	sub.w	r3, ip, r4
 8007c86:	3b15      	subs	r3, #21
 8007c88:	f023 0303 	bic.w	r3, r3, #3
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	f104 0015 	add.w	r0, r4, #21
 8007c92:	4560      	cmp	r0, ip
 8007c94:	bf88      	it	hi
 8007c96:	2304      	movhi	r3, #4
 8007c98:	50ca      	str	r2, [r1, r3]
 8007c9a:	b10a      	cbz	r2, 8007ca0 <__lshift+0xa4>
 8007c9c:	f108 0602 	add.w	r6, r8, #2
 8007ca0:	3e01      	subs	r6, #1
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	612e      	str	r6, [r5, #16]
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	f7ff fde2 	bl	8007870 <_Bfree>
 8007cac:	4628      	mov	r0, r5
 8007cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	e7c5      	b.n	8007c46 <__lshift+0x4a>
 8007cba:	3904      	subs	r1, #4
 8007cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007cc4:	459c      	cmp	ip, r3
 8007cc6:	d8f9      	bhi.n	8007cbc <__lshift+0xc0>
 8007cc8:	e7ea      	b.n	8007ca0 <__lshift+0xa4>
 8007cca:	bf00      	nop
 8007ccc:	08008b54 	.word	0x08008b54
 8007cd0:	08008b65 	.word	0x08008b65

08007cd4 <__mcmp>:
 8007cd4:	690a      	ldr	r2, [r1, #16]
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	6900      	ldr	r0, [r0, #16]
 8007cda:	1a80      	subs	r0, r0, r2
 8007cdc:	b530      	push	{r4, r5, lr}
 8007cde:	d10e      	bne.n	8007cfe <__mcmp+0x2a>
 8007ce0:	3314      	adds	r3, #20
 8007ce2:	3114      	adds	r1, #20
 8007ce4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ce8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cf4:	4295      	cmp	r5, r2
 8007cf6:	d003      	beq.n	8007d00 <__mcmp+0x2c>
 8007cf8:	d205      	bcs.n	8007d06 <__mcmp+0x32>
 8007cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8007cfe:	bd30      	pop	{r4, r5, pc}
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	d3f3      	bcc.n	8007cec <__mcmp+0x18>
 8007d04:	e7fb      	b.n	8007cfe <__mcmp+0x2a>
 8007d06:	2001      	movs	r0, #1
 8007d08:	e7f9      	b.n	8007cfe <__mcmp+0x2a>
	...

08007d0c <__mdiff>:
 8007d0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d10:	4689      	mov	r9, r1
 8007d12:	4606      	mov	r6, r0
 8007d14:	4611      	mov	r1, r2
 8007d16:	4648      	mov	r0, r9
 8007d18:	4614      	mov	r4, r2
 8007d1a:	f7ff ffdb 	bl	8007cd4 <__mcmp>
 8007d1e:	1e05      	subs	r5, r0, #0
 8007d20:	d112      	bne.n	8007d48 <__mdiff+0x3c>
 8007d22:	4629      	mov	r1, r5
 8007d24:	4630      	mov	r0, r6
 8007d26:	f7ff fd63 	bl	80077f0 <_Balloc>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	b928      	cbnz	r0, 8007d3a <__mdiff+0x2e>
 8007d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8007e2c <__mdiff+0x120>)
 8007d30:	f240 2137 	movw	r1, #567	@ 0x237
 8007d34:	483e      	ldr	r0, [pc, #248]	@ (8007e30 <__mdiff+0x124>)
 8007d36:	f000 fb01 	bl	800833c <__assert_func>
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d40:	4610      	mov	r0, r2
 8007d42:	b003      	add	sp, #12
 8007d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d48:	bfbc      	itt	lt
 8007d4a:	464b      	movlt	r3, r9
 8007d4c:	46a1      	movlt	r9, r4
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d54:	bfba      	itte	lt
 8007d56:	461c      	movlt	r4, r3
 8007d58:	2501      	movlt	r5, #1
 8007d5a:	2500      	movge	r5, #0
 8007d5c:	f7ff fd48 	bl	80077f0 <_Balloc>
 8007d60:	4602      	mov	r2, r0
 8007d62:	b918      	cbnz	r0, 8007d6c <__mdiff+0x60>
 8007d64:	4b31      	ldr	r3, [pc, #196]	@ (8007e2c <__mdiff+0x120>)
 8007d66:	f240 2145 	movw	r1, #581	@ 0x245
 8007d6a:	e7e3      	b.n	8007d34 <__mdiff+0x28>
 8007d6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d70:	6926      	ldr	r6, [r4, #16]
 8007d72:	60c5      	str	r5, [r0, #12]
 8007d74:	f109 0310 	add.w	r3, r9, #16
 8007d78:	f109 0514 	add.w	r5, r9, #20
 8007d7c:	f104 0e14 	add.w	lr, r4, #20
 8007d80:	f100 0b14 	add.w	fp, r0, #20
 8007d84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d8c:	9301      	str	r3, [sp, #4]
 8007d8e:	46d9      	mov	r9, fp
 8007d90:	f04f 0c00 	mov.w	ip, #0
 8007d94:	9b01      	ldr	r3, [sp, #4]
 8007d96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	fa1f f38a 	uxth.w	r3, sl
 8007da4:	4619      	mov	r1, r3
 8007da6:	b283      	uxth	r3, r0
 8007da8:	1acb      	subs	r3, r1, r3
 8007daa:	0c00      	lsrs	r0, r0, #16
 8007dac:	4463      	add	r3, ip
 8007dae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007db2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007dbc:	4576      	cmp	r6, lr
 8007dbe:	f849 3b04 	str.w	r3, [r9], #4
 8007dc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007dc6:	d8e5      	bhi.n	8007d94 <__mdiff+0x88>
 8007dc8:	1b33      	subs	r3, r6, r4
 8007dca:	3b15      	subs	r3, #21
 8007dcc:	f023 0303 	bic.w	r3, r3, #3
 8007dd0:	3415      	adds	r4, #21
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	42a6      	cmp	r6, r4
 8007dd6:	bf38      	it	cc
 8007dd8:	2304      	movcc	r3, #4
 8007dda:	441d      	add	r5, r3
 8007ddc:	445b      	add	r3, fp
 8007dde:	461e      	mov	r6, r3
 8007de0:	462c      	mov	r4, r5
 8007de2:	4544      	cmp	r4, r8
 8007de4:	d30e      	bcc.n	8007e04 <__mdiff+0xf8>
 8007de6:	f108 0103 	add.w	r1, r8, #3
 8007dea:	1b49      	subs	r1, r1, r5
 8007dec:	f021 0103 	bic.w	r1, r1, #3
 8007df0:	3d03      	subs	r5, #3
 8007df2:	45a8      	cmp	r8, r5
 8007df4:	bf38      	it	cc
 8007df6:	2100      	movcc	r1, #0
 8007df8:	440b      	add	r3, r1
 8007dfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007dfe:	b191      	cbz	r1, 8007e26 <__mdiff+0x11a>
 8007e00:	6117      	str	r7, [r2, #16]
 8007e02:	e79d      	b.n	8007d40 <__mdiff+0x34>
 8007e04:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e08:	46e6      	mov	lr, ip
 8007e0a:	0c08      	lsrs	r0, r1, #16
 8007e0c:	fa1c fc81 	uxtah	ip, ip, r1
 8007e10:	4471      	add	r1, lr
 8007e12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e16:	b289      	uxth	r1, r1
 8007e18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e1c:	f846 1b04 	str.w	r1, [r6], #4
 8007e20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e24:	e7dd      	b.n	8007de2 <__mdiff+0xd6>
 8007e26:	3f01      	subs	r7, #1
 8007e28:	e7e7      	b.n	8007dfa <__mdiff+0xee>
 8007e2a:	bf00      	nop
 8007e2c:	08008b54 	.word	0x08008b54
 8007e30:	08008b65 	.word	0x08008b65

08007e34 <__d2b>:
 8007e34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e38:	460f      	mov	r7, r1
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	ec59 8b10 	vmov	r8, r9, d0
 8007e40:	4616      	mov	r6, r2
 8007e42:	f7ff fcd5 	bl	80077f0 <_Balloc>
 8007e46:	4604      	mov	r4, r0
 8007e48:	b930      	cbnz	r0, 8007e58 <__d2b+0x24>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	4b23      	ldr	r3, [pc, #140]	@ (8007edc <__d2b+0xa8>)
 8007e4e:	4824      	ldr	r0, [pc, #144]	@ (8007ee0 <__d2b+0xac>)
 8007e50:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e54:	f000 fa72 	bl	800833c <__assert_func>
 8007e58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e60:	b10d      	cbz	r5, 8007e66 <__d2b+0x32>
 8007e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	f1b8 0300 	subs.w	r3, r8, #0
 8007e6c:	d023      	beq.n	8007eb6 <__d2b+0x82>
 8007e6e:	4668      	mov	r0, sp
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	f7ff fd84 	bl	800797e <__lo0bits>
 8007e76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e7a:	b1d0      	cbz	r0, 8007eb2 <__d2b+0x7e>
 8007e7c:	f1c0 0320 	rsb	r3, r0, #32
 8007e80:	fa02 f303 	lsl.w	r3, r2, r3
 8007e84:	430b      	orrs	r3, r1
 8007e86:	40c2      	lsrs	r2, r0
 8007e88:	6163      	str	r3, [r4, #20]
 8007e8a:	9201      	str	r2, [sp, #4]
 8007e8c:	9b01      	ldr	r3, [sp, #4]
 8007e8e:	61a3      	str	r3, [r4, #24]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	bf0c      	ite	eq
 8007e94:	2201      	moveq	r2, #1
 8007e96:	2202      	movne	r2, #2
 8007e98:	6122      	str	r2, [r4, #16]
 8007e9a:	b1a5      	cbz	r5, 8007ec6 <__d2b+0x92>
 8007e9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ea0:	4405      	add	r5, r0
 8007ea2:	603d      	str	r5, [r7, #0]
 8007ea4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ea8:	6030      	str	r0, [r6, #0]
 8007eaa:	4620      	mov	r0, r4
 8007eac:	b003      	add	sp, #12
 8007eae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eb2:	6161      	str	r1, [r4, #20]
 8007eb4:	e7ea      	b.n	8007e8c <__d2b+0x58>
 8007eb6:	a801      	add	r0, sp, #4
 8007eb8:	f7ff fd61 	bl	800797e <__lo0bits>
 8007ebc:	9b01      	ldr	r3, [sp, #4]
 8007ebe:	6163      	str	r3, [r4, #20]
 8007ec0:	3020      	adds	r0, #32
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	e7e8      	b.n	8007e98 <__d2b+0x64>
 8007ec6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007eca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ece:	6038      	str	r0, [r7, #0]
 8007ed0:	6918      	ldr	r0, [r3, #16]
 8007ed2:	f7ff fd35 	bl	8007940 <__hi0bits>
 8007ed6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007eda:	e7e5      	b.n	8007ea8 <__d2b+0x74>
 8007edc:	08008b54 	.word	0x08008b54
 8007ee0:	08008b65 	.word	0x08008b65

08007ee4 <__ssputs_r>:
 8007ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ee8:	688e      	ldr	r6, [r1, #8]
 8007eea:	461f      	mov	r7, r3
 8007eec:	42be      	cmp	r6, r7
 8007eee:	680b      	ldr	r3, [r1, #0]
 8007ef0:	4682      	mov	sl, r0
 8007ef2:	460c      	mov	r4, r1
 8007ef4:	4690      	mov	r8, r2
 8007ef6:	d82d      	bhi.n	8007f54 <__ssputs_r+0x70>
 8007ef8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007efc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f00:	d026      	beq.n	8007f50 <__ssputs_r+0x6c>
 8007f02:	6965      	ldr	r5, [r4, #20]
 8007f04:	6909      	ldr	r1, [r1, #16]
 8007f06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f0a:	eba3 0901 	sub.w	r9, r3, r1
 8007f0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f12:	1c7b      	adds	r3, r7, #1
 8007f14:	444b      	add	r3, r9
 8007f16:	106d      	asrs	r5, r5, #1
 8007f18:	429d      	cmp	r5, r3
 8007f1a:	bf38      	it	cc
 8007f1c:	461d      	movcc	r5, r3
 8007f1e:	0553      	lsls	r3, r2, #21
 8007f20:	d527      	bpl.n	8007f72 <__ssputs_r+0x8e>
 8007f22:	4629      	mov	r1, r5
 8007f24:	f7fd ffa0 	bl	8005e68 <_malloc_r>
 8007f28:	4606      	mov	r6, r0
 8007f2a:	b360      	cbz	r0, 8007f86 <__ssputs_r+0xa2>
 8007f2c:	6921      	ldr	r1, [r4, #16]
 8007f2e:	464a      	mov	r2, r9
 8007f30:	f000 f9f6 	bl	8008320 <memcpy>
 8007f34:	89a3      	ldrh	r3, [r4, #12]
 8007f36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f3e:	81a3      	strh	r3, [r4, #12]
 8007f40:	6126      	str	r6, [r4, #16]
 8007f42:	6165      	str	r5, [r4, #20]
 8007f44:	444e      	add	r6, r9
 8007f46:	eba5 0509 	sub.w	r5, r5, r9
 8007f4a:	6026      	str	r6, [r4, #0]
 8007f4c:	60a5      	str	r5, [r4, #8]
 8007f4e:	463e      	mov	r6, r7
 8007f50:	42be      	cmp	r6, r7
 8007f52:	d900      	bls.n	8007f56 <__ssputs_r+0x72>
 8007f54:	463e      	mov	r6, r7
 8007f56:	6820      	ldr	r0, [r4, #0]
 8007f58:	4632      	mov	r2, r6
 8007f5a:	4641      	mov	r1, r8
 8007f5c:	f000 f9c6 	bl	80082ec <memmove>
 8007f60:	68a3      	ldr	r3, [r4, #8]
 8007f62:	1b9b      	subs	r3, r3, r6
 8007f64:	60a3      	str	r3, [r4, #8]
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	4433      	add	r3, r6
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f72:	462a      	mov	r2, r5
 8007f74:	f000 fa26 	bl	80083c4 <_realloc_r>
 8007f78:	4606      	mov	r6, r0
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d1e0      	bne.n	8007f40 <__ssputs_r+0x5c>
 8007f7e:	6921      	ldr	r1, [r4, #16]
 8007f80:	4650      	mov	r0, sl
 8007f82:	f7ff fbeb 	bl	800775c <_free_r>
 8007f86:	230c      	movs	r3, #12
 8007f88:	f8ca 3000 	str.w	r3, [sl]
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	f04f 30ff 	mov.w	r0, #4294967295
 8007f98:	e7e9      	b.n	8007f6e <__ssputs_r+0x8a>
	...

08007f9c <_svfiprintf_r>:
 8007f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa0:	4698      	mov	r8, r3
 8007fa2:	898b      	ldrh	r3, [r1, #12]
 8007fa4:	061b      	lsls	r3, r3, #24
 8007fa6:	b09d      	sub	sp, #116	@ 0x74
 8007fa8:	4607      	mov	r7, r0
 8007faa:	460d      	mov	r5, r1
 8007fac:	4614      	mov	r4, r2
 8007fae:	d510      	bpl.n	8007fd2 <_svfiprintf_r+0x36>
 8007fb0:	690b      	ldr	r3, [r1, #16]
 8007fb2:	b973      	cbnz	r3, 8007fd2 <_svfiprintf_r+0x36>
 8007fb4:	2140      	movs	r1, #64	@ 0x40
 8007fb6:	f7fd ff57 	bl	8005e68 <_malloc_r>
 8007fba:	6028      	str	r0, [r5, #0]
 8007fbc:	6128      	str	r0, [r5, #16]
 8007fbe:	b930      	cbnz	r0, 8007fce <_svfiprintf_r+0x32>
 8007fc0:	230c      	movs	r3, #12
 8007fc2:	603b      	str	r3, [r7, #0]
 8007fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc8:	b01d      	add	sp, #116	@ 0x74
 8007fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fce:	2340      	movs	r3, #64	@ 0x40
 8007fd0:	616b      	str	r3, [r5, #20]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fd6:	2320      	movs	r3, #32
 8007fd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fe0:	2330      	movs	r3, #48	@ 0x30
 8007fe2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008180 <_svfiprintf_r+0x1e4>
 8007fe6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fea:	f04f 0901 	mov.w	r9, #1
 8007fee:	4623      	mov	r3, r4
 8007ff0:	469a      	mov	sl, r3
 8007ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ff6:	b10a      	cbz	r2, 8007ffc <_svfiprintf_r+0x60>
 8007ff8:	2a25      	cmp	r2, #37	@ 0x25
 8007ffa:	d1f9      	bne.n	8007ff0 <_svfiprintf_r+0x54>
 8007ffc:	ebba 0b04 	subs.w	fp, sl, r4
 8008000:	d00b      	beq.n	800801a <_svfiprintf_r+0x7e>
 8008002:	465b      	mov	r3, fp
 8008004:	4622      	mov	r2, r4
 8008006:	4629      	mov	r1, r5
 8008008:	4638      	mov	r0, r7
 800800a:	f7ff ff6b 	bl	8007ee4 <__ssputs_r>
 800800e:	3001      	adds	r0, #1
 8008010:	f000 80a7 	beq.w	8008162 <_svfiprintf_r+0x1c6>
 8008014:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008016:	445a      	add	r2, fp
 8008018:	9209      	str	r2, [sp, #36]	@ 0x24
 800801a:	f89a 3000 	ldrb.w	r3, [sl]
 800801e:	2b00      	cmp	r3, #0
 8008020:	f000 809f 	beq.w	8008162 <_svfiprintf_r+0x1c6>
 8008024:	2300      	movs	r3, #0
 8008026:	f04f 32ff 	mov.w	r2, #4294967295
 800802a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800802e:	f10a 0a01 	add.w	sl, sl, #1
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	9307      	str	r3, [sp, #28]
 8008036:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800803a:	931a      	str	r3, [sp, #104]	@ 0x68
 800803c:	4654      	mov	r4, sl
 800803e:	2205      	movs	r2, #5
 8008040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008044:	484e      	ldr	r0, [pc, #312]	@ (8008180 <_svfiprintf_r+0x1e4>)
 8008046:	f7f8 f8fb 	bl	8000240 <memchr>
 800804a:	9a04      	ldr	r2, [sp, #16]
 800804c:	b9d8      	cbnz	r0, 8008086 <_svfiprintf_r+0xea>
 800804e:	06d0      	lsls	r0, r2, #27
 8008050:	bf44      	itt	mi
 8008052:	2320      	movmi	r3, #32
 8008054:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008058:	0711      	lsls	r1, r2, #28
 800805a:	bf44      	itt	mi
 800805c:	232b      	movmi	r3, #43	@ 0x2b
 800805e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008062:	f89a 3000 	ldrb.w	r3, [sl]
 8008066:	2b2a      	cmp	r3, #42	@ 0x2a
 8008068:	d015      	beq.n	8008096 <_svfiprintf_r+0xfa>
 800806a:	9a07      	ldr	r2, [sp, #28]
 800806c:	4654      	mov	r4, sl
 800806e:	2000      	movs	r0, #0
 8008070:	f04f 0c0a 	mov.w	ip, #10
 8008074:	4621      	mov	r1, r4
 8008076:	f811 3b01 	ldrb.w	r3, [r1], #1
 800807a:	3b30      	subs	r3, #48	@ 0x30
 800807c:	2b09      	cmp	r3, #9
 800807e:	d94b      	bls.n	8008118 <_svfiprintf_r+0x17c>
 8008080:	b1b0      	cbz	r0, 80080b0 <_svfiprintf_r+0x114>
 8008082:	9207      	str	r2, [sp, #28]
 8008084:	e014      	b.n	80080b0 <_svfiprintf_r+0x114>
 8008086:	eba0 0308 	sub.w	r3, r0, r8
 800808a:	fa09 f303 	lsl.w	r3, r9, r3
 800808e:	4313      	orrs	r3, r2
 8008090:	9304      	str	r3, [sp, #16]
 8008092:	46a2      	mov	sl, r4
 8008094:	e7d2      	b.n	800803c <_svfiprintf_r+0xa0>
 8008096:	9b03      	ldr	r3, [sp, #12]
 8008098:	1d19      	adds	r1, r3, #4
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	9103      	str	r1, [sp, #12]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	bfbb      	ittet	lt
 80080a2:	425b      	neglt	r3, r3
 80080a4:	f042 0202 	orrlt.w	r2, r2, #2
 80080a8:	9307      	strge	r3, [sp, #28]
 80080aa:	9307      	strlt	r3, [sp, #28]
 80080ac:	bfb8      	it	lt
 80080ae:	9204      	strlt	r2, [sp, #16]
 80080b0:	7823      	ldrb	r3, [r4, #0]
 80080b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80080b4:	d10a      	bne.n	80080cc <_svfiprintf_r+0x130>
 80080b6:	7863      	ldrb	r3, [r4, #1]
 80080b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80080ba:	d132      	bne.n	8008122 <_svfiprintf_r+0x186>
 80080bc:	9b03      	ldr	r3, [sp, #12]
 80080be:	1d1a      	adds	r2, r3, #4
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	9203      	str	r2, [sp, #12]
 80080c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080c8:	3402      	adds	r4, #2
 80080ca:	9305      	str	r3, [sp, #20]
 80080cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008190 <_svfiprintf_r+0x1f4>
 80080d0:	7821      	ldrb	r1, [r4, #0]
 80080d2:	2203      	movs	r2, #3
 80080d4:	4650      	mov	r0, sl
 80080d6:	f7f8 f8b3 	bl	8000240 <memchr>
 80080da:	b138      	cbz	r0, 80080ec <_svfiprintf_r+0x150>
 80080dc:	9b04      	ldr	r3, [sp, #16]
 80080de:	eba0 000a 	sub.w	r0, r0, sl
 80080e2:	2240      	movs	r2, #64	@ 0x40
 80080e4:	4082      	lsls	r2, r0
 80080e6:	4313      	orrs	r3, r2
 80080e8:	3401      	adds	r4, #1
 80080ea:	9304      	str	r3, [sp, #16]
 80080ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080f0:	4824      	ldr	r0, [pc, #144]	@ (8008184 <_svfiprintf_r+0x1e8>)
 80080f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080f6:	2206      	movs	r2, #6
 80080f8:	f7f8 f8a2 	bl	8000240 <memchr>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d036      	beq.n	800816e <_svfiprintf_r+0x1d2>
 8008100:	4b21      	ldr	r3, [pc, #132]	@ (8008188 <_svfiprintf_r+0x1ec>)
 8008102:	bb1b      	cbnz	r3, 800814c <_svfiprintf_r+0x1b0>
 8008104:	9b03      	ldr	r3, [sp, #12]
 8008106:	3307      	adds	r3, #7
 8008108:	f023 0307 	bic.w	r3, r3, #7
 800810c:	3308      	adds	r3, #8
 800810e:	9303      	str	r3, [sp, #12]
 8008110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008112:	4433      	add	r3, r6
 8008114:	9309      	str	r3, [sp, #36]	@ 0x24
 8008116:	e76a      	b.n	8007fee <_svfiprintf_r+0x52>
 8008118:	fb0c 3202 	mla	r2, ip, r2, r3
 800811c:	460c      	mov	r4, r1
 800811e:	2001      	movs	r0, #1
 8008120:	e7a8      	b.n	8008074 <_svfiprintf_r+0xd8>
 8008122:	2300      	movs	r3, #0
 8008124:	3401      	adds	r4, #1
 8008126:	9305      	str	r3, [sp, #20]
 8008128:	4619      	mov	r1, r3
 800812a:	f04f 0c0a 	mov.w	ip, #10
 800812e:	4620      	mov	r0, r4
 8008130:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008134:	3a30      	subs	r2, #48	@ 0x30
 8008136:	2a09      	cmp	r2, #9
 8008138:	d903      	bls.n	8008142 <_svfiprintf_r+0x1a6>
 800813a:	2b00      	cmp	r3, #0
 800813c:	d0c6      	beq.n	80080cc <_svfiprintf_r+0x130>
 800813e:	9105      	str	r1, [sp, #20]
 8008140:	e7c4      	b.n	80080cc <_svfiprintf_r+0x130>
 8008142:	fb0c 2101 	mla	r1, ip, r1, r2
 8008146:	4604      	mov	r4, r0
 8008148:	2301      	movs	r3, #1
 800814a:	e7f0      	b.n	800812e <_svfiprintf_r+0x192>
 800814c:	ab03      	add	r3, sp, #12
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	462a      	mov	r2, r5
 8008152:	4b0e      	ldr	r3, [pc, #56]	@ (800818c <_svfiprintf_r+0x1f0>)
 8008154:	a904      	add	r1, sp, #16
 8008156:	4638      	mov	r0, r7
 8008158:	f7fd ffa2 	bl	80060a0 <_printf_float>
 800815c:	1c42      	adds	r2, r0, #1
 800815e:	4606      	mov	r6, r0
 8008160:	d1d6      	bne.n	8008110 <_svfiprintf_r+0x174>
 8008162:	89ab      	ldrh	r3, [r5, #12]
 8008164:	065b      	lsls	r3, r3, #25
 8008166:	f53f af2d 	bmi.w	8007fc4 <_svfiprintf_r+0x28>
 800816a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800816c:	e72c      	b.n	8007fc8 <_svfiprintf_r+0x2c>
 800816e:	ab03      	add	r3, sp, #12
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	462a      	mov	r2, r5
 8008174:	4b05      	ldr	r3, [pc, #20]	@ (800818c <_svfiprintf_r+0x1f0>)
 8008176:	a904      	add	r1, sp, #16
 8008178:	4638      	mov	r0, r7
 800817a:	f7fe fa19 	bl	80065b0 <_printf_i>
 800817e:	e7ed      	b.n	800815c <_svfiprintf_r+0x1c0>
 8008180:	08008bbe 	.word	0x08008bbe
 8008184:	08008bc8 	.word	0x08008bc8
 8008188:	080060a1 	.word	0x080060a1
 800818c:	08007ee5 	.word	0x08007ee5
 8008190:	08008bc4 	.word	0x08008bc4

08008194 <__sflush_r>:
 8008194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800819c:	0716      	lsls	r6, r2, #28
 800819e:	4605      	mov	r5, r0
 80081a0:	460c      	mov	r4, r1
 80081a2:	d454      	bmi.n	800824e <__sflush_r+0xba>
 80081a4:	684b      	ldr	r3, [r1, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	dc02      	bgt.n	80081b0 <__sflush_r+0x1c>
 80081aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	dd48      	ble.n	8008242 <__sflush_r+0xae>
 80081b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081b2:	2e00      	cmp	r6, #0
 80081b4:	d045      	beq.n	8008242 <__sflush_r+0xae>
 80081b6:	2300      	movs	r3, #0
 80081b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081bc:	682f      	ldr	r7, [r5, #0]
 80081be:	6a21      	ldr	r1, [r4, #32]
 80081c0:	602b      	str	r3, [r5, #0]
 80081c2:	d030      	beq.n	8008226 <__sflush_r+0x92>
 80081c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081c6:	89a3      	ldrh	r3, [r4, #12]
 80081c8:	0759      	lsls	r1, r3, #29
 80081ca:	d505      	bpl.n	80081d8 <__sflush_r+0x44>
 80081cc:	6863      	ldr	r3, [r4, #4]
 80081ce:	1ad2      	subs	r2, r2, r3
 80081d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081d2:	b10b      	cbz	r3, 80081d8 <__sflush_r+0x44>
 80081d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081d6:	1ad2      	subs	r2, r2, r3
 80081d8:	2300      	movs	r3, #0
 80081da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081dc:	6a21      	ldr	r1, [r4, #32]
 80081de:	4628      	mov	r0, r5
 80081e0:	47b0      	blx	r6
 80081e2:	1c43      	adds	r3, r0, #1
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	d106      	bne.n	80081f6 <__sflush_r+0x62>
 80081e8:	6829      	ldr	r1, [r5, #0]
 80081ea:	291d      	cmp	r1, #29
 80081ec:	d82b      	bhi.n	8008246 <__sflush_r+0xb2>
 80081ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008298 <__sflush_r+0x104>)
 80081f0:	40ca      	lsrs	r2, r1
 80081f2:	07d6      	lsls	r6, r2, #31
 80081f4:	d527      	bpl.n	8008246 <__sflush_r+0xb2>
 80081f6:	2200      	movs	r2, #0
 80081f8:	6062      	str	r2, [r4, #4]
 80081fa:	04d9      	lsls	r1, r3, #19
 80081fc:	6922      	ldr	r2, [r4, #16]
 80081fe:	6022      	str	r2, [r4, #0]
 8008200:	d504      	bpl.n	800820c <__sflush_r+0x78>
 8008202:	1c42      	adds	r2, r0, #1
 8008204:	d101      	bne.n	800820a <__sflush_r+0x76>
 8008206:	682b      	ldr	r3, [r5, #0]
 8008208:	b903      	cbnz	r3, 800820c <__sflush_r+0x78>
 800820a:	6560      	str	r0, [r4, #84]	@ 0x54
 800820c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800820e:	602f      	str	r7, [r5, #0]
 8008210:	b1b9      	cbz	r1, 8008242 <__sflush_r+0xae>
 8008212:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008216:	4299      	cmp	r1, r3
 8008218:	d002      	beq.n	8008220 <__sflush_r+0x8c>
 800821a:	4628      	mov	r0, r5
 800821c:	f7ff fa9e 	bl	800775c <_free_r>
 8008220:	2300      	movs	r3, #0
 8008222:	6363      	str	r3, [r4, #52]	@ 0x34
 8008224:	e00d      	b.n	8008242 <__sflush_r+0xae>
 8008226:	2301      	movs	r3, #1
 8008228:	4628      	mov	r0, r5
 800822a:	47b0      	blx	r6
 800822c:	4602      	mov	r2, r0
 800822e:	1c50      	adds	r0, r2, #1
 8008230:	d1c9      	bne.n	80081c6 <__sflush_r+0x32>
 8008232:	682b      	ldr	r3, [r5, #0]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0c6      	beq.n	80081c6 <__sflush_r+0x32>
 8008238:	2b1d      	cmp	r3, #29
 800823a:	d001      	beq.n	8008240 <__sflush_r+0xac>
 800823c:	2b16      	cmp	r3, #22
 800823e:	d11e      	bne.n	800827e <__sflush_r+0xea>
 8008240:	602f      	str	r7, [r5, #0]
 8008242:	2000      	movs	r0, #0
 8008244:	e022      	b.n	800828c <__sflush_r+0xf8>
 8008246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800824a:	b21b      	sxth	r3, r3
 800824c:	e01b      	b.n	8008286 <__sflush_r+0xf2>
 800824e:	690f      	ldr	r7, [r1, #16]
 8008250:	2f00      	cmp	r7, #0
 8008252:	d0f6      	beq.n	8008242 <__sflush_r+0xae>
 8008254:	0793      	lsls	r3, r2, #30
 8008256:	680e      	ldr	r6, [r1, #0]
 8008258:	bf08      	it	eq
 800825a:	694b      	ldreq	r3, [r1, #20]
 800825c:	600f      	str	r7, [r1, #0]
 800825e:	bf18      	it	ne
 8008260:	2300      	movne	r3, #0
 8008262:	eba6 0807 	sub.w	r8, r6, r7
 8008266:	608b      	str	r3, [r1, #8]
 8008268:	f1b8 0f00 	cmp.w	r8, #0
 800826c:	dde9      	ble.n	8008242 <__sflush_r+0xae>
 800826e:	6a21      	ldr	r1, [r4, #32]
 8008270:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008272:	4643      	mov	r3, r8
 8008274:	463a      	mov	r2, r7
 8008276:	4628      	mov	r0, r5
 8008278:	47b0      	blx	r6
 800827a:	2800      	cmp	r0, #0
 800827c:	dc08      	bgt.n	8008290 <__sflush_r+0xfc>
 800827e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	f04f 30ff 	mov.w	r0, #4294967295
 800828c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008290:	4407      	add	r7, r0
 8008292:	eba8 0800 	sub.w	r8, r8, r0
 8008296:	e7e7      	b.n	8008268 <__sflush_r+0xd4>
 8008298:	20400001 	.word	0x20400001

0800829c <_fflush_r>:
 800829c:	b538      	push	{r3, r4, r5, lr}
 800829e:	690b      	ldr	r3, [r1, #16]
 80082a0:	4605      	mov	r5, r0
 80082a2:	460c      	mov	r4, r1
 80082a4:	b913      	cbnz	r3, 80082ac <_fflush_r+0x10>
 80082a6:	2500      	movs	r5, #0
 80082a8:	4628      	mov	r0, r5
 80082aa:	bd38      	pop	{r3, r4, r5, pc}
 80082ac:	b118      	cbz	r0, 80082b6 <_fflush_r+0x1a>
 80082ae:	6a03      	ldr	r3, [r0, #32]
 80082b0:	b90b      	cbnz	r3, 80082b6 <_fflush_r+0x1a>
 80082b2:	f7fe fb27 	bl	8006904 <__sinit>
 80082b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d0f3      	beq.n	80082a6 <_fflush_r+0xa>
 80082be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082c0:	07d0      	lsls	r0, r2, #31
 80082c2:	d404      	bmi.n	80082ce <_fflush_r+0x32>
 80082c4:	0599      	lsls	r1, r3, #22
 80082c6:	d402      	bmi.n	80082ce <_fflush_r+0x32>
 80082c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ca:	f7fe fc5e 	bl	8006b8a <__retarget_lock_acquire_recursive>
 80082ce:	4628      	mov	r0, r5
 80082d0:	4621      	mov	r1, r4
 80082d2:	f7ff ff5f 	bl	8008194 <__sflush_r>
 80082d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082d8:	07da      	lsls	r2, r3, #31
 80082da:	4605      	mov	r5, r0
 80082dc:	d4e4      	bmi.n	80082a8 <_fflush_r+0xc>
 80082de:	89a3      	ldrh	r3, [r4, #12]
 80082e0:	059b      	lsls	r3, r3, #22
 80082e2:	d4e1      	bmi.n	80082a8 <_fflush_r+0xc>
 80082e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082e6:	f7fe fc51 	bl	8006b8c <__retarget_lock_release_recursive>
 80082ea:	e7dd      	b.n	80082a8 <_fflush_r+0xc>

080082ec <memmove>:
 80082ec:	4288      	cmp	r0, r1
 80082ee:	b510      	push	{r4, lr}
 80082f0:	eb01 0402 	add.w	r4, r1, r2
 80082f4:	d902      	bls.n	80082fc <memmove+0x10>
 80082f6:	4284      	cmp	r4, r0
 80082f8:	4623      	mov	r3, r4
 80082fa:	d807      	bhi.n	800830c <memmove+0x20>
 80082fc:	1e43      	subs	r3, r0, #1
 80082fe:	42a1      	cmp	r1, r4
 8008300:	d008      	beq.n	8008314 <memmove+0x28>
 8008302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800830a:	e7f8      	b.n	80082fe <memmove+0x12>
 800830c:	4402      	add	r2, r0
 800830e:	4601      	mov	r1, r0
 8008310:	428a      	cmp	r2, r1
 8008312:	d100      	bne.n	8008316 <memmove+0x2a>
 8008314:	bd10      	pop	{r4, pc}
 8008316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800831a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800831e:	e7f7      	b.n	8008310 <memmove+0x24>

08008320 <memcpy>:
 8008320:	440a      	add	r2, r1
 8008322:	4291      	cmp	r1, r2
 8008324:	f100 33ff 	add.w	r3, r0, #4294967295
 8008328:	d100      	bne.n	800832c <memcpy+0xc>
 800832a:	4770      	bx	lr
 800832c:	b510      	push	{r4, lr}
 800832e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008332:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008336:	4291      	cmp	r1, r2
 8008338:	d1f9      	bne.n	800832e <memcpy+0xe>
 800833a:	bd10      	pop	{r4, pc}

0800833c <__assert_func>:
 800833c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800833e:	4614      	mov	r4, r2
 8008340:	461a      	mov	r2, r3
 8008342:	4b09      	ldr	r3, [pc, #36]	@ (8008368 <__assert_func+0x2c>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4605      	mov	r5, r0
 8008348:	68d8      	ldr	r0, [r3, #12]
 800834a:	b14c      	cbz	r4, 8008360 <__assert_func+0x24>
 800834c:	4b07      	ldr	r3, [pc, #28]	@ (800836c <__assert_func+0x30>)
 800834e:	9100      	str	r1, [sp, #0]
 8008350:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008354:	4906      	ldr	r1, [pc, #24]	@ (8008370 <__assert_func+0x34>)
 8008356:	462b      	mov	r3, r5
 8008358:	f000 f870 	bl	800843c <fiprintf>
 800835c:	f000 f880 	bl	8008460 <abort>
 8008360:	4b04      	ldr	r3, [pc, #16]	@ (8008374 <__assert_func+0x38>)
 8008362:	461c      	mov	r4, r3
 8008364:	e7f3      	b.n	800834e <__assert_func+0x12>
 8008366:	bf00      	nop
 8008368:	20000020 	.word	0x20000020
 800836c:	08008bd9 	.word	0x08008bd9
 8008370:	08008be6 	.word	0x08008be6
 8008374:	08008c14 	.word	0x08008c14

08008378 <_calloc_r>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	fba1 5402 	umull	r5, r4, r1, r2
 800837e:	b934      	cbnz	r4, 800838e <_calloc_r+0x16>
 8008380:	4629      	mov	r1, r5
 8008382:	f7fd fd71 	bl	8005e68 <_malloc_r>
 8008386:	4606      	mov	r6, r0
 8008388:	b928      	cbnz	r0, 8008396 <_calloc_r+0x1e>
 800838a:	4630      	mov	r0, r6
 800838c:	bd70      	pop	{r4, r5, r6, pc}
 800838e:	220c      	movs	r2, #12
 8008390:	6002      	str	r2, [r0, #0]
 8008392:	2600      	movs	r6, #0
 8008394:	e7f9      	b.n	800838a <_calloc_r+0x12>
 8008396:	462a      	mov	r2, r5
 8008398:	4621      	mov	r1, r4
 800839a:	f7fe fb69 	bl	8006a70 <memset>
 800839e:	e7f4      	b.n	800838a <_calloc_r+0x12>

080083a0 <__ascii_mbtowc>:
 80083a0:	b082      	sub	sp, #8
 80083a2:	b901      	cbnz	r1, 80083a6 <__ascii_mbtowc+0x6>
 80083a4:	a901      	add	r1, sp, #4
 80083a6:	b142      	cbz	r2, 80083ba <__ascii_mbtowc+0x1a>
 80083a8:	b14b      	cbz	r3, 80083be <__ascii_mbtowc+0x1e>
 80083aa:	7813      	ldrb	r3, [r2, #0]
 80083ac:	600b      	str	r3, [r1, #0]
 80083ae:	7812      	ldrb	r2, [r2, #0]
 80083b0:	1e10      	subs	r0, r2, #0
 80083b2:	bf18      	it	ne
 80083b4:	2001      	movne	r0, #1
 80083b6:	b002      	add	sp, #8
 80083b8:	4770      	bx	lr
 80083ba:	4610      	mov	r0, r2
 80083bc:	e7fb      	b.n	80083b6 <__ascii_mbtowc+0x16>
 80083be:	f06f 0001 	mvn.w	r0, #1
 80083c2:	e7f8      	b.n	80083b6 <__ascii_mbtowc+0x16>

080083c4 <_realloc_r>:
 80083c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c8:	4607      	mov	r7, r0
 80083ca:	4614      	mov	r4, r2
 80083cc:	460d      	mov	r5, r1
 80083ce:	b921      	cbnz	r1, 80083da <_realloc_r+0x16>
 80083d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083d4:	4611      	mov	r1, r2
 80083d6:	f7fd bd47 	b.w	8005e68 <_malloc_r>
 80083da:	b92a      	cbnz	r2, 80083e8 <_realloc_r+0x24>
 80083dc:	f7ff f9be 	bl	800775c <_free_r>
 80083e0:	4625      	mov	r5, r4
 80083e2:	4628      	mov	r0, r5
 80083e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e8:	f000 f841 	bl	800846e <_malloc_usable_size_r>
 80083ec:	4284      	cmp	r4, r0
 80083ee:	4606      	mov	r6, r0
 80083f0:	d802      	bhi.n	80083f8 <_realloc_r+0x34>
 80083f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083f6:	d8f4      	bhi.n	80083e2 <_realloc_r+0x1e>
 80083f8:	4621      	mov	r1, r4
 80083fa:	4638      	mov	r0, r7
 80083fc:	f7fd fd34 	bl	8005e68 <_malloc_r>
 8008400:	4680      	mov	r8, r0
 8008402:	b908      	cbnz	r0, 8008408 <_realloc_r+0x44>
 8008404:	4645      	mov	r5, r8
 8008406:	e7ec      	b.n	80083e2 <_realloc_r+0x1e>
 8008408:	42b4      	cmp	r4, r6
 800840a:	4622      	mov	r2, r4
 800840c:	4629      	mov	r1, r5
 800840e:	bf28      	it	cs
 8008410:	4632      	movcs	r2, r6
 8008412:	f7ff ff85 	bl	8008320 <memcpy>
 8008416:	4629      	mov	r1, r5
 8008418:	4638      	mov	r0, r7
 800841a:	f7ff f99f 	bl	800775c <_free_r>
 800841e:	e7f1      	b.n	8008404 <_realloc_r+0x40>

08008420 <__ascii_wctomb>:
 8008420:	4603      	mov	r3, r0
 8008422:	4608      	mov	r0, r1
 8008424:	b141      	cbz	r1, 8008438 <__ascii_wctomb+0x18>
 8008426:	2aff      	cmp	r2, #255	@ 0xff
 8008428:	d904      	bls.n	8008434 <__ascii_wctomb+0x14>
 800842a:	228a      	movs	r2, #138	@ 0x8a
 800842c:	601a      	str	r2, [r3, #0]
 800842e:	f04f 30ff 	mov.w	r0, #4294967295
 8008432:	4770      	bx	lr
 8008434:	700a      	strb	r2, [r1, #0]
 8008436:	2001      	movs	r0, #1
 8008438:	4770      	bx	lr
	...

0800843c <fiprintf>:
 800843c:	b40e      	push	{r1, r2, r3}
 800843e:	b503      	push	{r0, r1, lr}
 8008440:	4601      	mov	r1, r0
 8008442:	ab03      	add	r3, sp, #12
 8008444:	4805      	ldr	r0, [pc, #20]	@ (800845c <fiprintf+0x20>)
 8008446:	f853 2b04 	ldr.w	r2, [r3], #4
 800844a:	6800      	ldr	r0, [r0, #0]
 800844c:	9301      	str	r3, [sp, #4]
 800844e:	f000 f83f 	bl	80084d0 <_vfiprintf_r>
 8008452:	b002      	add	sp, #8
 8008454:	f85d eb04 	ldr.w	lr, [sp], #4
 8008458:	b003      	add	sp, #12
 800845a:	4770      	bx	lr
 800845c:	20000020 	.word	0x20000020

08008460 <abort>:
 8008460:	b508      	push	{r3, lr}
 8008462:	2006      	movs	r0, #6
 8008464:	f000 fa08 	bl	8008878 <raise>
 8008468:	2001      	movs	r0, #1
 800846a:	f7f9 fc1f 	bl	8001cac <_exit>

0800846e <_malloc_usable_size_r>:
 800846e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008472:	1f18      	subs	r0, r3, #4
 8008474:	2b00      	cmp	r3, #0
 8008476:	bfbc      	itt	lt
 8008478:	580b      	ldrlt	r3, [r1, r0]
 800847a:	18c0      	addlt	r0, r0, r3
 800847c:	4770      	bx	lr

0800847e <__sfputc_r>:
 800847e:	6893      	ldr	r3, [r2, #8]
 8008480:	3b01      	subs	r3, #1
 8008482:	2b00      	cmp	r3, #0
 8008484:	b410      	push	{r4}
 8008486:	6093      	str	r3, [r2, #8]
 8008488:	da08      	bge.n	800849c <__sfputc_r+0x1e>
 800848a:	6994      	ldr	r4, [r2, #24]
 800848c:	42a3      	cmp	r3, r4
 800848e:	db01      	blt.n	8008494 <__sfputc_r+0x16>
 8008490:	290a      	cmp	r1, #10
 8008492:	d103      	bne.n	800849c <__sfputc_r+0x1e>
 8008494:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008498:	f000 b932 	b.w	8008700 <__swbuf_r>
 800849c:	6813      	ldr	r3, [r2, #0]
 800849e:	1c58      	adds	r0, r3, #1
 80084a0:	6010      	str	r0, [r2, #0]
 80084a2:	7019      	strb	r1, [r3, #0]
 80084a4:	4608      	mov	r0, r1
 80084a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <__sfputs_r>:
 80084ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ae:	4606      	mov	r6, r0
 80084b0:	460f      	mov	r7, r1
 80084b2:	4614      	mov	r4, r2
 80084b4:	18d5      	adds	r5, r2, r3
 80084b6:	42ac      	cmp	r4, r5
 80084b8:	d101      	bne.n	80084be <__sfputs_r+0x12>
 80084ba:	2000      	movs	r0, #0
 80084bc:	e007      	b.n	80084ce <__sfputs_r+0x22>
 80084be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c2:	463a      	mov	r2, r7
 80084c4:	4630      	mov	r0, r6
 80084c6:	f7ff ffda 	bl	800847e <__sfputc_r>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	d1f3      	bne.n	80084b6 <__sfputs_r+0xa>
 80084ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080084d0 <_vfiprintf_r>:
 80084d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d4:	460d      	mov	r5, r1
 80084d6:	b09d      	sub	sp, #116	@ 0x74
 80084d8:	4614      	mov	r4, r2
 80084da:	4698      	mov	r8, r3
 80084dc:	4606      	mov	r6, r0
 80084de:	b118      	cbz	r0, 80084e8 <_vfiprintf_r+0x18>
 80084e0:	6a03      	ldr	r3, [r0, #32]
 80084e2:	b90b      	cbnz	r3, 80084e8 <_vfiprintf_r+0x18>
 80084e4:	f7fe fa0e 	bl	8006904 <__sinit>
 80084e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084ea:	07d9      	lsls	r1, r3, #31
 80084ec:	d405      	bmi.n	80084fa <_vfiprintf_r+0x2a>
 80084ee:	89ab      	ldrh	r3, [r5, #12]
 80084f0:	059a      	lsls	r2, r3, #22
 80084f2:	d402      	bmi.n	80084fa <_vfiprintf_r+0x2a>
 80084f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084f6:	f7fe fb48 	bl	8006b8a <__retarget_lock_acquire_recursive>
 80084fa:	89ab      	ldrh	r3, [r5, #12]
 80084fc:	071b      	lsls	r3, r3, #28
 80084fe:	d501      	bpl.n	8008504 <_vfiprintf_r+0x34>
 8008500:	692b      	ldr	r3, [r5, #16]
 8008502:	b99b      	cbnz	r3, 800852c <_vfiprintf_r+0x5c>
 8008504:	4629      	mov	r1, r5
 8008506:	4630      	mov	r0, r6
 8008508:	f000 f938 	bl	800877c <__swsetup_r>
 800850c:	b170      	cbz	r0, 800852c <_vfiprintf_r+0x5c>
 800850e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008510:	07dc      	lsls	r4, r3, #31
 8008512:	d504      	bpl.n	800851e <_vfiprintf_r+0x4e>
 8008514:	f04f 30ff 	mov.w	r0, #4294967295
 8008518:	b01d      	add	sp, #116	@ 0x74
 800851a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851e:	89ab      	ldrh	r3, [r5, #12]
 8008520:	0598      	lsls	r0, r3, #22
 8008522:	d4f7      	bmi.n	8008514 <_vfiprintf_r+0x44>
 8008524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008526:	f7fe fb31 	bl	8006b8c <__retarget_lock_release_recursive>
 800852a:	e7f3      	b.n	8008514 <_vfiprintf_r+0x44>
 800852c:	2300      	movs	r3, #0
 800852e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008530:	2320      	movs	r3, #32
 8008532:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008536:	f8cd 800c 	str.w	r8, [sp, #12]
 800853a:	2330      	movs	r3, #48	@ 0x30
 800853c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80086ec <_vfiprintf_r+0x21c>
 8008540:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008544:	f04f 0901 	mov.w	r9, #1
 8008548:	4623      	mov	r3, r4
 800854a:	469a      	mov	sl, r3
 800854c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008550:	b10a      	cbz	r2, 8008556 <_vfiprintf_r+0x86>
 8008552:	2a25      	cmp	r2, #37	@ 0x25
 8008554:	d1f9      	bne.n	800854a <_vfiprintf_r+0x7a>
 8008556:	ebba 0b04 	subs.w	fp, sl, r4
 800855a:	d00b      	beq.n	8008574 <_vfiprintf_r+0xa4>
 800855c:	465b      	mov	r3, fp
 800855e:	4622      	mov	r2, r4
 8008560:	4629      	mov	r1, r5
 8008562:	4630      	mov	r0, r6
 8008564:	f7ff ffa2 	bl	80084ac <__sfputs_r>
 8008568:	3001      	adds	r0, #1
 800856a:	f000 80a7 	beq.w	80086bc <_vfiprintf_r+0x1ec>
 800856e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008570:	445a      	add	r2, fp
 8008572:	9209      	str	r2, [sp, #36]	@ 0x24
 8008574:	f89a 3000 	ldrb.w	r3, [sl]
 8008578:	2b00      	cmp	r3, #0
 800857a:	f000 809f 	beq.w	80086bc <_vfiprintf_r+0x1ec>
 800857e:	2300      	movs	r3, #0
 8008580:	f04f 32ff 	mov.w	r2, #4294967295
 8008584:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008588:	f10a 0a01 	add.w	sl, sl, #1
 800858c:	9304      	str	r3, [sp, #16]
 800858e:	9307      	str	r3, [sp, #28]
 8008590:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008594:	931a      	str	r3, [sp, #104]	@ 0x68
 8008596:	4654      	mov	r4, sl
 8008598:	2205      	movs	r2, #5
 800859a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800859e:	4853      	ldr	r0, [pc, #332]	@ (80086ec <_vfiprintf_r+0x21c>)
 80085a0:	f7f7 fe4e 	bl	8000240 <memchr>
 80085a4:	9a04      	ldr	r2, [sp, #16]
 80085a6:	b9d8      	cbnz	r0, 80085e0 <_vfiprintf_r+0x110>
 80085a8:	06d1      	lsls	r1, r2, #27
 80085aa:	bf44      	itt	mi
 80085ac:	2320      	movmi	r3, #32
 80085ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085b2:	0713      	lsls	r3, r2, #28
 80085b4:	bf44      	itt	mi
 80085b6:	232b      	movmi	r3, #43	@ 0x2b
 80085b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085bc:	f89a 3000 	ldrb.w	r3, [sl]
 80085c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085c2:	d015      	beq.n	80085f0 <_vfiprintf_r+0x120>
 80085c4:	9a07      	ldr	r2, [sp, #28]
 80085c6:	4654      	mov	r4, sl
 80085c8:	2000      	movs	r0, #0
 80085ca:	f04f 0c0a 	mov.w	ip, #10
 80085ce:	4621      	mov	r1, r4
 80085d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085d4:	3b30      	subs	r3, #48	@ 0x30
 80085d6:	2b09      	cmp	r3, #9
 80085d8:	d94b      	bls.n	8008672 <_vfiprintf_r+0x1a2>
 80085da:	b1b0      	cbz	r0, 800860a <_vfiprintf_r+0x13a>
 80085dc:	9207      	str	r2, [sp, #28]
 80085de:	e014      	b.n	800860a <_vfiprintf_r+0x13a>
 80085e0:	eba0 0308 	sub.w	r3, r0, r8
 80085e4:	fa09 f303 	lsl.w	r3, r9, r3
 80085e8:	4313      	orrs	r3, r2
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	46a2      	mov	sl, r4
 80085ee:	e7d2      	b.n	8008596 <_vfiprintf_r+0xc6>
 80085f0:	9b03      	ldr	r3, [sp, #12]
 80085f2:	1d19      	adds	r1, r3, #4
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	9103      	str	r1, [sp, #12]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	bfbb      	ittet	lt
 80085fc:	425b      	neglt	r3, r3
 80085fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008602:	9307      	strge	r3, [sp, #28]
 8008604:	9307      	strlt	r3, [sp, #28]
 8008606:	bfb8      	it	lt
 8008608:	9204      	strlt	r2, [sp, #16]
 800860a:	7823      	ldrb	r3, [r4, #0]
 800860c:	2b2e      	cmp	r3, #46	@ 0x2e
 800860e:	d10a      	bne.n	8008626 <_vfiprintf_r+0x156>
 8008610:	7863      	ldrb	r3, [r4, #1]
 8008612:	2b2a      	cmp	r3, #42	@ 0x2a
 8008614:	d132      	bne.n	800867c <_vfiprintf_r+0x1ac>
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	1d1a      	adds	r2, r3, #4
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	9203      	str	r2, [sp, #12]
 800861e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008622:	3402      	adds	r4, #2
 8008624:	9305      	str	r3, [sp, #20]
 8008626:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80086fc <_vfiprintf_r+0x22c>
 800862a:	7821      	ldrb	r1, [r4, #0]
 800862c:	2203      	movs	r2, #3
 800862e:	4650      	mov	r0, sl
 8008630:	f7f7 fe06 	bl	8000240 <memchr>
 8008634:	b138      	cbz	r0, 8008646 <_vfiprintf_r+0x176>
 8008636:	9b04      	ldr	r3, [sp, #16]
 8008638:	eba0 000a 	sub.w	r0, r0, sl
 800863c:	2240      	movs	r2, #64	@ 0x40
 800863e:	4082      	lsls	r2, r0
 8008640:	4313      	orrs	r3, r2
 8008642:	3401      	adds	r4, #1
 8008644:	9304      	str	r3, [sp, #16]
 8008646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800864a:	4829      	ldr	r0, [pc, #164]	@ (80086f0 <_vfiprintf_r+0x220>)
 800864c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008650:	2206      	movs	r2, #6
 8008652:	f7f7 fdf5 	bl	8000240 <memchr>
 8008656:	2800      	cmp	r0, #0
 8008658:	d03f      	beq.n	80086da <_vfiprintf_r+0x20a>
 800865a:	4b26      	ldr	r3, [pc, #152]	@ (80086f4 <_vfiprintf_r+0x224>)
 800865c:	bb1b      	cbnz	r3, 80086a6 <_vfiprintf_r+0x1d6>
 800865e:	9b03      	ldr	r3, [sp, #12]
 8008660:	3307      	adds	r3, #7
 8008662:	f023 0307 	bic.w	r3, r3, #7
 8008666:	3308      	adds	r3, #8
 8008668:	9303      	str	r3, [sp, #12]
 800866a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800866c:	443b      	add	r3, r7
 800866e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008670:	e76a      	b.n	8008548 <_vfiprintf_r+0x78>
 8008672:	fb0c 3202 	mla	r2, ip, r2, r3
 8008676:	460c      	mov	r4, r1
 8008678:	2001      	movs	r0, #1
 800867a:	e7a8      	b.n	80085ce <_vfiprintf_r+0xfe>
 800867c:	2300      	movs	r3, #0
 800867e:	3401      	adds	r4, #1
 8008680:	9305      	str	r3, [sp, #20]
 8008682:	4619      	mov	r1, r3
 8008684:	f04f 0c0a 	mov.w	ip, #10
 8008688:	4620      	mov	r0, r4
 800868a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800868e:	3a30      	subs	r2, #48	@ 0x30
 8008690:	2a09      	cmp	r2, #9
 8008692:	d903      	bls.n	800869c <_vfiprintf_r+0x1cc>
 8008694:	2b00      	cmp	r3, #0
 8008696:	d0c6      	beq.n	8008626 <_vfiprintf_r+0x156>
 8008698:	9105      	str	r1, [sp, #20]
 800869a:	e7c4      	b.n	8008626 <_vfiprintf_r+0x156>
 800869c:	fb0c 2101 	mla	r1, ip, r1, r2
 80086a0:	4604      	mov	r4, r0
 80086a2:	2301      	movs	r3, #1
 80086a4:	e7f0      	b.n	8008688 <_vfiprintf_r+0x1b8>
 80086a6:	ab03      	add	r3, sp, #12
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	462a      	mov	r2, r5
 80086ac:	4b12      	ldr	r3, [pc, #72]	@ (80086f8 <_vfiprintf_r+0x228>)
 80086ae:	a904      	add	r1, sp, #16
 80086b0:	4630      	mov	r0, r6
 80086b2:	f7fd fcf5 	bl	80060a0 <_printf_float>
 80086b6:	4607      	mov	r7, r0
 80086b8:	1c78      	adds	r0, r7, #1
 80086ba:	d1d6      	bne.n	800866a <_vfiprintf_r+0x19a>
 80086bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086be:	07d9      	lsls	r1, r3, #31
 80086c0:	d405      	bmi.n	80086ce <_vfiprintf_r+0x1fe>
 80086c2:	89ab      	ldrh	r3, [r5, #12]
 80086c4:	059a      	lsls	r2, r3, #22
 80086c6:	d402      	bmi.n	80086ce <_vfiprintf_r+0x1fe>
 80086c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086ca:	f7fe fa5f 	bl	8006b8c <__retarget_lock_release_recursive>
 80086ce:	89ab      	ldrh	r3, [r5, #12]
 80086d0:	065b      	lsls	r3, r3, #25
 80086d2:	f53f af1f 	bmi.w	8008514 <_vfiprintf_r+0x44>
 80086d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086d8:	e71e      	b.n	8008518 <_vfiprintf_r+0x48>
 80086da:	ab03      	add	r3, sp, #12
 80086dc:	9300      	str	r3, [sp, #0]
 80086de:	462a      	mov	r2, r5
 80086e0:	4b05      	ldr	r3, [pc, #20]	@ (80086f8 <_vfiprintf_r+0x228>)
 80086e2:	a904      	add	r1, sp, #16
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7fd ff63 	bl	80065b0 <_printf_i>
 80086ea:	e7e4      	b.n	80086b6 <_vfiprintf_r+0x1e6>
 80086ec:	08008bbe 	.word	0x08008bbe
 80086f0:	08008bc8 	.word	0x08008bc8
 80086f4:	080060a1 	.word	0x080060a1
 80086f8:	080084ad 	.word	0x080084ad
 80086fc:	08008bc4 	.word	0x08008bc4

08008700 <__swbuf_r>:
 8008700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008702:	460e      	mov	r6, r1
 8008704:	4614      	mov	r4, r2
 8008706:	4605      	mov	r5, r0
 8008708:	b118      	cbz	r0, 8008712 <__swbuf_r+0x12>
 800870a:	6a03      	ldr	r3, [r0, #32]
 800870c:	b90b      	cbnz	r3, 8008712 <__swbuf_r+0x12>
 800870e:	f7fe f8f9 	bl	8006904 <__sinit>
 8008712:	69a3      	ldr	r3, [r4, #24]
 8008714:	60a3      	str	r3, [r4, #8]
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	071a      	lsls	r2, r3, #28
 800871a:	d501      	bpl.n	8008720 <__swbuf_r+0x20>
 800871c:	6923      	ldr	r3, [r4, #16]
 800871e:	b943      	cbnz	r3, 8008732 <__swbuf_r+0x32>
 8008720:	4621      	mov	r1, r4
 8008722:	4628      	mov	r0, r5
 8008724:	f000 f82a 	bl	800877c <__swsetup_r>
 8008728:	b118      	cbz	r0, 8008732 <__swbuf_r+0x32>
 800872a:	f04f 37ff 	mov.w	r7, #4294967295
 800872e:	4638      	mov	r0, r7
 8008730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	6922      	ldr	r2, [r4, #16]
 8008736:	1a98      	subs	r0, r3, r2
 8008738:	6963      	ldr	r3, [r4, #20]
 800873a:	b2f6      	uxtb	r6, r6
 800873c:	4283      	cmp	r3, r0
 800873e:	4637      	mov	r7, r6
 8008740:	dc05      	bgt.n	800874e <__swbuf_r+0x4e>
 8008742:	4621      	mov	r1, r4
 8008744:	4628      	mov	r0, r5
 8008746:	f7ff fda9 	bl	800829c <_fflush_r>
 800874a:	2800      	cmp	r0, #0
 800874c:	d1ed      	bne.n	800872a <__swbuf_r+0x2a>
 800874e:	68a3      	ldr	r3, [r4, #8]
 8008750:	3b01      	subs	r3, #1
 8008752:	60a3      	str	r3, [r4, #8]
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	1c5a      	adds	r2, r3, #1
 8008758:	6022      	str	r2, [r4, #0]
 800875a:	701e      	strb	r6, [r3, #0]
 800875c:	6962      	ldr	r2, [r4, #20]
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	429a      	cmp	r2, r3
 8008762:	d004      	beq.n	800876e <__swbuf_r+0x6e>
 8008764:	89a3      	ldrh	r3, [r4, #12]
 8008766:	07db      	lsls	r3, r3, #31
 8008768:	d5e1      	bpl.n	800872e <__swbuf_r+0x2e>
 800876a:	2e0a      	cmp	r6, #10
 800876c:	d1df      	bne.n	800872e <__swbuf_r+0x2e>
 800876e:	4621      	mov	r1, r4
 8008770:	4628      	mov	r0, r5
 8008772:	f7ff fd93 	bl	800829c <_fflush_r>
 8008776:	2800      	cmp	r0, #0
 8008778:	d0d9      	beq.n	800872e <__swbuf_r+0x2e>
 800877a:	e7d6      	b.n	800872a <__swbuf_r+0x2a>

0800877c <__swsetup_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4b29      	ldr	r3, [pc, #164]	@ (8008824 <__swsetup_r+0xa8>)
 8008780:	4605      	mov	r5, r0
 8008782:	6818      	ldr	r0, [r3, #0]
 8008784:	460c      	mov	r4, r1
 8008786:	b118      	cbz	r0, 8008790 <__swsetup_r+0x14>
 8008788:	6a03      	ldr	r3, [r0, #32]
 800878a:	b90b      	cbnz	r3, 8008790 <__swsetup_r+0x14>
 800878c:	f7fe f8ba 	bl	8006904 <__sinit>
 8008790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008794:	0719      	lsls	r1, r3, #28
 8008796:	d422      	bmi.n	80087de <__swsetup_r+0x62>
 8008798:	06da      	lsls	r2, r3, #27
 800879a:	d407      	bmi.n	80087ac <__swsetup_r+0x30>
 800879c:	2209      	movs	r2, #9
 800879e:	602a      	str	r2, [r5, #0]
 80087a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087a4:	81a3      	strh	r3, [r4, #12]
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295
 80087aa:	e033      	b.n	8008814 <__swsetup_r+0x98>
 80087ac:	0758      	lsls	r0, r3, #29
 80087ae:	d512      	bpl.n	80087d6 <__swsetup_r+0x5a>
 80087b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087b2:	b141      	cbz	r1, 80087c6 <__swsetup_r+0x4a>
 80087b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087b8:	4299      	cmp	r1, r3
 80087ba:	d002      	beq.n	80087c2 <__swsetup_r+0x46>
 80087bc:	4628      	mov	r0, r5
 80087be:	f7fe ffcd 	bl	800775c <_free_r>
 80087c2:	2300      	movs	r3, #0
 80087c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80087c6:	89a3      	ldrh	r3, [r4, #12]
 80087c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087cc:	81a3      	strh	r3, [r4, #12]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6063      	str	r3, [r4, #4]
 80087d2:	6923      	ldr	r3, [r4, #16]
 80087d4:	6023      	str	r3, [r4, #0]
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	f043 0308 	orr.w	r3, r3, #8
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	6923      	ldr	r3, [r4, #16]
 80087e0:	b94b      	cbnz	r3, 80087f6 <__swsetup_r+0x7a>
 80087e2:	89a3      	ldrh	r3, [r4, #12]
 80087e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087ec:	d003      	beq.n	80087f6 <__swsetup_r+0x7a>
 80087ee:	4621      	mov	r1, r4
 80087f0:	4628      	mov	r0, r5
 80087f2:	f000 f883 	bl	80088fc <__smakebuf_r>
 80087f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fa:	f013 0201 	ands.w	r2, r3, #1
 80087fe:	d00a      	beq.n	8008816 <__swsetup_r+0x9a>
 8008800:	2200      	movs	r2, #0
 8008802:	60a2      	str	r2, [r4, #8]
 8008804:	6962      	ldr	r2, [r4, #20]
 8008806:	4252      	negs	r2, r2
 8008808:	61a2      	str	r2, [r4, #24]
 800880a:	6922      	ldr	r2, [r4, #16]
 800880c:	b942      	cbnz	r2, 8008820 <__swsetup_r+0xa4>
 800880e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008812:	d1c5      	bne.n	80087a0 <__swsetup_r+0x24>
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	0799      	lsls	r1, r3, #30
 8008818:	bf58      	it	pl
 800881a:	6962      	ldrpl	r2, [r4, #20]
 800881c:	60a2      	str	r2, [r4, #8]
 800881e:	e7f4      	b.n	800880a <__swsetup_r+0x8e>
 8008820:	2000      	movs	r0, #0
 8008822:	e7f7      	b.n	8008814 <__swsetup_r+0x98>
 8008824:	20000020 	.word	0x20000020

08008828 <_raise_r>:
 8008828:	291f      	cmp	r1, #31
 800882a:	b538      	push	{r3, r4, r5, lr}
 800882c:	4605      	mov	r5, r0
 800882e:	460c      	mov	r4, r1
 8008830:	d904      	bls.n	800883c <_raise_r+0x14>
 8008832:	2316      	movs	r3, #22
 8008834:	6003      	str	r3, [r0, #0]
 8008836:	f04f 30ff 	mov.w	r0, #4294967295
 800883a:	bd38      	pop	{r3, r4, r5, pc}
 800883c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800883e:	b112      	cbz	r2, 8008846 <_raise_r+0x1e>
 8008840:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008844:	b94b      	cbnz	r3, 800885a <_raise_r+0x32>
 8008846:	4628      	mov	r0, r5
 8008848:	f000 f830 	bl	80088ac <_getpid_r>
 800884c:	4622      	mov	r2, r4
 800884e:	4601      	mov	r1, r0
 8008850:	4628      	mov	r0, r5
 8008852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008856:	f000 b817 	b.w	8008888 <_kill_r>
 800885a:	2b01      	cmp	r3, #1
 800885c:	d00a      	beq.n	8008874 <_raise_r+0x4c>
 800885e:	1c59      	adds	r1, r3, #1
 8008860:	d103      	bne.n	800886a <_raise_r+0x42>
 8008862:	2316      	movs	r3, #22
 8008864:	6003      	str	r3, [r0, #0]
 8008866:	2001      	movs	r0, #1
 8008868:	e7e7      	b.n	800883a <_raise_r+0x12>
 800886a:	2100      	movs	r1, #0
 800886c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008870:	4620      	mov	r0, r4
 8008872:	4798      	blx	r3
 8008874:	2000      	movs	r0, #0
 8008876:	e7e0      	b.n	800883a <_raise_r+0x12>

08008878 <raise>:
 8008878:	4b02      	ldr	r3, [pc, #8]	@ (8008884 <raise+0xc>)
 800887a:	4601      	mov	r1, r0
 800887c:	6818      	ldr	r0, [r3, #0]
 800887e:	f7ff bfd3 	b.w	8008828 <_raise_r>
 8008882:	bf00      	nop
 8008884:	20000020 	.word	0x20000020

08008888 <_kill_r>:
 8008888:	b538      	push	{r3, r4, r5, lr}
 800888a:	4d07      	ldr	r5, [pc, #28]	@ (80088a8 <_kill_r+0x20>)
 800888c:	2300      	movs	r3, #0
 800888e:	4604      	mov	r4, r0
 8008890:	4608      	mov	r0, r1
 8008892:	4611      	mov	r1, r2
 8008894:	602b      	str	r3, [r5, #0]
 8008896:	f7f9 f9f9 	bl	8001c8c <_kill>
 800889a:	1c43      	adds	r3, r0, #1
 800889c:	d102      	bne.n	80088a4 <_kill_r+0x1c>
 800889e:	682b      	ldr	r3, [r5, #0]
 80088a0:	b103      	cbz	r3, 80088a4 <_kill_r+0x1c>
 80088a2:	6023      	str	r3, [r4, #0]
 80088a4:	bd38      	pop	{r3, r4, r5, pc}
 80088a6:	bf00      	nop
 80088a8:	200006bc 	.word	0x200006bc

080088ac <_getpid_r>:
 80088ac:	f7f9 b9e6 	b.w	8001c7c <_getpid>

080088b0 <__swhatbuf_r>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	460c      	mov	r4, r1
 80088b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b8:	2900      	cmp	r1, #0
 80088ba:	b096      	sub	sp, #88	@ 0x58
 80088bc:	4615      	mov	r5, r2
 80088be:	461e      	mov	r6, r3
 80088c0:	da0d      	bge.n	80088de <__swhatbuf_r+0x2e>
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088c8:	f04f 0100 	mov.w	r1, #0
 80088cc:	bf14      	ite	ne
 80088ce:	2340      	movne	r3, #64	@ 0x40
 80088d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80088d4:	2000      	movs	r0, #0
 80088d6:	6031      	str	r1, [r6, #0]
 80088d8:	602b      	str	r3, [r5, #0]
 80088da:	b016      	add	sp, #88	@ 0x58
 80088dc:	bd70      	pop	{r4, r5, r6, pc}
 80088de:	466a      	mov	r2, sp
 80088e0:	f000 f848 	bl	8008974 <_fstat_r>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	dbec      	blt.n	80088c2 <__swhatbuf_r+0x12>
 80088e8:	9901      	ldr	r1, [sp, #4]
 80088ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80088ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80088f2:	4259      	negs	r1, r3
 80088f4:	4159      	adcs	r1, r3
 80088f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088fa:	e7eb      	b.n	80088d4 <__swhatbuf_r+0x24>

080088fc <__smakebuf_r>:
 80088fc:	898b      	ldrh	r3, [r1, #12]
 80088fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008900:	079d      	lsls	r5, r3, #30
 8008902:	4606      	mov	r6, r0
 8008904:	460c      	mov	r4, r1
 8008906:	d507      	bpl.n	8008918 <__smakebuf_r+0x1c>
 8008908:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800890c:	6023      	str	r3, [r4, #0]
 800890e:	6123      	str	r3, [r4, #16]
 8008910:	2301      	movs	r3, #1
 8008912:	6163      	str	r3, [r4, #20]
 8008914:	b003      	add	sp, #12
 8008916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008918:	ab01      	add	r3, sp, #4
 800891a:	466a      	mov	r2, sp
 800891c:	f7ff ffc8 	bl	80088b0 <__swhatbuf_r>
 8008920:	9f00      	ldr	r7, [sp, #0]
 8008922:	4605      	mov	r5, r0
 8008924:	4639      	mov	r1, r7
 8008926:	4630      	mov	r0, r6
 8008928:	f7fd fa9e 	bl	8005e68 <_malloc_r>
 800892c:	b948      	cbnz	r0, 8008942 <__smakebuf_r+0x46>
 800892e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008932:	059a      	lsls	r2, r3, #22
 8008934:	d4ee      	bmi.n	8008914 <__smakebuf_r+0x18>
 8008936:	f023 0303 	bic.w	r3, r3, #3
 800893a:	f043 0302 	orr.w	r3, r3, #2
 800893e:	81a3      	strh	r3, [r4, #12]
 8008940:	e7e2      	b.n	8008908 <__smakebuf_r+0xc>
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	6020      	str	r0, [r4, #0]
 8008946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	9b01      	ldr	r3, [sp, #4]
 800894e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008952:	b15b      	cbz	r3, 800896c <__smakebuf_r+0x70>
 8008954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008958:	4630      	mov	r0, r6
 800895a:	f000 f81d 	bl	8008998 <_isatty_r>
 800895e:	b128      	cbz	r0, 800896c <__smakebuf_r+0x70>
 8008960:	89a3      	ldrh	r3, [r4, #12]
 8008962:	f023 0303 	bic.w	r3, r3, #3
 8008966:	f043 0301 	orr.w	r3, r3, #1
 800896a:	81a3      	strh	r3, [r4, #12]
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	431d      	orrs	r5, r3
 8008970:	81a5      	strh	r5, [r4, #12]
 8008972:	e7cf      	b.n	8008914 <__smakebuf_r+0x18>

08008974 <_fstat_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4d07      	ldr	r5, [pc, #28]	@ (8008994 <_fstat_r+0x20>)
 8008978:	2300      	movs	r3, #0
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	4611      	mov	r1, r2
 8008980:	602b      	str	r3, [r5, #0]
 8008982:	f7f9 f9e3 	bl	8001d4c <_fstat>
 8008986:	1c43      	adds	r3, r0, #1
 8008988:	d102      	bne.n	8008990 <_fstat_r+0x1c>
 800898a:	682b      	ldr	r3, [r5, #0]
 800898c:	b103      	cbz	r3, 8008990 <_fstat_r+0x1c>
 800898e:	6023      	str	r3, [r4, #0]
 8008990:	bd38      	pop	{r3, r4, r5, pc}
 8008992:	bf00      	nop
 8008994:	200006bc 	.word	0x200006bc

08008998 <_isatty_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4d06      	ldr	r5, [pc, #24]	@ (80089b4 <_isatty_r+0x1c>)
 800899c:	2300      	movs	r3, #0
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	602b      	str	r3, [r5, #0]
 80089a4:	f7f9 f9e2 	bl	8001d6c <_isatty>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_isatty_r+0x1a>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_isatty_r+0x1a>
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	200006bc 	.word	0x200006bc

080089b8 <_init>:
 80089b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ba:	bf00      	nop
 80089bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089be:	bc08      	pop	{r3}
 80089c0:	469e      	mov	lr, r3
 80089c2:	4770      	bx	lr

080089c4 <_fini>:
 80089c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c6:	bf00      	nop
 80089c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089ca:	bc08      	pop	{r3}
 80089cc:	469e      	mov	lr, r3
 80089ce:	4770      	bx	lr
