A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     1


MACRO ASSEMBLER A51 V8.00d
OBJECT MODULE PLACED IN main.OBJ
ASSEMBLER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\a51.exe main.asm XR GEN DB EP NOMOD51

LOC  OBJ            LINE     SOURCE

                       1     $nomod51         ;to suppress the pre-defined addresses by keil
                       2     ;$include (C8051F020.H) ; to declare the device peripherals with it's addresses
                +1     3     
                +1     4     
                +1     5     
                +1     6     
                +1     7     
                +1     8     
                +1     9     
                +1    10     
                +1    11     
                +1    12     
                +1    13     
                +1    14     
                +1    15     
                +1    16     
  0080          +1    17     sfr P0       =  0x80;   /* PORT 0                                                  */   
  0081          +1    18     sfr SP       =  0x81;   /* STACK POINTER                                           */
  0082          +1    19     sfr DPL      =  0x82;   /* DATA POINTER - LOW BYTE                                 */
  0083          +1    20     sfr DPH      =  0x83;   /* DATA POINTER - HIGH BYTE                                */
  0084          +1    21     sfr P4       =  0x84;   /* PORT 4                                                          
                                                                                                    */
  0085          +1    22     sfr P5       =  0x85;   /* PORT 5                                                  */
  0086          +1    23     sfr P6       =  0x86;   /* PORT 6                                                          
                                                                                                    */                  
                                                                                                               
  0087          +1    24     sfr PCON     =  0x87;   /* POWER CONTROL                                           */
  0088          +1    25     sfr TCON     =  0x88;   /* TIMER CONTROL                                           */
  0089          +1    26     sfr TMOD     =  0x89;   /* TIMER MODE                                              */
  008A          +1    27     sfr TL0      =  0x8A;   /* TIMER 0 - LOW BYTE                                      */
  008B          +1    28     sfr TL1      =  0x8B;   /* TIMER 1 - LOW BYTE                                      */
  008C          +1    29     sfr TH0      =  0x8C;   /* TIMER 0 - HIGH BYTE                                     */   
  008D          +1    30     sfr TH1      =  0x8D;   /* TIMER 1 - HIGH BYTE                                     */
  008E          +1    31     sfr CKCON    =  0x8E;   /* CLOCK CONTROL                                           */
  008F          +1    32     sfr PSCTL    =  0x8F;   /* PROGRAM STORE R/W CONTROL                               */
  0090          +1    33     sfr P1       =  0x90;   /* PORT 1                                                  */
  0091          +1    34     sfr TMR3CN   =  0x91;   /* TIMER 3 CONTROL                                         */
  0092          +1    35     sfr TMR3RLL  =  0x92;   /* TIMER 3 RELOAD REGISTER - LOW BYTE                      */
  0093          +1    36     sfr TMR3RLH  =  0x93;   /* TIMER 3 RELOAD REGISTER - HIGH BYTE                     */
  0094          +1    37     sfr TMR3L    =  0x94;   /* TIMER 3 - LOW BYTE                                      */
  0095          +1    38     sfr TMR3H    =  0x95;   /* TIMER 3 - HIGH BYTE                                     */
  0096          +1    39     sfr P7           =  0x96;   /* PORT 7                                                  */
  0098          +1    40     sfr SCON0    =  0x98;   /* SERIAL PORT 0 CONTROL                                   */
  0099          +1    41     sfr SBUF0    =  0x99;   /* SERIAL PORT 0 BUFFER                                    */
  009A          +1    42     sfr SPI0CFG  =  0x9A;   /* SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION             */
  009B          +1    43     sfr SPI0DAT  =  0x9B;   /* SERIAL PERIPHERAL INTERFACE 0 DATA                      */
  009C          +1    44     sfr ADC1     =  0x9C;   /* ADC 1 DATA                                              */
  009D          +1    45     sfr SPI0CKR  =  0x9D;   /* SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL        */
  009E          +1    46     sfr CPT0CN   =  0x9E;   /* COMPARATOR 0 CONTROL                                    */
  009F          +1    47     sfr CPT1CN   =  0x9F;   /* COMPARATOR 1 CONTROL                                    */
  00A0          +1    48     sfr P2       =  0xA0;   /* PORT 2                                                  */
  00A1          +1    49     sfr EMI0TC   =  0xA1;   /* EMIF TIMING CONTROL                                     */
  00A3          +1    50     sfr EMI0CF   =  0xA3;   /* EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION          */
  00A4          +1    51     sfr P0MDOUT  =  0xA4;   /* PORT 0 OUTPUT MODE CONFIGURATION                        */
  00A5          +1    52     sfr P1MDOUT  =  0xA5;   /* PORT 1 OUTPUT MODE CONFIGURATION                        */
  00A6          +1    53     sfr P2MDOUT  =  0xA6;   /* PORT 2 OUTPUT MODE CONFIGURATION                        */
  00A7          +1    54     sfr P3MDOUT  =  0xA7;   /* PORT 3 OUTPUT MODE CONFIGURATION                        */
  00A8          +1    55     sfr IE       =  0xA8;   /* INTERRUPT ENABLE                                        */
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     2

  00A9          +1    56     sfr SADDR0   =  0xA9;   /* SERIAL PORT 0 SLAVE ADDRESS                             */
  00AA          +1    57     sfr ADC1CN   =  0xAA;   /* ADC 1 CONTROL                                           */
  00AB          +1    58     sfr ADC1CF   =  0xAB;   /* ADC 1 ANALOG MUX CONFIGURATION                          */
  00AC          +1    59     sfr AMX1SL   =  0xAC;   /* ADC 1 ANALOG MUX CHANNEL SELECT                         */
  00AD          +1    60     sfr P3IF     =  0xAD;   /* PORT 3 EXTERNAL INTERRUPT FLAGS                         */
  00AE          +1    61     sfr SADEN1   =  0xAE;   /* SERIAL PORT 1 SLAVE ADDRESS MASK                        */
  00AF          +1    62     sfr EMI0CN   =  0xAF;   /* EXTERNAL MEMORY INTERFACE CONTROL                       */
  00B0          +1    63     sfr P3       =  0xB0;   /* PORT 3                                                  */
  00B1          +1    64     sfr OSCXCN   =  0xB1;   /* EXTERNAL OSCILLATOR CONTROL                             */
  00B2          +1    65     sfr OSCICN   =  0xB2;   /* INTERNAL OSCILLATOR CONTROL                             */
  00B5          +1    66     sfr P74OUT   =  0xB5;   /* PORTS 4 - 7 OUTPUT MODE                                 */
  00B6          +1    67     sfr FLSCL    =  0xB6;   /* FLASH MEMORY TIMING PRESCALER                           */
  00B7          +1    68     sfr FLACL    =  0xB7;   /* FLASH ACESS LIMIT                                       */
  00B8          +1    69     sfr IP       =  0xB8;   /* INTERRUPT PRIORITY                                      */
  00B9          +1    70     sfr SADEN0   =  0xB9;   /* SERIAL PORT 0 SLAVE ADDRESS MASK                        */
  00BA          +1    71     sfr AMX0CF   =  0xBA;   /* ADC 0 MUX CONFIGURATION                                 */
  00BB          +1    72     sfr AMX0SL   =  0xBB;   /* ADC 0 MUX CHANNEL SELECTION                             */
  00BC          +1    73     sfr ADC0CF   =  0xBC;   /* ADC 0 CONFIGURATION                                     */
  00BD          +1    74     sfr P1MDIN   =  0xBD;   /* PORT 1 INPUT MODE                                       */
  00BE          +1    75     sfr ADC0L    =  0xBE;   /* ADC 0 DATA - LOW BYTE                                   */
  00BF          +1    76     sfr ADC0H    =  0xBF;   /* ADC 0 DATA - HIGH BYTE                                  */
  00C0          +1    77     sfr SMB0CN   =  0xC0;   /* SMBUS 0 CONTROL                                         */
  00C1          +1    78     sfr SMB0STA  =  0xC1;   /* SMBUS 0 STATUS                                          */
  00C2          +1    79     sfr SMB0DAT  =  0xC2;   /* SMBUS 0 DATA                                            */
  00C3          +1    80     sfr SMB0ADR  =  0xC3;   /* SMBUS 0 SLAVE ADDRESS                                   */
  00C4          +1    81     sfr ADC0GTL  =  0xC4;   /* ADC 0 GREATER-THAN REGISTER - LOW BYTE                  */
  00C5          +1    82     sfr ADC0GTH  =  0xC5;   /* ADC 0 GREATER-THAN REGISTER - HIGH BYTE                 */
  00C6          +1    83     sfr ADC0LTL  =  0xC6;   /* ADC 0 LESS-THAN REGISTER - LOW BYTE                     */
  00C7          +1    84     sfr ADC0LTH  =  0xC7;   /* ADC 0 LESS-THAN REGISTER - HIGH BYTE                    */
  00C8          +1    85     sfr T2CON    =  0xC8;   /* TIMER 2 CONTROL                                         */
  00C9          +1    86     sfr T4CON    =  0xC9;   /* TIMER 4 CONTROL                                         */
  00CA          +1    87     sfr RCAP2L   =  0xCA;   /* TIMER 2 CAPTURE REGISTER - LOW BYTE                     */
  00CB          +1    88     sfr RCAP2H   =  0xCB;   /* TIMER 2 CAPTURE REGISTER - HIGH BYTE                    */
  00CC          +1    89     sfr TL2      =  0xCC;   /* TIMER 2 - LOW BYTE                                      */
  00CD          +1    90     sfr TH2      =  0xCD;   /* TIMER 2 - HIGH BYTE                                     */
  00CF          +1    91     sfr SMB0CR   =  0xCF;   /* SMBUS 0 CLOCK RATE                                      */
  00D0          +1    92     sfr PSW      =  0xD0;   /* PROGRAM STATUS WORD                                     */
  00D1          +1    93     sfr REF0CN   =  0xD1;   /* VOLTAGE REFERENCE 0 CONTROL                             */
  00D2          +1    94     sfr DAC0L    =  0xD2;   /* DAC 0 REGISTER - LOW BYTE                               */
  00D3          +1    95     sfr DAC0H    =  0xD3;   /* DAC 0 REGISTER - HIGH BYTE                              */
  00D4          +1    96     sfr DAC0CN   =  0xD4;   /* DAC 0 CONTROL                                           */
  00D5          +1    97     sfr DAC1L    =  0xD5;   /* DAC 1 REGISTER - LOW BYTE                               */
  00D6          +1    98     sfr DAC1H    =  0xD6;   /* DAC 1 REGISTER - HIGH BYTE                              */
  00D7          +1    99     sfr DAC1CN   =  0xD7;   /* DAC 1 CONTROL                                           */
  00D8          +1   100     sfr PCA0CN   =  0xD8;   /* PCA 0 COUNTER CONTROL                                   */
  00D9          +1   101     sfr PCA0MD   =  0xD9;   /* PCA 0 COUNTER MODE                                      */
  00DA          +1   102     sfr PCA0CPM0 =  0xDA;   /* CONTROL REGISTER FOR PCA 0 MODULE 0                     */
  00DB          +1   103     sfr PCA0CPM1 =  0xDB;   /* CONTROL REGISTER FOR PCA 0 MODULE 1                     */
  00DC          +1   104     sfr PCA0CPM2 =  0xDC;   /* CONTROL REGISTER FOR PCA 0 MODULE 2                     */
  00DD          +1   105     sfr PCA0CPM3 =  0xDD;   /* CONTROL REGISTER FOR PCA 0 MODULE 3                     */
  00DE          +1   106     sfr PCA0CPM4 =  0xDE;   /* CONTROL REGISTER FOR PCA 0 MODULE 4                     */
  00E0          +1   107     sfr ACC      =  0xE0;   /* ACCUMULATOR                                             */
  00E1          +1   108     sfr XBR0     =  0xE1;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 0               */
  00E2          +1   109     sfr XBR1     =  0xE2;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 1               */
  00E3          +1   110     sfr XBR2     =  0xE3;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 2               */
  00E4          +1   111     sfr RCAP4L   =  0xE4;   /* TIMER 4 CAPTURE REGISTER - LOW BYTE                     */
  00E5          +1   112     sfr RCAP4H   =  0xE5;   /* TIMER 4 CAPTURE REGISTER - HIGH BYTE                    */
  00E6          +1   113     sfr EIE1     =  0xE6;   /* EXTERNAL INTERRUPT ENABLE 1                             */
  00E7          +1   114     sfr EIE2     =  0xE7;   /* EXTERNAL INTERRUPT ENABLE 2                             */
  00E8          +1   115     sfr ADC0CN   =  0xE8;   /* ADC 0 CONTROL                                           */   
  00E9          +1   116     sfr PCA0L    =  0xE9;   /* PCA 0 TIMER - LOW BYTE                                  */   
  00EA          +1   117     sfr PCA0CPL0 =   0xEA;   /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE  */
  00EB          +1   118     sfr PCA0CPL1 =   0xEB;   /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE  */
  00EC          +1   119     sfr PCA0CPL2 =   0xEC;   /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE  */
  00ED          +1   120     sfr PCA0CPL3 =   0xED;   /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE  */
  00EE          +1   121     sfr PCA0CPL4 =   0xEE;   /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE  */
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     3

  00EF          +1   122     sfr RSTSRC   =   0xEF;   /* RESET SOURCE                                            */
  00F0          +1   123     sfr B        =   0xF0;   /* B REGISTER                                              */
  00F1          +1   124     sfr SCON1    =  0xF1;   /* SERIAL PORT 1 CONTROL                                   */
  00F2          +1   125     sfr SBUF1    =  0xF2;   /* SERAIL PORT 1 DATA                                      */
  00F3          +1   126     sfr SADDR1   =  0xF3;   /* SERAIL PORT 1                                           */ 
  00F4          +1   127     sfr TL4      =  0xF4;   /* TIMER 4 DATA - LOW BYTE                                 */
  00F5          +1   128     sfr TH4      =  0xF5;   /* TIMER 4 DATA - HIGH BYTE                                */
  00F6          +1   129     sfr EIP1     =   0xF6;   /* EXTERNAL INTERRUPT PRIORITY REGISTER 1                  */
  00F7          +1   130     sfr EIP2     =   0xF7;   /* EXTERNAL INTERRUPT PRIORITY REGISTER 2                  */
  00F8          +1   131     sfr SPI0CN   =   0xF8;   /* SERIAL PERIPHERAL INTERFACE 0 CONTROL                   */  
  00F9          +1   132     sfr PCA0H    =   0xF9;          /* PCA 0 TIMER - HIGH BYTE                                 
                             */
  00FA          +1   133     sfr PCA0CPH0 =   0xFA;          /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE 
                             */
  00FB          +1   134     sfr PCA0CPH1 =   0xFB;          /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE 
                             */
  00FC          +1   135     sfr PCA0CPH2 =   0xFC;          /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE 
                             */
  00FD          +1   136     sfr PCA0CPH3 =   0xFD;          /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE 
                             */
  00FE          +1   137     sfr PCA0CPH4 =   0xFE;          /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE 
                             */   
  00FF          +1   138     sfr WDTCN    =   0xFF;          /* WATCHDOG TIMER CONTROL                                  
                             */
                +1   139             
                +1   140     
                +1   141     
                +1   142     
                +1   143     
  008F          +1   144     sbit TF1   = TCON ^ 7;              /* TIMER 1 OVERFLOW FLAG      */
  008E          +1   145     sbit TR1   = TCON ^ 6;              /* TIMER 1 ON/OFF CONTROL     */
  008D          +1   146     sbit TF0   = TCON ^ 5;              /* TIMER 0 OVERFLOW FLAG      */
  008C          +1   147     sbit TR0   = TCON ^ 4;              /* TIMER 0 ON/OFF CONTROL     */
  008B          +1   148     sbit IE1   = TCON ^ 3;              /* EXT. INTERRUPT 1 EDGE FLAG */
  008A          +1   149     sbit IT1   = TCON ^ 2;              /* EXT. INTERRUPT 1 TYPE      */
  0089          +1   150     sbit IE0   = TCON ^ 1;              /* EXT. INTERRUPT 0 EDGE FLAG */
  0088          +1   151     sbit IT0   = TCON ^ 0;              /* EXT. INTERRUPT 0 TYPE      */
                +1   152     
                +1   153     
  009F          +1   154     sbit SM00  = SCON0 ^ 7;             /* SERIAL MODE CONTROL BIT 0           */   
  009E          +1   155     sbit SM10  = SCON0 ^ 6;             /* SERIAL MODE CONTROL BIT 1           */
  009D          +1   156     sbit SM20  = SCON0 ^ 5;             /* MULTIPROCESSOR COMMUNICATION ENABLE */
  009C          +1   157     sbit REN0  = SCON0 ^ 4;             /* RECEIVE ENABLE                      */
  009B          +1   158     sbit TB80  = SCON0 ^ 3;             /* TRANSMIT BIT 8                      */
  009A          +1   159     sbit RB80  = SCON0 ^ 2;             /* RECEIVE BIT 8                       */
  0099          +1   160     sbit TI0   = SCON0 ^ 1;             /* TRANSMIT INTERRUPT FLAG             */
  0098          +1   161     sbit RI0   = SCON0 ^ 0;             /* RECEIVE INTERRUPT FLAG              */
                +1   162     
                +1   163     
  00AF          +1   164     sbit EA    = IE ^ 7;                /* GLOBAL INTERRUPT ENABLE      */  
  00AD          +1   165     sbit ET2   = IE ^ 5;                /* TIMER 2 INTERRUPT ENABLE     */
  00AC          +1   166     sbit ES0   = IE ^ 4;                /* UART0 INTERRUPT ENABLE       */
  00AB          +1   167     sbit ET1   = IE ^ 3;                /* TIMER 1 INTERRUPT ENABLE     */
  00AA          +1   168     sbit EX1   = IE ^ 2;                /* EXTERNAL INTERRUPT 1 ENABLE  */
  00A9          +1   169     sbit ET0   = IE ^ 1;                /* TIMER 0 INTERRUPT ENABLE     */
  00A8          +1   170     sbit EX0   = IE ^ 0;                /* EXTERNAL INTERRUPT 0 ENABLE  */
                +1   171     
                +1   172     
  00BD          +1   173     sbit PT2   = IP ^ 5;                /* TIMER 2 PRIORITY                                 */ 
                                  
  00BC          +1   174     sbit PS    = IP ^ 4;                /* SERIAL PORT PRIORITY                             */
  00BB          +1   175     sbit PT1   = IP ^ 3;                /* TIMER 1 PRIORITY                                 */
  00BA          +1   176     sbit PX1   = IP ^ 2;                /* EXTERNAL INTERRUPT 1 PRIORITY    */
  00B9          +1   177     sbit PT0   = IP ^ 1;                /* TIMER 0 PRIORITY                                 */
  00B8          +1   178     sbit PX0   = IP ^ 0;                /* EXTERNAL INTERRUPT 0 PRIORITY    */              
                +1   179     
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     4

                +1   180     
  00C7          +1   181     sbit BUSY     =   SMB0CN ^ 7;       /* SMBUS 0 BUSY                    */
  00C6          +1   182     sbit ENSMB    =   SMB0CN ^ 6;       /* SMBUS 0 ENABLE                  */
  00C5          +1   183     sbit STA      =   SMB0CN ^ 5;       /* SMBUS 0 START FLAG              */
  00C4          +1   184     sbit STO      =   SMB0CN ^ 4;       /* SMBUS 0 STOP FLAG               */
  00C3          +1   185     sbit SI       =   SMB0CN ^ 3;       /* SMBUS 0 INTERRUPT PENDING FLAG  */
  00C2          +1   186     sbit AA       =   SMB0CN ^ 2;       /* SMBUS 0 ASSERT/ACKNOWLEDGE FLAG */
  00C1          +1   187     sbit SMBFTE   =   SMB0CN ^ 1;       /* SMBUS 0 FREE TIMER ENABLE       */
  00C0          +1   188     sbit SMBTOE   =   SMB0CN ^ 0;       /* SMBUS 0 TIMEOUT ENABLE          */
                +1   189     
                +1   190     
  00CF          +1   191     sbit TF2   = T2CON ^ 7;             /* TIMER 2 OVERFLOW FLAG        */
  00CE          +1   192     sbit EXF2  = T2CON ^ 6;             /* EXTERNAL FLAG                */
  00CD          +1   193     sbit RCLK0 = T2CON ^ 5;             /* UART0 RX CLOCK SOURCE        */
  00CC          +1   194     sbit TCLK0 = T2CON ^ 4;             /* UART0 TX CLOCK SOURCE        */
  00CB          +1   195     sbit EXEN2 = T2CON ^ 3;             /* TIMER 2 EXTERNAL ENABLE FLAG */  
  00CA          +1   196     sbit TR2   = T2CON ^ 2;             /* TIMER 2 ON/OFF CONTROL       */
  00C9          +1   197     sbit CT2   = T2CON ^ 1;             /* TIMER OR COUNTER SELECT      */
  00C8          +1   198     sbit CPRL2 = T2CON ^ 0;             /* CAPTURE OR RELOAD SELECT     */
                +1   199     
                +1   200     
  00D7          +1   201     sbit CY    = PSW ^ 7;               /* CARRY FLAG              */       
  00D6          +1   202     sbit AC    = PSW ^ 6;               /* AUXILIARY CARRY FLAG    */
  00D5          +1   203     sbit F0    = PSW ^ 5;               /* USER FLAG 0             */
  00D4          +1   204     sbit RS1   = PSW ^ 4;               /* REGISTER BANK SELECT 1  */
  00D3          +1   205     sbit RS0   = PSW ^ 3;               /* REGISTER BANK SELECT 0  */
  00D2          +1   206     sbit OV    = PSW ^ 2;               /* OVERFLOW FLAG           */
  00D1          +1   207     sbit F1    = PSW ^ 1;               /* USER FLAG 1             */
  00D0          +1   208     sbit P     = PSW ^ 0;               /* ACCUMULATOR PARITY FLAG */
                +1   209     
                +1   210     
  00DF          +1   211     sbit CF    =   PCA0CN ^ 7;          /* PCA 0 COUNTER OVERFLOW FLAG   */
  00DE          +1   212     sbit CR    =   PCA0CN ^ 6;          /* PCA 0 COUNTER RUN CONTROL BIT */
  00DC          +1   213     sbit CCF4  =   PCA0CN ^ 4;          /* PCA 0 MODULE 4 INTERRUPT FLAG */
  00DB          +1   214     sbit CCF3  =   PCA0CN ^ 3;          /* PCA 0 MODULE 3 INTERRUPT FLAG */
  00DA          +1   215     sbit CCF2  =   PCA0CN ^ 2;          /* PCA 0 MODULE 2 INTERRUPT FLAG */
  00D9          +1   216     sbit CCF1  =   PCA0CN ^ 1;          /* PCA 0 MODULE 1 INTERRUPT FLAG */
  00D8          +1   217     sbit CCF0  =   PCA0CN ^ 0;          /* PCA 0 MODULE 0 INTERRUPT FLAG */
                +1   218     
                +1   219     
  00EF          +1   220     sbit AD0EN     =   ADC0CN ^ 7;      /* ADC 0 ENABLE                              */
  00EE          +1   221     sbit AD0TM     =   ADC0CN ^ 6;      /* ADC 0 TRACK MODE                          */
  00ED          +1   222     sbit AD0INT    =   ADC0CN ^ 5;      /* ADC 0 CONVERISION COMPLETE INTERRUPT FLAG */
  00EC          +1   223     sbit AD0BUSY   =   ADC0CN ^ 4;      /* ADC 0 BUSY FLAG                           */
  00EB          +1   224     sbit AD0CM1    =   ADC0CN ^ 3;      /* ADC 0 START OF CONVERSION MODE BIT 1      */
  00EA          +1   225     sbit AD0CM0    =   ADC0CN ^ 2;      /* ADC 0 START OF CONVERSION MODE BIT 0      */
  00E9          +1   226     sbit AD0WINT   =   ADC0CN ^ 1;      /* ADC 0 WINDOW COMPARE INTERRUPT FLAG       */
  00E8          +1   227     sbit AD0LJST   =   ADC0CN ^ 0;      /* ADC 0 RIGHT JUSTIFY DATA BIT              */
                +1   228     
                +1   229     
  00FF          +1   230     sbit SPIF     =   SPI0CN ^ 7;       /* SPI 0 INTERRUPT FLAG                     */
  00FE          +1   231     sbit WCOL     =   SPI0CN ^ 6;       /* SPI 0 WRITE COLLISION FLAG       */
  00FD          +1   232     sbit MODF     =   SPI0CN ^ 5;       /* SPI 0 MODE FAULT FLAG            */
  00FC          +1   233     sbit RXOVRN   =   SPI0CN ^ 4;       /* SPI 0 RX OVERRUN FLAG            */
  00FB          +1   234     sbit TXBSY    =   SPI0CN ^ 3;       /* SPI 0 TX BUSY FLAG                       */
  00FA          +1   235     sbit SLVSEL   =   SPI0CN ^ 2;       /* SPI 0 SLAVE SELECT                       */
  00F9          +1   236     sbit MSTEN    =   SPI0CN ^ 1;       /* SPI 0 MASTER ENABLE                      */
  00F8          +1   237     sbit SPIEN    =   SPI0CN ^ 0;       /* SPI 0 SPI ENABLE                         */         
                                          
                     238     
0000                 239     ORG 00H
                     240     ;diable the watch dog
0000 75FFDE          241     MOV WDTCN,#11011110B ;0DEH
0003 75FFAD          242     MOV WDTCN,#10101101B ;0ADH
                     243     
                     244     ; config of clock
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     5

0006 75B214          245     MOV OSCICN , #14H ; 2MH clock
                     246     ;config cross bar
0009 75E100          247     MOV XBR0 , #00H
000C 75E200          248     MOV XBR1 , #00H
000F 75E340          249     MOV XBR2 , #040H  ; Cross bar enabled , weak Pull-up enabled
                     250     
0012 020030          251     LJMP INIT
                     252     
0400                 253     ORG 400H
0400 C0F9A4B0        254     TBL:                    DB 0C0H,0F9H,0A4H,0B0H,99H,92H,82H,0F8H,80H,90H    ;7seg data for c
                             omm. anode type
0404 999282F8                
0408 8090                    
                     255     
0030                 256     ORG 30H
                     257     
                     258     
  0043               259     MAX EQU 43H
  0040               260     CURRENT_COUNT EQU 40H
  0044               261     FREQUENCY EQU 44H
                     262     
                     263     ; only executed in the start of running
0030 759000          264     INIT:             MOV P1,#00H     ;enables in pins 0 and 1 of the two 7segs (P1.0, P1.1)
0033 75A000          265                                                     MOV P2,#00H     ;data pins of the 7segs
0036 75A4FF          266                                                     MOV P0MDOUT, #0FFH                      ;co
                             nfiguring switch pins as digital inputs with internal pull-ups enabled
0039 75A700          267                                                     MOV P3MDOUT, #00H                       ;co
                             nfigurations of leds as outputs
003C 1196            268                                                     ACALL RED     ; initial traffic state
003E 900400          269                                                     MOV DPTR,#TBL
0041 E4              270                                                     CLR A
0042 754314          271                                                     MOV MAX, #20            ; store the MAX COU
                             NTER NUMBER in the location 42h
0045 854340          272                                                     MOV CURRENT_COUNT,MAX     
0048 754428          273                                                     MOV FREQUENCY, #40              ; iterative
                              display count
004B A844            274                                                     MOV R0,FREQUENCY      
                     275     
                     276     ;continous instructions to be executed (repeatedly) (by FREQUENCY times per 1 count down)
004D E540            277     DISPLAY:                MOV A,CURRENT_COUNT
004F 75F00A          278                                                     MOV B,#10
0052 84              279                                                     DIV AB
0053 F541            280                                                     MOV 41H,A
0055 85F042          281                                                     MOV 42H,B
0058 D290            282                                                     SETB P1.0
005A C291            283                                                     CLR P1.1
005C E541            284                                                     MOV A,41H
005E 93              285                                                     MOVC A,@A+DPTR
005F F5A0            286                                                     MOV P2,A
0061 1189            287                                                     ACALL DELAY
0063 759000          288                                                     MOV P1,#00H
0066 D291            289                                                     SETB P1.1
0068 C290            290                                                     CLR P1.0
006A E542            291                                                     MOV A,42H
006C 93              292                                                     MOVC A,@A+DPTR
006D F5A0            293                                                     MOV P2,A
006F 1189            294                                                     ACALL DELAY
0071 759000          295                                                     MOV P1,#00H
0074 8002            296                                                     SJMP X3
0076 80D5            297     X2:                                     SJMP DISPLAY
                     298     
0078 11B1            299     X3:                                     ACALL SWITCHES
007A D8FA            300                                                     DJNZ R0,X2
007C A844            301                                                     MOV R0,FREQUENCY
007E D540CC          302                                                     DJNZ CURRENT_COUNT,DISPLAY
0081 854340          303                                                     MOV CURRENT_COUNT,MAX
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     6

0084 119E            304                                                     ACALL UPDATE_TRAFFIC
0086 02004D          305                                                     LJMP DISPLAY
                     306             
0089 7C05            307     DELAY:                  MOV R4,#5
008B 7DFF            308     H2:                     MOV R5,#0FFH
008D DDFE            309     H1:                     DJNZ R5,H1
008F DCFA            310                                                     DJNZ R4,H2
0091 22              311                                                     RET
                     312     
0092 75B002          313     BLUE:                           MOV P3, #02H
0095 22              314                                                     RET
                     315     
0096                 316     RED:
0096 75B001          317                                                     MOV P3, #01H
0099 22              318                                                     RET
                     319     
009A                 320     YELLOW:
009A 75B004          321                                                     MOV P3, #04H
009D 22              322                                                     RET
                     323     
009E                 324     UPDATE_TRAFFIC:
009E E5B0            325                                                     MOV A, P3
00A0 54FE            326                                                     ANL A, #11111110B
00A2 60EE            327                                                     JZ BLUE
00A4 E5B0            328                                                     MOV A, P3
00A6 54FD            329                                                     ANL A, #11111101B
00A8 60F0            330                                                     JZ YELLOW
00AA E5B0            331                                                     MOV A, P3
00AC 54FB            332                                                     ANL A, #11111011B
00AE 60E6            333                                                     JZ RED
00B0 22              334                                                     RET
                     335     
00B1 E4              336     SWITCHES:               CLR A
00B2 E580            337                                                     MOV A, P0
00B4 5401            338                                                     ANL A, #00000001B
00B6 603A            339                                                     JZ DECREASE
00B8 E580            340                                                     MOV A, P0
00BA 5402            341                                                     ANL A, #00000010B
00BC 6025            342                                                     JZ INCREASE
00BE E580            343                                                     MOV A, P0
00C0 5404            344                                                     ANL A, #00000100B
00C2 600D            345                                                     JZ FAST
00C4 E580            346                                                     MOV A, P0
00C6 5408            347                                                     ANL A, #00001000B
00C8 600D            348                                                     JZ MEDUIM
00CA E580            349                                                     MOV A, P0
00CC 5410            350                                                     ANL A, #00010000B
00CE 600D            351                                                     JZ SLOW
00D0 22              352                                                     RET
                     353     
00D1 754403          354     FAST:                           MOV FREQUENCY, #3
00D4 A844            355                                                     MOV R0,FREQUENCY
00D6 22              356                                                     RET
                     357     
00D7 754414          358     MEDUIM:                 MOV FREQUENCY, #20
00DA A844            359                                                     MOV R0,FREQUENCY
00DC 22              360                                                     RET
                     361     
00DD 754428          362     SLOW:                           MOV FREQUENCY, #40
00E0 A844            363                                                     MOV R0,FREQUENCY
00E2 22              364                                                     RET
                     365     
00E3 E543            366     INCREASE:               MOV A, MAX
00E5 2405            367                                                     ADD A, #5
00E7 F543            368                                                     MOV MAX, A
00E9 3101            369     X4:                                     ACALL SHOW_MAX
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     7

00EB E580            370                                                     MOV A, P0
00ED 5402            371                                                     ANL A, #00000010B
00EF 60F8            372                                                     JZ X4
00F1 22              373                                                     RET
                     374     
00F2 E543            375     DECREASE:               MOV A, MAX
00F4 9405            376                                                     SUBB A, #5
00F6 F543            377                                                     MOV MAX, A
00F8 3101            378     X5:                                     ACALL SHOW_MAX
00FA E580            379                                                     MOV A, P0
00FC 5401            380                                                     ANL A, #00000001B
00FE 60F8            381                                                     JZ X5
0100 22              382                                                     RET
                     383     
0101 E543            384     SHOW_MAX:               MOV A,MAX
0103 75F00A          385                                                     MOV B,#10
0106 84              386                                                     DIV AB
0107 F541            387                                                     MOV 41H,A
0109 85F042          388                                                     MOV 42H,B
010C D290            389                                                     SETB P1.0
010E C291            390                                                     CLR P1.1
0110 E541            391                                                     MOV A,41H
0112 93              392                                                     MOVC A,@A+DPTR
0113 F5A0            393                                                     MOV P2,A
0115 1189            394                                                     ACALL DELAY
0117 759000          395                                                     MOV P1,#00H
011A D291            396                                                     SETB P1.1
011C C290            397                                                     CLR P1.0
011E E542            398                                                     MOV A,42H
0120 93              399                                                     MOVC A,@A+DPTR
0121 F5A0            400                                                     MOV P2,A
0123 1189            401                                                     ACALL DELAY
0125 759000          402                                                     MOV P1,#00H
0128 22              403                                                     RET
                     404     
                     405     END
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     8

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

AA . . . . . . . .  B ADDR   00C0H.2 A      186#
AC . . . . . . . .  B ADDR   00D0H.6 A      202#
ACC. . . . . . . .  D ADDR   00E0H   A      107#
AD0BUSY. . . . . .  B ADDR   00E8H.4 A      223#
AD0CM0 . . . . . .  B ADDR   00E8H.2 A      225#
AD0CM1 . . . . . .  B ADDR   00E8H.3 A      224#
AD0EN. . . . . . .  B ADDR   00E8H.7 A      220#
AD0INT . . . . . .  B ADDR   00E8H.5 A      222#
AD0LJST. . . . . .  B ADDR   00E8H.0 A      227#
AD0TM. . . . . . .  B ADDR   00E8H.6 A      221#
AD0WINT. . . . . .  B ADDR   00E8H.1 A      226#
ADC0CF . . . . . .  D ADDR   00BCH   A      73#
ADC0CN . . . . . .  D ADDR   00E8H   A      115# 220 221 222 223 224 225 226 227
ADC0GTH. . . . . .  D ADDR   00C5H   A      82#
ADC0GTL. . . . . .  D ADDR   00C4H   A      81#
ADC0H. . . . . . .  D ADDR   00BFH   A      76#
ADC0L. . . . . . .  D ADDR   00BEH   A      75#
ADC0LTH. . . . . .  D ADDR   00C7H   A      84#
ADC0LTL. . . . . .  D ADDR   00C6H   A      83#
ADC1 . . . . . . .  D ADDR   009CH   A      44#
ADC1CF . . . . . .  D ADDR   00ABH   A      58#
ADC1CN . . . . . .  D ADDR   00AAH   A      57#
AMX0CF . . . . . .  D ADDR   00BAH   A      71#
AMX0SL . . . . . .  D ADDR   00BBH   A      72#
AMX1SL . . . . . .  D ADDR   00ACH   A      59#
B. . . . . . . . .  D ADDR   00F0H   A      123# 278 281 385 388
BLUE . . . . . . .  C ADDR   0092H   A      313# 327
BUSY . . . . . . .  B ADDR   00C0H.7 A      181#
CCF0 . . . . . . .  B ADDR   00D8H.0 A      217#
CCF1 . . . . . . .  B ADDR   00D8H.1 A      216#
CCF2 . . . . . . .  B ADDR   00D8H.2 A      215#
CCF3 . . . . . . .  B ADDR   00D8H.3 A      214#
CCF4 . . . . . . .  B ADDR   00D8H.4 A      213#
CF . . . . . . . .  B ADDR   00D8H.7 A      211#
CKCON. . . . . . .  D ADDR   008EH   A      31#
CPRL2. . . . . . .  B ADDR   00C8H.0 A      198#
CPT0CN . . . . . .  D ADDR   009EH   A      46#
CPT1CN . . . . . .  D ADDR   009FH   A      47#
CR . . . . . . . .  B ADDR   00D8H.6 A      212#
CT2. . . . . . . .  B ADDR   00C8H.1 A      197#
CURRENT_COUNT. . .  N NUMB   0040H   A      260# 272 277 302 303
CY . . . . . . . .  B ADDR   00D0H.7 A      201#
DAC0CN . . . . . .  D ADDR   00D4H   A      96#
DAC0H. . . . . . .  D ADDR   00D3H   A      95#
DAC0L. . . . . . .  D ADDR   00D2H   A      94#
DAC1CN . . . . . .  D ADDR   00D7H   A      99#
DAC1H. . . . . . .  D ADDR   00D6H   A      98#
DAC1L. . . . . . .  D ADDR   00D5H   A      97#
DECREASE . . . . .  C ADDR   00F2H   A      339 375#
DELAY. . . . . . .  C ADDR   0089H   A      287 294 307# 394 401
DISPLAY. . . . . .  C ADDR   004DH   A      277# 297 302 305
DPH. . . . . . . .  D ADDR   0083H   A      20#
DPL. . . . . . . .  D ADDR   0082H   A      19#
EA . . . . . . . .  B ADDR   00A8H.7 A      164#
EIE1 . . . . . . .  D ADDR   00E6H   A      113#
EIE2 . . . . . . .  D ADDR   00E7H   A      114#
EIP1 . . . . . . .  D ADDR   00F6H   A      129#
EIP2 . . . . . . .  D ADDR   00F7H   A      130#
EMI0CF . . . . . .  D ADDR   00A3H   A      50#
EMI0CN . . . . . .  D ADDR   00AFH   A      62#
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE     9

EMI0TC . . . . . .  D ADDR   00A1H   A      49#
ENSMB. . . . . . .  B ADDR   00C0H.6 A      182#
ES0. . . . . . . .  B ADDR   00A8H.4 A      166#
ET0. . . . . . . .  B ADDR   00A8H.1 A      169#
ET1. . . . . . . .  B ADDR   00A8H.3 A      167#
ET2. . . . . . . .  B ADDR   00A8H.5 A      165#
EX0. . . . . . . .  B ADDR   00A8H.0 A      170#
EX1. . . . . . . .  B ADDR   00A8H.2 A      168#
EXEN2. . . . . . .  B ADDR   00C8H.3 A      195#
EXF2 . . . . . . .  B ADDR   00C8H.6 A      192#
F0 . . . . . . . .  B ADDR   00D0H.5 A      203#
F1 . . . . . . . .  B ADDR   00D0H.1 A      207#
FAST . . . . . . .  C ADDR   00D1H   A      345 354#
FLACL. . . . . . .  D ADDR   00B7H   A      68#
FLSCL. . . . . . .  D ADDR   00B6H   A      67#
FREQUENCY. . . . .  N NUMB   0044H   A      261# 273 274 301 354 355 358 359 362 363
H1 . . . . . . . .  C ADDR   008DH   A      309# 309
H2 . . . . . . . .  C ADDR   008BH   A      308# 310
IE . . . . . . . .  D ADDR   00A8H   A      55# 164 165 166 167 168 169 170
IE0. . . . . . . .  B ADDR   0088H.1 A      150#
IE1. . . . . . . .  B ADDR   0088H.3 A      148#
INCREASE . . . . .  C ADDR   00E3H   A      342 366#
INIT . . . . . . .  C ADDR   0030H   A      251 264#
IP . . . . . . . .  D ADDR   00B8H   A      69# 173 174 175 176 177 178
IT0. . . . . . . .  B ADDR   0088H.0 A      151#
IT1. . . . . . . .  B ADDR   0088H.2 A      149#
MAX. . . . . . . .  N NUMB   0043H   A      259# 271 272 303 366 368 375 377 384
MEDUIM . . . . . .  C ADDR   00D7H   A      348 358#
MODF . . . . . . .  B ADDR   00F8H.5 A      232#
MSTEN. . . . . . .  B ADDR   00F8H.1 A      236#
OSCICN . . . . . .  D ADDR   00B2H   A      65# 245
OSCXCN . . . . . .  D ADDR   00B1H   A      64#
OV . . . . . . . .  B ADDR   00D0H.2 A      206#
P. . . . . . . . .  B ADDR   00D0H.0 A      208#
P0 . . . . . . . .  D ADDR   0080H   A      17# 337 340 343 346 349 370 379
P0MDOUT. . . . . .  D ADDR   00A4H   A      51# 266
P1 . . . . . . . .  D ADDR   0090H   A      33# 264 282 283 288 289 290 295 389 390 395 396 397 402
P1MDIN . . . . . .  D ADDR   00BDH   A      74#
P1MDOUT. . . . . .  D ADDR   00A5H   A      52#
P2 . . . . . . . .  D ADDR   00A0H   A      48# 265 286 293 393 400
P2MDOUT. . . . . .  D ADDR   00A6H   A      53#
P3 . . . . . . . .  D ADDR   00B0H   A      63# 313 317 321 325 328 331
P3IF . . . . . . .  D ADDR   00ADH   A      60#
P3MDOUT. . . . . .  D ADDR   00A7H   A      54# 267
P4 . . . . . . . .  D ADDR   0084H   A      21#
P5 . . . . . . . .  D ADDR   0085H   A      22#
P6 . . . . . . . .  D ADDR   0086H   A      23#
P7 . . . . . . . .  D ADDR   0096H   A      39#
P74OUT . . . . . .  D ADDR   00B5H   A      66#
PCA0CN . . . . . .  D ADDR   00D8H   A      100# 211 212 213 214 215 216 217
PCA0CPH0 . . . . .  D ADDR   00FAH   A      133#
PCA0CPH1 . . . . .  D ADDR   00FBH   A      134#
PCA0CPH2 . . . . .  D ADDR   00FCH   A      135#
PCA0CPH3 . . . . .  D ADDR   00FDH   A      136#
PCA0CPH4 . . . . .  D ADDR   00FEH   A      137#
PCA0CPL0 . . . . .  D ADDR   00EAH   A      117#
PCA0CPL1 . . . . .  D ADDR   00EBH   A      118#
PCA0CPL2 . . . . .  D ADDR   00ECH   A      119#
PCA0CPL3 . . . . .  D ADDR   00EDH   A      120#
PCA0CPL4 . . . . .  D ADDR   00EEH   A      121#
PCA0CPM0 . . . . .  D ADDR   00DAH   A      102#
PCA0CPM1 . . . . .  D ADDR   00DBH   A      103#
PCA0CPM2 . . . . .  D ADDR   00DCH   A      104#
PCA0CPM3 . . . . .  D ADDR   00DDH   A      105#
PCA0CPM4 . . . . .  D ADDR   00DEH   A      106#
PCA0H. . . . . . .  D ADDR   00F9H   A      132#
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE    10

PCA0L. . . . . . .  D ADDR   00E9H   A      116#
PCA0MD . . . . . .  D ADDR   00D9H   A      101#
PCON . . . . . . .  D ADDR   0087H   A      24#
PS . . . . . . . .  B ADDR   00B8H.4 A      174#
PSCTL. . . . . . .  D ADDR   008FH   A      32#
PSW. . . . . . . .  D ADDR   00D0H   A      92# 201 202 203 204 205 206 207 208
PT0. . . . . . . .  B ADDR   00B8H.1 A      177#
PT1. . . . . . . .  B ADDR   00B8H.3 A      175#
PT2. . . . . . . .  B ADDR   00B8H.5 A      173#
PX0. . . . . . . .  B ADDR   00B8H.0 A      178#
PX1. . . . . . . .  B ADDR   00B8H.2 A      176#
RB80 . . . . . . .  B ADDR   0098H.2 A      159#
RCAP2H . . . . . .  D ADDR   00CBH   A      88#
RCAP2L . . . . . .  D ADDR   00CAH   A      87#
RCAP4H . . . . . .  D ADDR   00E5H   A      112#
RCAP4L . . . . . .  D ADDR   00E4H   A      111#
RCLK0. . . . . . .  B ADDR   00C8H.5 A      193#
RED. . . . . . . .  C ADDR   0096H   A      268 316# 333
REF0CN . . . . . .  D ADDR   00D1H   A      93#
REN0 . . . . . . .  B ADDR   0098H.4 A      157#
RI0. . . . . . . .  B ADDR   0098H.0 A      161#
RS0. . . . . . . .  B ADDR   00D0H.3 A      205#
RS1. . . . . . . .  B ADDR   00D0H.4 A      204#
RSTSRC . . . . . .  D ADDR   00EFH   A      122#
RXOVRN . . . . . .  B ADDR   00F8H.4 A      233#
SADDR0 . . . . . .  D ADDR   00A9H   A      56#
SADDR1 . . . . . .  D ADDR   00F3H   A      126#
SADEN0 . . . . . .  D ADDR   00B9H   A      70#
SADEN1 . . . . . .  D ADDR   00AEH   A      61#
SBUF0. . . . . . .  D ADDR   0099H   A      41#
SBUF1. . . . . . .  D ADDR   00F2H   A      125#
SCON0. . . . . . .  D ADDR   0098H   A      40# 154 155 156 157 158 159 160 161
SCON1. . . . . . .  D ADDR   00F1H   A      124#
SHOW_MAX . . . . .  C ADDR   0101H   A      369 378 384#
SI . . . . . . . .  B ADDR   00C0H.3 A      185#
SLOW . . . . . . .  C ADDR   00DDH   A      351 362#
SLVSEL . . . . . .  B ADDR   00F8H.2 A      235#
SM00 . . . . . . .  B ADDR   0098H.7 A      154#
SM10 . . . . . . .  B ADDR   0098H.6 A      155#
SM20 . . . . . . .  B ADDR   0098H.5 A      156#
SMB0ADR. . . . . .  D ADDR   00C3H   A      80#
SMB0CN . . . . . .  D ADDR   00C0H   A      77# 181 182 183 184 185 186 187 188
SMB0CR . . . . . .  D ADDR   00CFH   A      91#
SMB0DAT. . . . . .  D ADDR   00C2H   A      79#
SMB0STA. . . . . .  D ADDR   00C1H   A      78#
SMBFTE . . . . . .  B ADDR   00C0H.1 A      187#
SMBTOE . . . . . .  B ADDR   00C0H.0 A      188#
SP . . . . . . . .  D ADDR   0081H   A      18#
SPI0CFG. . . . . .  D ADDR   009AH   A      42#
SPI0CKR. . . . . .  D ADDR   009DH   A      45#
SPI0CN . . . . . .  D ADDR   00F8H   A      131# 230 231 232 233 234 235 236 237
SPI0DAT. . . . . .  D ADDR   009BH   A      43#
SPIEN. . . . . . .  B ADDR   00F8H.0 A      237#
SPIF . . . . . . .  B ADDR   00F8H.7 A      230#
STA. . . . . . . .  B ADDR   00C0H.5 A      183#
STO. . . . . . . .  B ADDR   00C0H.4 A      184#
SWITCHES . . . . .  C ADDR   00B1H   A      299 336#
T2CON. . . . . . .  D ADDR   00C8H   A      85# 191 192 193 194 195 196 197 198
T4CON. . . . . . .  D ADDR   00C9H   A      86#
TB80 . . . . . . .  B ADDR   0098H.3 A      158#
TBL. . . . . . . .  C ADDR   0400H   A      254# 269
TCLK0. . . . . . .  B ADDR   00C8H.4 A      194#
TCON . . . . . . .  D ADDR   0088H   A      25# 144 145 146 147 148 149 150 151
TF0. . . . . . . .  B ADDR   0088H.5 A      146#
TF1. . . . . . . .  B ADDR   0088H.7 A      144#
TF2. . . . . . . .  B ADDR   00C8H.7 A      191#
A51 MACRO ASSEMBLER  MAIN                                                                 04/08/2021 10:14:17 PAGE    11

TH0. . . . . . . .  D ADDR   008CH   A      29#
TH1. . . . . . . .  D ADDR   008DH   A      30#
TH2. . . . . . . .  D ADDR   00CDH   A      90#
TH4. . . . . . . .  D ADDR   00F5H   A      128#
TI0. . . . . . . .  B ADDR   0098H.1 A      160#
TL0. . . . . . . .  D ADDR   008AH   A      27#
TL1. . . . . . . .  D ADDR   008BH   A      28#
TL2. . . . . . . .  D ADDR   00CCH   A      89#
TL4. . . . . . . .  D ADDR   00F4H   A      127#
TMOD . . . . . . .  D ADDR   0089H   A      26#
TMR3CN . . . . . .  D ADDR   0091H   A      34#
TMR3H. . . . . . .  D ADDR   0095H   A      38#
TMR3L. . . . . . .  D ADDR   0094H   A      37#
TMR3RLH. . . . . .  D ADDR   0093H   A      36#
TMR3RLL. . . . . .  D ADDR   0092H   A      35#
TR0. . . . . . . .  B ADDR   0088H.4 A      147#
TR1. . . . . . . .  B ADDR   0088H.6 A      145#
TR2. . . . . . . .  B ADDR   00C8H.2 A      196#
TXBSY. . . . . . .  B ADDR   00F8H.3 A      234#
UPDATE_TRAFFIC . .  C ADDR   009EH   A      304 324#
WCOL . . . . . . .  B ADDR   00F8H.6 A      231#
WDTCN. . . . . . .  D ADDR   00FFH   A      138# 241 242
X2 . . . . . . . .  C ADDR   0076H   A      297# 300
X3 . . . . . . . .  C ADDR   0078H   A      296 299#
X4 . . . . . . . .  C ADDR   00E9H   A      369# 372
X5 . . . . . . . .  C ADDR   00F8H   A      378# 381
XBR0 . . . . . . .  D ADDR   00E1H   A      108# 247
XBR1 . . . . . . .  D ADDR   00E2H   A      109# 248
XBR2 . . . . . . .  D ADDR   00E3H   A      110# 249
YELLOW . . . . . .  C ADDR   009AH   A      320# 330


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
