<stg><name>OP_AL_32I</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val

]]></Node>
<StgValue><ssdm name="op2_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val

]]></Node>
<StgValue><ssdm name="op1_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2 %func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val

]]></Node>
<StgValue><ssdm name="func3_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val

]]></Node>
<StgValue><ssdm name="func7_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %inst_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_val

]]></Node>
<StgValue><ssdm name="inst_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="32">
<![CDATA[
entry:5 %trunc_ln10 = trunc i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
entry:6 %opcode = trunc i32 %inst_val_read

]]></Node>
<StgValue><ssdm name="opcode"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %immediate = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_val_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="immediate"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="12">
<![CDATA[
entry:8 %zext_ln13 = zext i12 %immediate

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %shamt = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_val_read, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="shamt"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
entry:10 %switch_ln17 = switch i7 %opcode, void %sw.epilog137, i7 51, void %sw.bb, i7 19, void %sw.bb66

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb66:0 %switch_ln51 = switch i3 %func3_val_read, void %sw.bb115, i3 0, void %sw.bb68, i3 2, void %sw.bb71, i3 3, void %sw.bb87, i3 4, void %sw.bb105, i3 6, void %sw.bb107, i3 7, void %sw.bb109, i3 1, void %sw.bb111

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
sw.bb111:0 %icmp_ln59 = icmp_eq  i7 %func7_val_read, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb111:1 %br_ln59 = br i1 %icmp_ln59, void %sw.epilog137, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
if.then:0 %zext_ln59 = zext i6 %shamt

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %rd_val_14 = shl i32 %op1_val_read, i32 %zext_ln59

]]></Node>
<StgValue><ssdm name="rd_val_14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln59 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.bb109:0 %rd_val_5 = and i12 %immediate, i12 %trunc_ln10

]]></Node>
<StgValue><ssdm name="rd_val_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
sw.bb109:1 %zext_ln7 = zext i12 %rd_val_5

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
sw.bb109:2 %br_ln57 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
sw.bb107:0 %or_ln56 = or i12 %trunc_ln10, i12 %immediate

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb107:1 %tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %op1_val_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
sw.bb107:2 %rd_val_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 %or_ln56

]]></Node>
<StgValue><ssdm name="rd_val_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
sw.bb107:3 %br_ln56 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb105:0 %rd_val_3 = xor i32 %zext_ln13, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
sw.bb105:1 %br_ln55 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb87:0 %rd_val_2 = icmp_ugt  i32 %zext_ln13, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1">
<![CDATA[
sw.bb87:1 %zext_ln54 = zext i1 %rd_val_2

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb87:2 %br_ln54 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb71:0 %rd_val_1 = icmp_sgt  i32 %zext_ln13, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1">
<![CDATA[
sw.bb71:1 %zext_ln53 = zext i1 %rd_val_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
sw.bb71:2 %br_ln53 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb68:0 %rd_val = add i32 %zext_ln13, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
sw.bb68:1 %br_ln52 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
sw.bb115:0 %switch_ln65 = switch i7 %func7_val_read, void %sw.epilog137, i7 0, void %sw.bb117, i7 32, void %sw.bb121

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb121:0 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
sw.bb121:1 %zext_ln70 = zext i6 %shamt

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb121:2 %br_ln70 = br i1 %tmp_11, void %cond.false127, void %cond.true124

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cond.false127:0 %shr_i4 = lshr i32 %op1_val_read, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="shr_i4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
cond.false127:1 %br_ln70 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cond.true124:0 %ashr_ln70 = ashr i32 %op1_val_read, i32 %zext_ln70

]]></Node>
<StgValue><ssdm name="ashr_ln70"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
cond.true124:1 %br_ln70 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb117:0 %rd_val_13 = lshr i32 %op1_val_read, i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="rd_val_13"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
sw.bb117:1 %br_ln68 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
sw.bb:0 %switch_ln19 = switch i7 %func7_val_read, void %sw.epilog137, i7 0, void %sw.bb4, i7 32, void %sw.bb47

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
sw.bb47:0 %switch_ln36 = switch i3 %func3_val_read, void %sw.epilog137, i3 0, void %sw.bb49, i3 5, void %sw.bb52

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb52:0 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op1_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb52:1 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb52:2 %br_ln38 = br i1 %tmp_9, void %cond.false58, void %cond.true55

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.false58:0 %br_ln38 = br i1 %tmp_10, void %if.end.i191, void %if.then.i184

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i191:0 %shr_i_i1893 = lshr i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="shr_i_i1893"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.end.i191:1 %br_ln38 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i184:0 %sub_ln38_1 = sub i32 0, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="sub_ln38_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i184:1 %shl_ln38_1 = shl i32 %op1_val_read, i32 %sub_ln38_1

]]></Node>
<StgValue><ssdm name="shl_ln38_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.then.i184:2 %br_ln38 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cond.true55:0 %xor_ln38 = xor i32 %op1_val_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true55:1 %br_ln38 = br i1 %tmp_10, void %if.end.i248, void %if.then.i241

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i248:0 %ashr_ln38 = ashr i32 %xor_ln38, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="ashr_ln38"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.end.i248:1 %br_ln38 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i241:0 %sub_ln38 = sub i32 0, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i241:1 %shl_ln38 = shl i32 %xor_ln38, i32 %sub_ln38

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.then.i241:2 %br_ln38 = br void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249:0 %tmp57_0 = phi i32 %shl_ln38, void %if.then.i241, i32 %ashr_ln38, void %if.end.i248

]]></Node>
<StgValue><ssdm name="tmp57_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249:1 %xor_ln38_1 = xor i32 %tmp57_0, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln38_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249:2 %br_ln38 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb49:0 %rd_val_12 = sub i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_12"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
sw.bb49:1 %br_ln37 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb4:0 %switch_ln21 = switch i3 %func3_val_read, void %sw.bb44, i3 0, void %sw.bb6, i3 1, void %sw.bb9, i3 2, void %sw.bb11, i3 3, void %sw.bb19, i3 4, void %sw.bb36, i3 5, void %sw.bb38, i3 6, void %sw.bb42

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb42:0 %rd_val_11 = or i32 %op2_val_read, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
sw.bb42:1 %br_ln28 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb38:0 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb38:1 %br_ln27 = br i1 %tmp_8, void %if.end.i371, void %if.then.i364

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i371:0 %lshr_ln27 = lshr i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="lshr_ln27"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.end.i371:1 %br_ln27 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i364:0 %sub_ln27 = sub i32 0, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i364:1 %shl_ln27 = shl i32 %op1_val_read, i32 %sub_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
if.then.i364:2 %br_ln27 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-4"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb36:0 %rd_val_10 = xor i32 %op2_val_read, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_10"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-4"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36:1 %br_ln26 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb19:0 %rd_val_9 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_9"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1">
<![CDATA[
sw.bb19:1 %zext_ln25 = zext i1 %rd_val_9

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19:2 %br_ln25 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11:0 %rd_val_8 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_8"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1">
<![CDATA[
sw.bb11:1 %zext_ln24 = zext i1 %rd_val_8

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11:2 %br_ln24 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb9:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb9:1 %br_ln23 = br i1 %tmp, void %if.else.i, void %if.then.i454

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:0 %shl_ln23 = shl i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:1 %br_ln23 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i454:0 %sub_ln23 = sub i32 0, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i454:1 %ashr_ln23 = ashr i32 %op1_val_read, i32 %sub_ln23

]]></Node>
<StgValue><ssdm name="ashr_ln23"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then.i454:2 %br_ln23 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb6:0 %rd_val_7 = add i32 %op2_val_read, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6:1 %br_ln22 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb44:0 %rd_val_6 = and i32 %op2_val_read, i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="rd_val_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
<literal name="func3_val_read" val="-1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
sw.bb44:1 %br_ln29 = br void %sw.epilog137

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0">
<![CDATA[
sw.epilog137:0 %rd_val_15 = phi i32 %zext_ln7, void %sw.bb109, i32 %rd_val_4, void %sw.bb107, i32 %rd_val_3, void %sw.bb105, i32 %zext_ln54, void %sw.bb87, i32 %zext_ln53, void %sw.bb71, i32 %rd_val, void %sw.bb68, i32 %rd_val_13, void %sw.bb117, i32 %ashr_ln70, void %cond.true124, i32 %shr_i4, void %cond.false127, i32 %rd_val_14, void %if.then, i32 %rd_val_12, void %sw.bb49, i32 %xor_ln38_1, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i32 %shl_ln38_1, void %if.then.i184, i32 %shr_i_i1893, void %if.end.i191, i32 %rd_val_6, void %sw.bb44, i32 %rd_val_11, void %sw.bb42, i32 %rd_val_10, void %sw.bb36, i32 %zext_ln25, void %sw.bb19, i32 %zext_ln24, void %sw.bb11, i32 %rd_val_7, void %sw.bb6, i32 %shl_ln27, void %if.then.i364, i32 %lshr_ln27, void %if.end.i371, i32 %ashr_ln23, void %if.then.i454, i32 %shl_ln23, void %if.else.i, i32 0, void %entry, i32 0, void %sw.bb, i32 0, void %sw.bb47, i32 0, void %sw.bb111, i32 0, void %sw.bb115

]]></Node>
<StgValue><ssdm name="rd_val_15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0">
<![CDATA[
sw.epilog137:1 %valid = phi i1 1, void %sw.bb109, i1 1, void %sw.bb107, i1 1, void %sw.bb105, i1 1, void %sw.bb87, i1 1, void %sw.bb71, i1 1, void %sw.bb68, i1 1, void %sw.bb117, i1 1, void %cond.true124, i1 1, void %cond.false127, i1 1, void %if.then, i1 1, void %sw.bb49, i1 1, void %_ZNK11ap_int_baseILi32ELb1EErsILi32EEE6ap_intILi32EERKS_IXT_ELb1EE.exit249, i1 1, void %if.then.i184, i1 1, void %if.end.i191, i1 1, void %sw.bb44, i1 1, void %sw.bb42, i1 1, void %sw.bb36, i1 1, void %sw.bb19, i1 1, void %sw.bb11, i1 1, void %sw.bb6, i1 1, void %if.then.i364, i1 1, void %if.end.i371, i1 1, void %if.then.i454, i1 1, void %if.else.i, i1 0, void %entry, i1 0, void %sw.bb, i1 0, void %sw.bb47, i1 0, void %sw.bb111, i1 0, void %sw.bb115

]]></Node>
<StgValue><ssdm name="valid"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
sw.epilog137:2 %newret = insertvalue i33 <undef>, i32 %rd_val_15

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="33" op_1_bw="1">
<![CDATA[
sw.epilog137:3 %newret2 = insertvalue i33 %newret, i1 %valid

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="33">
<![CDATA[
sw.epilog137:4 %ret_ln7 = ret i33 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
