Warning (10268): Verilog HDL information at fpga_1205.v(11): always construct contains both blocking and non-blocking assignments File: D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v Line: 11
