Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Aug 10 05:45:36 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Combinacional_timing_summary_routed.rpt -pb Combinacional_timing_summary_routed.pb -rpx Combinacional_timing_summary_routed.rpx -warn_on_violation
| Design       : Combinacional
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.038        0.000                      0                   53        0.223        0.000                      0                   53       41.160        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.038        0.000                      0                   53        0.223        0.000                      0                   53       41.160        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.038ns  (required time - arrival time)
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u3/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.858ns (21.559%)  route 3.122ns (78.441%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.807     5.351    u3/CLK
    SLICE_X3Y110         FDCE                                         r  u3/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  u3/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.961     6.768    u3/cuenta_reg_n_0_[1]
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.124     6.892 f  u3/cuenta[21]_i_7__0/O
                         net (fo=2, routed)           0.806     7.699    u3/cuenta[21]_i_7__0_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.124     7.823 f  u3/unseg_i_2__0/O
                         net (fo=1, routed)           0.789     8.612    u4/unseg_reg
    SLICE_X1Y112         LUT3 (Prop_lut3_I2_O)        0.154     8.766 r  u4/unseg_i_1__0/O
                         net (fo=1, routed)           0.565     9.331    u3/unseg_reg_0
    SLICE_X1Y112         FDCE                                         r  u3/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.679    88.374    u3/CLK
    SLICE_X1Y112         FDCE                                         r  u3/unseg_reg/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)       -0.250    88.369    u3/unseg_reg
  -------------------------------------------------------------------
                         required time                         88.369    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 79.038    

Slack (MET) :             79.162ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.944ns (46.494%)  route 2.237ns (53.506%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  u1/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    u1/cuenta0_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  u1/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.857    u1/cuenta0_carry__2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.076 r  u1/cuenta0_carry__3/O[0]
                         net (fo=1, routed)           1.130     9.206    u1/data0[17]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.323     9.529 r  u1/cuenta[17]_i_1/O
                         net (fo=1, routed)           0.000     9.529    u1/p_0_in[17]
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.677    88.372    u1/CLK
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[17]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X7Y113         FDCE (Setup_fdce_C_D)        0.075    88.692    u1/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         88.692    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                 79.162    

Slack (MET) :             79.194ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.995ns (26.103%)  route 2.817ns (73.897%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X7Y112         FDCE                                         r  u1/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.767 r  u1/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.808     6.574    u1/cuenta[13]
    SLICE_X5Y112         LUT4 (Prop_lut4_I2_O)        0.299     6.873 f  u1/cuenta[21]_i_6/O
                         net (fo=2, routed)           0.802     7.675    u1/cuenta[21]_i_6_n_0
    SLICE_X7Y112         LUT5 (Prop_lut5_I1_O)        0.124     7.799 f  u1/unseg_i_2/O
                         net (fo=1, routed)           0.636     8.435    u2/unseg_reg
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.153     8.588 r  u2/unseg_i_1/O
                         net (fo=1, routed)           0.571     9.160    u1/unseg_reg_0
    SLICE_X5Y112         FDCE                                         r  u1/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.678    88.373    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/unseg_reg/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X5Y112         FDCE (Setup_fdce_C_D)       -0.264    88.354    u1/unseg_reg
  -------------------------------------------------------------------
                         required time                         88.354    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 79.194    

Slack (MET) :             79.280ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.827ns (44.953%)  route 2.237ns (55.047%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  u1/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    u1/cuenta0_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.959 r  u1/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           1.130     9.089    u1/data0[13]
    SLICE_X7Y112         LUT2 (Prop_lut2_I1_O)        0.323     9.412 r  u1/cuenta[13]_i_1/O
                         net (fo=1, routed)           0.000     9.412    u1/p_0_in[13]
    SLICE_X7Y112         FDCE                                         r  u1/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.678    88.373    u1/CLK
    SLICE_X7Y112         FDCE                                         r  u1/cuenta_reg[13]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X7Y112         FDCE (Setup_fdce_C_D)        0.075    88.693    u1/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         88.693    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 79.280    

Slack (MET) :             79.383ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 2.052ns (51.807%)  route 1.909ns (48.193%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  u1/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    u1/cuenta0_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  u1/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.857    u1/cuenta0_carry__2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.172 r  u1/cuenta0_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.974    u1/data0[20]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.335     9.309 r  u1/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.309    u1/p_0_in[20]
    SLICE_X5Y113         FDCE                                         r  u1/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.677    88.372    u1/CLK
    SLICE_X5Y113         FDCE                                         r  u1/cuenta_reg[20]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X5Y113         FDCE (Setup_fdce_C_D)        0.075    88.692    u1/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         88.692    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                 79.383    

Slack (MET) :             79.398ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.710ns (43.322%)  route 2.237ns (56.678%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.842 r  u1/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           1.130     8.972    u1/data0[9]
    SLICE_X7Y111         LUT2 (Prop_lut2_I1_O)        0.323     9.295 r  u1/cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     9.295    u1/p_0_in[9]
    SLICE_X7Y111         FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.679    88.374    u1/CLK
    SLICE_X7Y111         FDCE                                         r  u1/cuenta_reg[9]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.075    88.694    u1/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         88.694    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 79.398    

Slack (MET) :             79.595ns  (required time - arrival time)
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u3/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.006ns (53.546%)  route 1.740ns (46.454%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.807     5.351    u3/CLK
    SLICE_X3Y110         FDCE                                         r  u3/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  u3/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.741     6.548    u3/cuenta_reg_n_0_[2]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.205 r  u3/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    u3/cuenta0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  u3/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.322    u3/cuenta0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  u3/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.439    u3/cuenta0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  u3/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.556    u3/cuenta0_carry__2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.775 r  u3/cuenta0_carry__3/O[0]
                         net (fo=1, routed)           0.999     8.774    u3/cuenta0_carry__3_n_7
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.323     9.097 r  u3/cuenta[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.097    u3/cuenta[17]_i_1__0_n_0
    SLICE_X3Y113         FDCE                                         r  u3/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.678    88.373    u3/CLK
    SLICE_X3Y113         FDCE                                         r  u3/cuenta_reg[17]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.075    88.693    u3/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         88.693    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 79.595    

Slack (MET) :             79.600ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.062ns (55.080%)  route 1.682ns (44.920%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  u1/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    u1/cuenta0_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  u1/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.857    u1/cuenta0_carry__2_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  u1/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.974    u1/cuenta0_carry__3_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.193 r  u1/cuenta0_carry__4/O[0]
                         net (fo=1, routed)           0.575     8.768    u1/data0[21]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.324     9.092 r  u1/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.092    u1/p_0_in[21]
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.677    88.372    u1/CLK
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[21]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X7Y113         FDCE (Setup_fdce_C_D)        0.075    88.692    u1/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         88.692    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 79.600    

Slack (MET) :             79.617ns  (required time - arrival time)
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u3/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 2.123ns (57.011%)  route 1.601ns (42.989%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.807     5.351    u3/CLK
    SLICE_X3Y110         FDCE                                         r  u3/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  u3/cuenta_reg[2]/Q
                         net (fo=2, routed)           0.741     6.548    u3/cuenta_reg_n_0_[2]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.205 r  u3/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    u3/cuenta0_carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  u3/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.322    u3/cuenta0_carry__0_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  u3/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.439    u3/cuenta0_carry__1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  u3/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.556    u3/cuenta0_carry__2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  u3/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.673    u3/cuenta0_carry__3_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.892 r  u3/cuenta0_carry__4/O[0]
                         net (fo=1, routed)           0.859     8.752    u3/cuenta0_carry__4_n_7
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.323     9.075 r  u3/cuenta[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.075    u3/cuenta[21]_i_1__0_n_0
    SLICE_X3Y115         FDCE                                         r  u3/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.677    88.372    u3/CLK
    SLICE_X3Y115         FDCE                                         r  u3/cuenta_reg[21]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.075    88.692    u3/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         88.692    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 79.617    

Slack (MET) :             79.643ns  (required time - arrival time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.935ns (52.294%)  route 1.765ns (47.706%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 88.372 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.804     5.348    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.107     6.911    u1/Q[0]
    SLICE_X6Y110         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.506 r  u1/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    u1/cuenta0_carry_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  u1/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.623    u1/cuenta0_carry__0_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  u1/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.740    u1/cuenta0_carry__1_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.055 r  u1/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.658     8.713    u1/data0[16]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.335     9.048 r  u1/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     9.048    u1/p_0_in[16]
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.677    88.372    u1/CLK
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[16]/C
                         clock pessimism              0.280    88.652    
                         clock uncertainty           -0.035    88.617    
    SLICE_X7Y113         FDCE (Setup_fdce_C_D)        0.075    88.692    u1/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         88.692    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 79.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u2/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.112%)  route 0.154ns (44.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.141     1.716 f  u1/unseg_reg/Q
                         net (fo=2, routed)           0.154     1.870    u2/sg1
    SLICE_X4Y112         LUT4 (Prop_lut4_I3_O)        0.048     1.918 r  u2/FSM_sequential_estadoActual[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.918    u2/estadoSiguiente[1]
    SLICE_X4Y112         FDCE                                         r  u2/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.944     2.094    u2/CLK
    SLICE_X4Y112         FDCE                                         r  u2/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.505     1.588    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.107     1.695    u2/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u1/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u2/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.141     1.716 f  u1/unseg_reg/Q
                         net (fo=2, routed)           0.154     1.870    u2/sg1
    SLICE_X4Y112         LUT4 (Prop_lut4_I3_O)        0.045     1.915 r  u2/FSM_sequential_estadoActual[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    u2/estadoSiguiente[0]
    SLICE_X4Y112         FDCE                                         r  u2/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.944     2.094    u2/CLK
    SLICE_X4Y112         FDCE                                         r  u2/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.505     1.588    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.091     1.679    u2/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u0/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=6, routed)           0.144     1.861    u0/estadoActual[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.045     1.906 r  u0/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u0/estadoSiguiente[0]
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.945     2.095    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.092     1.667    u0/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u3/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u4/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.231ns (61.172%)  route 0.147ns (38.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.672     1.576    u3/CLK
    SLICE_X1Y112         FDCE                                         r  u3/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.128     1.704 f  u3/unseg_reg/Q
                         net (fo=2, routed)           0.147     1.851    u4/sg3
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.103     1.954 r  u4/FSM_sequential_estadoActual[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.954    u4/estadoSiguiente[1]
    SLICE_X1Y112         FDCE                                         r  u4/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.946     2.096    u4/CLK
    SLICE_X1Y112         FDCE                                         r  u4/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.107     1.683    u4/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u3/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.672     1.576    u3/CLK
    SLICE_X1Y112         FDCE                                         r  u3/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 f  u3/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.181     1.898    u4/cuenta_reg[0][0]
    SLICE_X1Y112         LUT3 (Prop_lut3_I2_O)        0.045     1.943 r  u4/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.943    u3/D[0]
    SLICE_X1Y112         FDCE                                         r  u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.946     2.096    u3/CLK
    SLICE_X1Y112         FDCE                                         r  u3/cuenta_reg[0]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.091     1.667    u3/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u3/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u4/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.756%)  route 0.147ns (39.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.672     1.576    u3/CLK
    SLICE_X1Y112         FDCE                                         r  u3/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.128     1.704 f  u3/unseg_reg/Q
                         net (fo=2, routed)           0.147     1.851    u4/sg3
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.099     1.950 r  u4/FSM_sequential_estadoActual[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.950    u4/estadoSiguiente[0]
    SLICE_X1Y112         FDCE                                         r  u4/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.946     2.096    u4/CLK
    SLICE_X1Y112         FDCE                                         r  u4/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.092     1.668    u4/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u0/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.660%)  route 0.230ns (55.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=6, routed)           0.230     1.947    u0/estadoActual[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.992 r  u0/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.992    u0/estadoSiguiente[2]
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.945     2.095    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[2]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.092     1.667    u0/FSM_sequential_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.587%)  route 0.205ns (52.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.141     1.716 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.149     1.865    u2/Q[0]
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  u2/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.056     1.966    u1/D[0]
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.944     2.094    u1/CLK
    SLICE_X5Y112         FDCE                                         r  u1/cuenta_reg[0]/C
                         clock pessimism             -0.518     1.575    
    SLICE_X5Y112         FDCE (Hold_fdce_C_D)         0.066     1.641    u1/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u0/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.660%)  route 0.230ns (55.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.671     1.575    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=6, routed)           0.230     1.947    u0/estadoActual[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.992 r  u0/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    u0/estadoSiguiente[1]
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.945     2.095    u0/CLK
    SLICE_X3Y114         FDCE                                         r  u0/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.091     1.666    u0/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            u1/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.670     1.574    u1/CLK
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDCE (Prop_fdce_C_Q)         0.141     1.715 r  u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.065     1.780    u1/cuenta[15]
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  u1/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.161     2.051    u1/data0[15]
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.108     2.159 r  u1/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.159    u1/p_0_in[15]
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.943     2.093    u1/CLK
    SLICE_X7Y113         FDCE                                         r  u1/cuenta_reg[15]/C
                         clock pessimism             -0.518     1.574    
    SLICE_X7Y113         FDCE (Hold_fdce_C_D)         0.092     1.666    u1/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X5Y112   u1/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X7Y112   u1/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X5Y112   u1/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X5Y112   u1/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X7Y112   u1/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X7Y113   u1/cuenta_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X5Y112   u1/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X5Y112   u1/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X7Y112   u1/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X7Y112   u1/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y114   u0/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X5Y112   u1/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X5Y112   u1/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X7Y112   u1/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X7Y112   u1/cuenta_reg[10]/C



