# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 8
set MemName Loop_ho_loop_procfYi
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 330
set AddrWd 9
set TrueReset 0
set IsROM 1
set ROMData { "10111101101001110011001000101100" "10111110001110110011001001001111" "00111110001010000000110001111101" "00111100101000001001101011110001" "00111101111100000011111000000110" "00111110101101000000000001110011" "00111110110111011001110011101101" "10111110000000101111001110010010" "10111011111111000101100100010001" "00111110000000111010100100001011" "10111110101001100000000010101011" "10111110110010001000111011100011" "10111111001001110110110010110111" "10111110010000101000011001111111" "00111110101111001101101100010011" "10111110100010100110111110111101" "10111101001010100011101110110101" "00111110100110101011011111011100" "10111111000100101101100101010100" "00111110100101111111010110100111" "00111111001011011110000111110000" "00111110000010011100010111001000" "10111111000011111000001111000001" "00111101001101010001101001000011" "10111101011110000100001101001100" "10111110100011000100010100101000" "00111101000100000010100101000111" "00111110101010110101011011011001" "10111110110000011100111100011011" "00111111000110000100011011000110" "10111110000101111010101011000110" "10111101001001110110101000100000" "00111110000110010001101001101100" "00111101000111010101001010101101" "10111110001101001100110101101001" "10111111001011001010111001010111" "00111110000110111011010011111101" "00111110101111000000101011010000" "10111110001000100100111100000110" "00111110011100001011011011110001" "00111110111011111100101101010110" "00111110000001110101101111010011" "00111110110100110111111000010111" "10111110001011001000011001110011" "10111110110010101110100010000100" "00111111000111110101011101000101" "10111110001101001110011000101011" "10111110000011100001000000001100" "10111110101101101111111100101100" "10111110011101101110101011100000" "10111110100000110100111101001100" "10111110000101101001100010010100" "00111110001100110000010111000011" "10111100101000010011011011001000" "10111110101110011101000101010111" "10111110110100011100111100100100" "10111110011001001100111010001001" "10111110011010111111001001101010" "10111110010001110101111110010110" "00111111011101111100000100111101" "10111110101000011010100110010001" "00111110101101100110000111100000" "10111111000001000101101001010111" "00111101000001001000100010100111" "00111110101110100110110001110110" "00111101111010111000000011000001" "10111101101100101000111011110110" "10111110011110010111100010100111" "10111101111101000000000101100111" "00111110101000100110110110011001" "10111111100101011111001101100010" "00111110011111101101110111101110" "00111111000101100000000110110111" "10111110111111101000010101010101" "10111110100001101111111011000100" "00111110011100110101101101110010" "00111111010011011000100100001000" "10111101100011110010110001100100" "00111111100001000011101011010101" "10111100001110100111110100010011" "00111101110011111011101011011111" "10111110011010010010110011001001" "10111100110000100000100001110010" "10111110100000001011111111001100" "00111110100100110001111100111111" "00111111000001111010110101111000" "00111110100110100111010110110110" "10111110001011100011100111000111" "00111010100100000001011010011000" "00111111000110101001001101000110" "00111101101110111101101001010011" "10111110001011101000111111111100" "00111101111010001001011100110111" "10111110101100101101011110000100" "10111110101000101111000000101000" "10111101111101010000001100001000" "00111111011011000110111000100110" "10111011001110101011110100101100" "00111110011110101100011111010000" "10111101001101101110000010000101" "00111110011100011100001001111011" "00111110101011111100111011100000" "00111110101101110100100001101011" "10111110110010011110110000111001" "00111111001101001011111110010000" "00111110001111111110110101101100" "10111111001001010110001111101000" "10111110011111011011101001110101" "00111110010010001100111101111011" "10111110110010010011100011010111" "00111111001101000001000111111011" "00111110100010010011001001000110" "10111110100000010111110101111010" "10111110000100001001011111000011" "10111110101010001110110001110110" "00111110101001011111011100000110" "00111110110110010010100000111111" "10111110111000110101100001000100" "00111111000101111100100110010010" "10111110001011111000100001100001" "00111110010100001111100111111111" "00111110110011100000011101000010" "10111111000010111011000111010001" "00111110100111110000101011001100" "10111111001101000101010010000001" "00111110111100101101011111101110" "00111111001011100110111010011001" "00111110101110001110010110010001" "10111110101101100000001101010110" "10111101111101000100101100111011" "10111110101111010110000010001000" "10111110100001010000110000100110" "10111101001011110100011001011101" "00111110000100110101001101000111" "10111111000001011110000011011100" "10111110101101001001111011000111" "00111101111001011110001110011110" "10111111100000111011101110110111" "10111110101001000000111110000011" "00111110101110111110100100111100" "10111110101011111000011011111101" "00111111000001001010110100001111" "00111101100111001011011000110000" "00111110111100011101000001001001" "10111111000010101101111110001010" "10111110010111010111100000111010" "10111110000001110101101000100010" "00111110101100101000110000011100" "10111110101010110001011010111111" "10111100110010001001010000010111" "00111111001010001110101101101111" "10111111010010011000001011111011" "10111111100010101011011000110101" "00111110101000011111111000011110" "00111111000001111100101100110001" "00111111001101011000111000110101" "10111110100100101110111010001010" "00111110011101011101010100100100" "00111111000010110000110110100100" "10111111000011111100111011110001" "10111110110110111011110001010111" "00111110110100101000010011000100" "00111110100101010110111100010010" "00111101111100001010100101010001" "00111110011101101011101110000000" "00111101000110010000000111101111" "10111110100001110000000000000111" "00111110110110011010000101100110" "00111110000000100000011000111111" "00111110111100100000011110000000" "00111111011011111110101001111001" "00111111000001111111110011001000" "00111110100001111100111100111000" "00111110000101110001101110011111" "10111111100011010101101001110000" "10111110000010111000100100000100" "00111110110000101101011111100101" "00111110011110000001001011010000" "10111110100011011101010110101110" "00111110000101110110011110100101" "00111110101010110011000001111101" "10111110101110101000001010001001" "00111101100001111010111011000011" "10111111001110111110100110100000" "10111110111001010010100001111111" "10111011110110000100011011101110" "10111101000100001111011000000000" "00111110110110111011111001101010" "10111111011010101111010011011011" "00111110000000000101000011100001" "00111111001001100101111011000010" "10111111010110000111100001110011" "10111110110001011001111001000000" "00111110111101000110011100111001" "10111110111111011000111111011111" "00111100000111011000000001111011" "00111110000000000110010100100100" "10111110010101110111101110111110" "10111101010111011100011010010100" "10111101011000000001100111001100" "10111111100001000101001011101000" "00111110010010110100110111100001" "10111011111001000110011000110011" "00111111000101111011000101011000" "10111110000010011011111101100111" "00111110111110111011010000001010" "00111101100001010001100111000011" "10111110111111100110101010000000" "10111101101000100100111101001010" "10111111000100100011100011001010" "10111101110111010110101010100010" "00111110100001001011100000111100" "00111110100100101011101010010100" "00111110010011001010111010110010" "00111110100011001110110001010111" "10111110101110100001100011100110" "00111110011011100101101010011110" "10111111010101011010110010101111" "00111110111000000000010000000101" "10111101000000011111100110111101" "10111111000110001011101101110111" "00111100011101100010010101000101" "00111110110000011110011001111011" "00111100101001111011101110111001" "10111101011111010010110000000110" "00111101001010000010011101101010" "00111110110101111111100111010000" "00111111000011111001010100011110" "00111110111010010001000001011110" "10111110100010011011101000100110" "00111101110100010011000001101100" "10111100111000101100000011001110" "10111110101000110101111001101110" "00111110110000011100011110000001" "10111110001101111100010010010010" "00111101110111011001110000011000" "10111101100001110101000101000010" "00111011101110001000100011001101" "10111110000111000101010111011101" "10111101111010001111011011100010" "00111110110110010110111000110011" "10111110110010010011011011011001" "10111110010000010000111101011101" "00111111010010000110101000110111" "00111110100110001011111111010000" "00111110101111001011000010110001" "00111110100100000010101011101111" "00111110010100011011111011010110" "00111111001000101110100001011001" "00111111001010010000101010000000" "00111111001010010100001000001000" "10111101110011111101111111101110" "00111110000101000011100000100101" "10111110111001010001101011000011" "00111110001100110010101111010111" "10111101101001000111100101100001" "00111110000001111110011100011011" "00111110111011011111000111100001" "00111101100001101111001101111110" "10111111001001000011010100100000" "10111110100001111101111100101101" "10111110110011001111000011111000" "00111110100110000011100100100101" "00111011110110110101111111000000" "00111101101001000000110100111101" "00111110100110111100011100101110" "00111110010001100011001000101110" "10111100001101101110100110100111" "10111110110110010101010111101110" "00111110100110101000000111110001" "10111111011110111101101011110110" "10111111001011001100001110100110" "00111110001000000111010011000000" "10111110111110111001010011010100" "00111111000000101101101111011111" "00111110100110101101001110001011" "10111101010111111010110011101100" "10111110011001010111110110110000" "00111110010111100110010001111101" "00111100111100110000100110101010" "10111110101101011011100100101000" "10111111000000000111010010111111" "00111110100010010000100010101111" "00111110100100011001110101111010" "00111110111111101011110000110011" "00111100110111001011001001010101" "10111110011000100001100100100001" "00111110010101111000111011100010" "00111110101101000011111100111011" "00111101111000100000011001101000" "10111110110101110000001010010010" "10111111000011110100010100101110" "00111111001011011111101111000010" "00111110011101011001000011010000" "10111111000101000100000001100011" "10111110101001111010110010101000" "10111101111010010011101010111101" "00111110001110101001100011111111" "00111110000010100111101001001001" "00111110110000011010111000011010" "10111101111011000001101001010101" "00111110101100100001010011011101" "10111111001000101000101011001000" "00111100110101110011110010001010" "00111110101101100011111010111011" "00111110101100001100101010101010" "00111110101101010010011110011111" "10111100111100100010101001000010" "00111111000111111011110001111100" "10111111010111101010111111100101" "10111110101000000100001100101110" "10111101100000110111010011000010" "00111101110001110010110001111101" "10111100101111000000111001110100" "10111110110000011011101101100101" "00111101100001100100011100000101" "00111101010110100000010100100101" "10111101010100011100101010011101" "00111101100011000010110011010111" "00111111001100100111111111000100" "10111111011011011101001010000100" "00111110100111011010010111001010" "00111110111110100000010001101101" "10111110010000001000011100011100" "00111101010001000111100010011010" "10111110110110100011111001010000" "00111110001111001001001110111101" "10111110111110110011010011101001" "10111110001011010000110001010110" "10111110100110001010001101011010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 8
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name output_r \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_r \
    op interface \
    ports { output_r_address0 { O 4 vector } output_r_ce0 { O 1 bit } output_r_we0 { O 1 bit } output_r_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_r'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name hiddenOut \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename hiddenOut \
    op interface \
    ports { hiddenOut_address0 { O 5 vector } hiddenOut_ce0 { O 1 bit } hiddenOut_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'hiddenOut'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


