
****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source axi_dmac_ip.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/library/scripts/adi_ip.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2016.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_ip_create {ip_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   if {!$IGNORE_VERSION_CHECK && [string compare [version -short] $REQUIRED_VIVADO_VERSION] != 0} {
##     return -code error [format "ERROR: This library requires Vivado %s." $REQUIRED_VIVADO_VERSION]
##   }
## 
##   create_project $ip_name . -force
## 
##   set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
##   set_msg_config -id {IP_Flow 19-2999} -new_severity INFO 
##   set_msg_config -id {IP_Flow 19-1654} -new_severity INFO 
##   set_msg_config -id {IP_Flow 19-459} -new_severity INFO 
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   set proj_dir [get_property directory [current_project]]
##   set proj_name [get_projects $ip_name]
## }
## proc adi_ip_files {ip_name ip_files} {
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_constraints {ip_name ip_constr_files {processing_order late}} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   foreach f_name $ip_constr_files {
##     ipx::add_file $f_name $proj_filegroup
##     set_property type xdc [ipx::get_files $f_name -of_objects $proj_filegroup]
##     set_property processing_order $processing_order [ipx::get_files $f_name -of_objects $proj_filegroup]
##   }
## }
## proc adi_ip_ttcl {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   set f [ipx::add_file $ip_constr_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
## }
## proc adi_ip_bd {ip_name ip_bd_files} {
##   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
##   if {$proj_filegroup == {}} {
##     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
##   }
##   set f [ipx::add_file $ip_bd_files $proj_filegroup]
##   set_property -dict [list \
##     type tclSource \
##   ] $f
## }
## proc adi_ip_properties {ip_name} {
## 
##   adi_ip_properties_lite $ip_name
## 
##   ipx::infer_bus_interface {\
##     s_axi_awvalid \
##     s_axi_awaddr \
##     s_axi_awprot \
##     s_axi_awready \
##     s_axi_wvalid \
##     s_axi_wdata \
##     s_axi_wstrb \
##     s_axi_wready \
##     s_axi_bvalid \
##     s_axi_bresp \
##     s_axi_bready \
##     s_axi_arvalid \
##     s_axi_araddr \
##     s_axi_arprot \
##     s_axi_arready \
##     s_axi_rvalid \
##     s_axi_rdata \
##     s_axi_rresp \
##     s_axi_rready} \
##   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
##   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
##   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
##   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
##   set_property range {65536} [ipx::get_address_blocks axi_lite \
##     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
##   ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces s_axi_aclk \
##     -of_objects [ipx::current_core]]
##   set_property value s_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
##     -of_objects [ipx::get_bus_interfaces s_axi_aclk \
##     -of_objects [ipx::current_core]]]
## }
## proc adi_ip_infer_streaming_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_infer_mm_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   ipx::package_project -root_dir . \
##     -vendor analog.com \
##     -library user \
##     -taxonomy /Analog_Devices
## 
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {www.analog.com} [ipx::current_core]
## 
##   set_property supported_families {\
##     virtex7       Production \
##     qvirtex7      Production \
##     kintex7       Production \
##     kintex7l      Production \
##     qkintex7      Production \
##     qkintex7l     Production \
##     artix7        Production \
##     artix7l       Production \
##     aartix7       Production \
##     qartix7       Production \
##     zynq          Production \
##     qzynq         Production \
##     azynq         Production \
##     virtexu       Production \
##     kintexuplus   Production \
##     zynquplus     Production \
##     kintexu       Production \
##     virtex7       Beta \
##     qvirtex7      Beta \
##     kintex7       Beta \
##     kintex7l      Beta \
##     qkintex7      Beta \
##     qkintex7l     Beta \
##     artix7        Beta \
##     artix7l       Beta \
##     aartix7       Beta \
##     qartix7       Beta \
##     zynq          Beta \
##     qzynq         Beta \
##     azynq         Beta \
##     virtexu       Beta \
##     virtexuplus   Beta \
##     kintexuplus   Beta \
##     zynquplus     Beta \
##     kintexu       Beta}\
##   [ipx::current_core]
## 
##   ipx::remove_all_bus_interface [ipx::current_core]
##   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
##   foreach map $memory_maps {
##     ipx::remove_memory_map [lindex $map 2] [ipx::current_core ]
##   }
## }
## proc adi_set_ports_dependency {port_prefix dependency} {
##   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
##     set_property ENABLEMENT_DEPENDENCY $dependency $port
##   }
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
##   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
##   adi_set_ports_dependency $prefix $dependency
## }
## proc adi_add_port_map {bus phys logic} {
##   set map [ipx::add_port_map $phys $bus]
##   set_property "PHYSICAL_NAME" $phys $map
##   set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
##   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##   set_property "BUS_TYPE_VLNV" $bus_type $bus
##   set_property "INTERFACE_MODE" $mode $bus
## 
##   foreach port_map $port_maps {
##     adi_add_port_map $bus {*}$port_map
##   }
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
##   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
##   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
##   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
##   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
##   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
##   set_property display_name $clock_inf_name $clock_inf
##   set clock_map [ipx::add_port_map "CLK" $clock_inf]
##   set_property physical_name $clock_signal_name $clock_map
## 
##   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
##   set_property value $bus_inf_name $assoc_busif
## 
##   if { $reset_signal_name != "" } {
##     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
##     set_property value $reset_signal_name $assoc_reset
## 
##     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
##     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
##     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
##     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
##     set_property display_name $reset_inf_name $reset_inf
##     set_property interface_mode $reset_signal_mode $reset_inf
##     set reset_map [ipx::add_port_map "RST" $reset_inf]
##     set_property physical_name $reset_signal_name $reset_map
## 
##     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
##     set_property value "ACTIVE_LOW" $reset_polarity
##   }
## }
## proc adi_ip_add_core_dependencies {vlnvs} {
##   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
##     foreach vlnv $vlnvs {
##       ipx::add_subcore $vlnv $file_group
##     }
##   }
## }
## proc adi_if_define {name} {
## 
##   ipx::create_abstraction_definition ADI user ${name}_rtl 1.0
##   ipx::create_bus_definition ADI user $name 1.0
## 
##   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
##   set_property xml_file_name ${name}.xml [ipx::current_busdef]
##   set_property bus_type_vlnv ADI:user:${name}:1.0 [ipx::current_busabs]
## 
##   ipx::save_abstraction_definition [ipx::current_busabs]
##   ipx::save_bus_definition [ipx::current_busdef]
## }
## proc adi_if_ports {dir width name {type none}} {
## 
##   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
##   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
##   set_property master_presence required $m_intf
##   set_property slave_presence  required $m_intf
##   set_property master_width $width $m_intf
##   set_property slave_width  $width $m_intf
## 
##   set m_dir "in"
##   set s_dir "out"
##   if {$dir eq "output"} {
##     set m_dir "out"
##     set s_dir "in"
##   }
## 
##   set_property master_direction $m_dir $m_intf
##   set_property slave_direction  $s_dir $m_intf
## 
##   if {$type ne "none"} {
##     set_property is_${type} true $m_intf
##   }
## 
##   ipx::save_bus_definition [ipx::current_busdef]
##   ipx::save_abstraction_definition [ipx::current_busabs]
## }
## proc adi_if_infer_bus {if_name mode name maps} {
## 
##   ipx::add_bus_interface $name [ipx::current_core]
##   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
##   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
##   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
##   set_property interface_mode $mode $m_bus_if
## 
##   foreach map $maps  {
##     set m_maps [regexp -all -inline {\S+} $map]
##     lassign $m_maps p_name p_map
##     ipx::add_port_map $p_name $m_bus_if
##     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
##   }
## }
# adi_ip_create axi_dmac
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_dmac'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
# adi_ip_files axi_dmac [list \
#   "$ad_hdl_dir/library/common/sync_bits.v" \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "address_generator.v" \
#   "data_mover.v" \
#   "request_arb.v" \
#   "request_generator.v" \
#   "response_handler.v" \
#   "axi_register_slice.v" \
#   "2d_transfer.v" \
#   "dest_axi_mm.v" \
#   "dest_axi_stream.v" \
#   "dest_fifo_inf.v" \
#   "src_axi_mm.v" \
#   "src_axi_stream.v" \
#   "src_fifo_inf.v" \
#   "splitter.v" \
#   "response_generator.v" \
#   "axi_dmac.v" \
#   "axi_dmac_constr.ttcl" \
#   "bd/bd.tcl" ]
# adi_ip_properties axi_dmac
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/sync_bits.v' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_dmac'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/up_axi.v' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_dmac'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/sync_bits.v' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_dmac'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/common/up_axi.v' appears to be outside of the project area 'C:/Users/aptay/Downloads/hdl-hdl_2016_r2/library/axi_dmac'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "inc_id.h" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "resp.h" from the top-level HDL file.
INFO: [IP_Flow 19-2228] Inferred bus interface 'fifo_rd' of definition 'analog.com:interface:fifo_rd:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'fifo_wr' of definition 'analog.com:interface:fifo_rd:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'm_axis' of definition 'analog.com:interface:fifo_rd:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 's_axis' of definition 'analog.com:interface:fifo_rd:1.0'.
INFO: [IP_Flow 19-2999] Will not infer bus interface "fifo_rd" for "analog.com:interface:fifo_wr:1.0". The interface exists with different type "analog.com:interface:fifo_rd:1.0".
INFO: [IP_Flow 19-2999] Will not infer bus interface "fifo_wr" for "analog.com:interface:fifo_wr:1.0". The interface exists with different type "analog.com:interface:fifo_rd:1.0".
INFO: [IP_Flow 19-2999] Will not infer bus interface "m_axis" for "analog.com:interface:fifo_wr:1.0". The interface exists with different type "analog.com:interface:fifo_rd:1.0".
INFO: [IP_Flow 19-2999] Will not infer bus interface "s_axis" for "analog.com:interface:fifo_wr:1.0". The interface exists with different type "analog.com:interface:fifo_rd:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface 'm_dest_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'm_src_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm_src_axi_aresetn' as interface 'm_src_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm_dest_axi_aresetn' as interface 'm_dest_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's_axi_aresetn' as interface 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_src_axi_aclk' as interface 'm_src_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_src_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_src_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_dest_axi_aclk' as interface 'm_dest_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_dest_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_dest_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axi_aclk' as interface 's_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'irq' as interface 'irq'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axis_aclk' as interface 's_axis_aclk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_axis_aclk' as interface 'm_axis_aclk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'fifo_wr_clk' as interface 'fifo_wr_clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'fifo_rd_clk' as interface 'fifo_rd_clk'.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qvirtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  aartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qzynq.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  zynquplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qvirtex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qkintex7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  artix7l.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  aartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qartix7.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  qzynq.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexu.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  virtexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexuplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  zynquplus.  Please verify spelling and reissue command to set the supported files.
WARNING: [IP_Flow 19-4623] Unrecognized family  kintexu.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axi_aclk' as interface 's_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's_axi_aresetn' as interface 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
# adi_ip_infer_mm_interfaces axi_dmac
INFO: [IP_Flow 19-2228] Inferred bus interface 'm_dest_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'm_src_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_dest_axi': References existing address space 'm_dest_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_src_axi': References existing address space 'm_src_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm_src_axi_aresetn' as interface 'm_src_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm_dest_axi_aresetn' as interface 'm_dest_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_src_axi_aclk' as interface 'm_src_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_src_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_src_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_src_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_dest_axi_aclk' as interface 'm_dest_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_dest_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_dest_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_dest_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'irq' as interface 'irq'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's_axis_aclk' as interface 's_axis_aclk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm_axis_aclk' as interface 'm_axis_aclk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'fifo_wr_clk' as interface 'fifo_wr_clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'fifo_rd_clk' as interface 'fifo_rd_clk'.
# adi_ip_ttcl axi_dmac "axi_dmac_constr.ttcl"
# adi_ip_bd axi_dmac "bd/bd.tcl"
# adi_ip_add_core_dependencies { \
# 	analog.com:user:util_axis_resize:1.0 \
# 	analog.com:user:util_axis_fifo:1.0 \
# }
# set_property display_name "ADI AXI DMA Controller" [ipx::current_core]
# set_property description "ADI AXI DMA Controller" [ipx::current_core]
# adi_add_bus "s_axis" "slave" \
# 	"xilinx.com:interface:axis_rtl:1.0" \
# 	"xilinx.com:interface:axis:1.0" \
# 	[list {"s_axis_ready" "TREADY"} \
# 	  {"s_axis_valid" "TVALID"} \
# 	  {"s_axis_data" "TDATA"} \
# 	  {"s_axis_user" "TUSER"} ]
# adi_add_bus_clock "s_axis_aclk" "s_axis"
# adi_add_bus "m_axis" "master" \
# 	"xilinx.com:interface:axis_rtl:1.0" \
# 	"xilinx.com:interface:axis:1.0" \
# 	[list {"m_axis_ready" "TREADY"} \
# 	  {"m_axis_valid" "TVALID"} \
# 	  {"m_axis_data" "TDATA"} ]
# adi_add_bus_clock "m_axis_aclk" "m_axis"
# adi_set_bus_dependency "m_src_axi" "m_src_axi" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_SRC')) = 0)"
# adi_set_bus_dependency "m_dest_axi" "m_dest_axi" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_DEST')) = 0)"
# adi_set_bus_dependency "s_axis" "s_axis" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_SRC')) = 1)"
# adi_set_bus_dependency "m_axis" "m_axis" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_DEST')) = 1)"
# adi_set_ports_dependency "fifo_rd" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_DEST')) = 2)"
# set dummy_axi_ports [list \
# 	"m_dest_axi_arvalid" \
# 	"m_dest_axi_arready" \
# 	"m_dest_axi_araddr" \
# 	"m_dest_axi_arlen" \
# 	"m_dest_axi_arsize" \
# 	"m_dest_axi_arburst" \
# 	"m_dest_axi_arcache" \
# 	"m_dest_axi_arprot" \
# 	"m_dest_axi_rready" \
# 	"m_dest_axi_rvalid" \
# 	"m_dest_axi_rresp" \
# 	"m_dest_axi_rdata" \
# 	"m_src_axi_awvalid" \
# 	"m_src_axi_awready" \
# 	"m_src_axi_awvalid" \
# 	"m_src_axi_awaddr" \
# 	"m_src_axi_awlen" \
# 	"m_src_axi_awsize" \
# 	"m_src_axi_awburst" \
# 	"m_src_axi_awcache" \
# 	"m_src_axi_awprot" \
# 	"m_src_axi_wvalid" \
# 	"m_src_axi_wready" \
# 	"m_src_axi_wvalid" \
# 	"m_src_axi_wdata" \
# 	"m_src_axi_wstrb" \
# 	"m_src_axi_wlast" \
# 	"m_src_axi_bready" \
# 	"m_src_axi_bvalid" \
# 	"m_src_axi_bresp" \
# ]
# foreach p $dummy_axi_ports {
# 	adi_set_ports_dependency $p "0"
# }
# set_property master_address_space_ref m_dest_axi \
#     [ipx::get_bus_interfaces m_dest_axi \
#     -of_objects [ipx::current_core]]
# set_property master_address_space_ref m_src_axi \
#     [ipx::get_bus_interfaces m_src_axi \
#     -of_objects [ipx::current_core]]
# adi_add_bus "fifo_wr" "slave" \
# 	"analog.com:interface:fifo_wr_rtl:1.0" \
# 	"analog.com:interface:fifo_wr:1.0" \
# 	{ \
# 		{"fifo_wr_en" "EN"} \
# 		{"fifo_wr_din" "DATA"} \
# 		{"fifo_wr_overflow" "OVERFLOW"} \
# 		{"fifo_wr_sync" "SYNC"} \
# 		{"fifo_wr_xfer_req" "XFER_REQ"} \
# 	}
# adi_add_bus_clock "fifo_wr_clk" "fifo_wr"
# adi_set_bus_dependency "fifo_wr" "fifo_wr" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_SRC')) = 2)"
# adi_add_bus "fifo_rd" "slave" \
# 	"analog.com:interface:fifo_rd_rtl:1.0" \
# 	"analog.com:interface:fifo_rd:1.0" \
# 	{
# 		{"fifo_rd_en" "EN"} \
# 		{"fifo_rd_dout" "DATA"} \
# 		{"fifo_rd_valid" "VALID"} \
# 		{"fifo_rd_underflow" "UNDERFLOW"} \
# 	}
# adi_add_bus_clock "fifo_rd_clk" "fifo_rd"
# adi_set_bus_dependency "fifo_rd" "fifo_rd" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.DMA_TYPE_DEST')) = 2)"
# foreach port {"m_dest_axi_aresetn" "m_src_axi_aresetn" "s_axis_valid" \
# 	"s_axis_data" "m_axis_ready" "fifo_wr_en" "fifo_wr_din" "fifo_rd_en"} {
# 	set_property DRIVER_VALUE "0" [ipx::get_ports $port]
# }
# foreach port {"s_axis_user" "fifo_wr_sync"} {
# 	set_property DRIVER_VALUE "1" [ipx::get_ports $port]
# }
# set cc [ipx::current_core]
# foreach intf [ipx::get_bus_interfaces m_*_axi -of_objects $cc] {
# 	set para [ipx::add_bus_parameter SUPPORTS_NARROW_BURST $intf]
# 	set_property "VALUE" "0" $para
# }
# set_property -dict [list \
# 	"value_validation_type" "range_long" \
# 	"value_validation_range_minimum" "8" \
# 	"value_validation_range_maximum" "32" \
# 	] \
# 	[ipx::get_user_parameters DMA_LENGTH_WIDTH -of_objects $cc]
# foreach {k v} { \
# 		"ASYNC_CLK_REQ_SRC" "true" \
# 		"ASYNC_CLK_SRC_DEST" "true" \
# 		"ASYNC_CLK_DEST_REQ" "true" \
# 		"CYCLIC" "false" \
# 		"DMA_2D_TRANSFER" "false" \
# 		"SYNC_TRANSFER_START" "false" \
# 		"AXI_SLICE_SRC" "false" \
# 		"AXI_SLICE_DEST" "false" \
# 	} { \
# 	set_property -dict [list \
# 			"value_format" "bool" \
# 			"value" $v \
# 		] \
# 		[ipx::get_user_parameters $k -of_objects $cc]
# 	set_property -dict [list \
# 			"value_format" "bool" \
# 			"value" $v \
# 		] \
# 		[ipx::get_hdl_parameters $k -of_objects $cc]
# }
# set_property -dict [list \
# 	"enablement_tcl_expr" "\$DMA_TYPE_SRC != 0" \
# ] \
# [ipx::get_user_parameters SYNC_TRANSFER_START -of_objects $cc]
# foreach dir {"SRC" "DEST"} {
# 	set_property -dict [list \
# 		"value_validation_type" "list" \
# 		"value_validation_list" "16 32 64 128 256 512 1024" \
# 	] \
# 	[ipx::get_user_parameters DMA_DATA_WIDTH_${dir} -of_objects $cc]
# 
# 	set_property -dict [list \
# 		"value_validation_type" "pairs" \
# 		"value_validation_pairs" {"AXI3" "1" "AXI4" "0"} \
# 		"enablement_tcl_expr" "\$DMA_TYPE_${dir} == 0" \
# 	] \
# 	[ipx::get_user_parameters DMA_AXI_PROTOCOL_${dir} -of_objects $cc]
# 
# 	set_property -dict [list \
# 		"value_validation_type" "pairs" \
# 		"value_validation_pairs" { \
# 			"Memory-Mapped AXI" "0" \
# 			"Streaming AXI" "1" \
# 			"FIFO Interface" "2" \
# 		} \
# 	] \
# 	[ipx::get_user_parameters DMA_TYPE_${dir} -of_objects $cc]
# }
# set page0 [ipgui::get_pagespec -name "Page 0" -component $cc]
# set g [ipgui::add_group -name {DMA Endpoint Configuration} -component $cc \
# 		-parent $page0 -display_name {DMA Endpoint Configuration} \
# 		-layout "horizontal"]
# set src_group [ipgui::add_group -name {Source} -component $cc -parent $g \
# 		-display_name {Source}]
# set dest_group [ipgui::add_group -name {Destination} -component $cc -parent $g \
# 		-display_name {Destination}]
# foreach {dir group} [list "SRC" $src_group "DEST" $dest_group] {
# 	set p [ipgui::get_guiparamspec -name "DMA_TYPE_${dir}" -component $cc]
# 	ipgui::move_param -component $cc -order 0 $p -parent $group
# 	set_property -dict [list \
# 			"widget" "comboBox" \
# 			"display_name" "Type" \
# 		] $p
# 
# 	set p [ipgui::get_guiparamspec -name "DMA_AXI_PROTOCOL_${dir}" -component $cc]
# 	ipgui::move_param -component $cc -order 1 $p -parent $group
# 	set_property -dict [list \
# 		"widget" "comboBox" \
# 		"display_name" "AXI Protocol" \
# 	] $p
# 
# 	set p [ipgui::get_guiparamspec -name "DMA_DATA_WIDTH_${dir}" -component $cc]
# 	ipgui::move_param -component $cc -order 2 $p -parent $group
# 	set_property -dict [list \
# 		"display_name" "Bus Width" \
# 	] $p
# 
# 	set p [ipgui::get_guiparamspec -name "AXI_SLICE_${dir}" -component $cc]
# 	ipgui::move_param -component $cc -order 3 $p -parent $group
# 	set_property -dict [list \
# 		"display_name" "Insert Register Slice" \
# 	] $p
# }
# set p [ipgui::get_guiparamspec -name "SYNC_TRANSFER_START" -component $cc]
# ipgui::move_param -component $cc -order 4 $p -parent $src_group
# set_property -dict [list \
# 	"display_name" "Transfer Start Synchronization Support" \
# ] $p
# set general_group [ipgui::add_group -name "General Configuration" -component $cc \
# 		-parent $page0 -display_name "General Configuration"]
# set p [ipgui::get_guiparamspec -name "ID" -component $cc]
# ipgui::move_param -component $cc -order 0 $p -parent $general_group
# set_property -dict [list \
# 	"display_name" "Core ID" \
# ] $p
# set p [ipgui::get_guiparamspec -name "DMA_LENGTH_WIDTH" -component $cc]
# ipgui::move_param -component $cc -order 1 $p -parent $general_group
# set_property -dict [list \
# 	"display_name" "DMA Transfer Length Register Width" \
# ] $p
# set p [ipgui::get_guiparamspec -name "FIFO_SIZE" -component $cc]
# ipgui::move_param -component $cc -order 2 $p -parent $general_group
# set_property -dict [list \
# 	"display_name" "FIFO Size (In Bursts)" \
# ] $p
# set p [ipgui::get_guiparamspec -name "MAX_BYTES_PER_BURST" -component $cc]
# ipgui::move_param -component $cc -order 3 $p -parent $general_group
# set_property -dict [list \
# 	"display_name" "Maximum Bytes per Burst" \
# ] $p
# set feature_group [ipgui::add_group -name "Features" -component $cc \
# 		-parent $page0 -display_name "Features"]
# set p [ipgui::get_guiparamspec -name "CYCLIC" -component $cc]
# ipgui::move_param -component $cc -order 0 $p -parent $feature_group
# set_property -dict [list \
# 	"display_name" "Cyclic Transfer Support" \
# ] $p
# set p [ipgui::get_guiparamspec -name "DMA_2D_TRANSFER" -component $cc]
# ipgui::move_param -component $cc -order 1 $p -parent $feature_group
# set_property -dict [list \
# 	"display_name" "2D Transfer Support" \
# ] $p
# set clk_group [ipgui::add_group -name {Clock Domain Configuration} -component $cc \
# 		-parent $page0 -display_name {Clock Domain Configuration}]
# set p [ipgui::get_guiparamspec -name "ASYNC_CLK_REQ_SRC" -component $cc]
# ipgui::move_param -component $cc -order 0 $p -parent $clk_group
# set_property -dict [list \
# 	"display_name" "Request and Source Clock Asynchronous" \
# ] $p
# set p [ipgui::get_guiparamspec -name "ASYNC_CLK_SRC_DEST" -component $cc]
# ipgui::move_param -component $cc -order 1 $p -parent $clk_group
# set_property -dict [list \
# 	"display_name" "Source and Destination Clock Asynchronous" \
# ] $p
# set p [ipgui::get_guiparamspec -name "ASYNC_CLK_DEST_REQ" -component $cc]
# ipgui::move_param -component $cc -order 2 $p -parent $clk_group
# set_property -dict [list \
# 	"display_name" "Destination and Request Clock Asynchronous" \
# ] $p
# ipx::create_xgui_files [ipx::current_core]
# ipx::save_core $cc
INFO: [Common 17-206] Exiting Vivado at Thu May 25 19:18:21 2017...
