Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May  2 18:53:32 2022
| Host         : ece-linlabsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10413 |     0 |     70560 | 14.76 |
|   LUT as Logic             |  8413 |     0 |     70560 | 11.92 |
|   LUT as Memory            |  2000 |     0 |     28800 |  6.94 |
|     LUT as Distributed RAM |  1536 |     0 |           |       |
|     LUT as Shift Register  |   464 |     0 |           |       |
| CLB Registers              | 12257 |     0 |    141120 |  8.69 |
|   Register as Flip Flop    | 12257 |     0 |    141120 |  8.69 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   580 |     0 |      8820 |  6.58 |
| F7 Muxes                   |     2 |     0 |     35280 | <0.01 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 189   |          Yes |           - |        Reset |
| 234   |          Yes |         Set |            - |
| 11801 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2095 |     0 |      8820 | 23.75 |
|   CLBL                                     |  1275 |     0 |           |       |
|   CLBM                                     |   820 |     0 |           |       |
| LUT as Logic                               |  8413 |     0 |     70560 | 11.92 |
|   using O5 output only                     |   254 |       |           |       |
|   using O6 output only                     |  5948 |       |           |       |
|   using O5 and O6                          |  2211 |       |           |       |
| LUT as Memory                              |  2000 |     0 |     28800 |  6.94 |
|   LUT as Distributed RAM                   |  1536 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |  1536 |       |           |       |
|   LUT as Shift Register                    |   464 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   314 |       |           |       |
|     using O5 and O6                        |   150 |       |           |       |
| CLB Registers                              | 12257 |     0 |    141120 |  8.69 |
|   Register driven from within the CLB      |  8049 |       |           |       |
|   Register driven from outside the CLB     |  4208 |       |           |       |
|     LUT in front of the register is unused |  3339 |       |           |       |
|     LUT in front of the register is used   |   869 |       |           |       |
| Unique Control Sets                        |   474 |       |     17640 |  2.69 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   70 |     0 |       216 | 32.41 |
|   RAMB36/FIFO*    |   63 |     0 |       216 | 29.17 |
|     RAMB36E2 only |   63 |       |           |       |
|   RAMB18          |   14 |     0 |       432 |  3.24 |
|     RAMB18E2 only |   14 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  108 |     0 |       360 | 30.00 |
|   DSP48E2 only |  108 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11801 |            Register |
| LUT2     |  3508 |                 CLB |
| LUT3     |  3003 |                 CLB |
| RAMD32   |  2688 |                 CLB |
| LUT6     |  1484 |                 CLB |
| LUT5     |  1118 |                 CLB |
| LUT4     |   905 |                 CLB |
| LUT1     |   606 |                 CLB |
| CARRY8   |   580 |                 CLB |
| SRL16E   |   452 |                 CLB |
| RAMS32   |   384 |                 CLB |
| FDSE     |   234 |            Register |
| FDCE     |   189 |            Register |
| SRLC32E  |   162 |                 CLB |
| DSP48E2  |   108 |          Arithmetic |
| RAMB36E2 |    63 |            BLOCKRAM |
| FDPE     |    33 |            Register |
| RAMB18E2 |    14 |            BLOCKRAM |
| MUXF7    |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+-----------------------------------------------------------------+------+
|                             Ref Name                            | Used |
+-----------------------------------------------------------------+------+
| design_1_axi_smc_4_0_sc_node_v1_0_12_si_handler                 |    1 |
| design_1_axi_smc_3_0_sc_node_v1_0_12_si_handler__parameterized3 |    1 |
| design_1_axi_smc_3_0_sc_node_v1_0_12_si_handler__parameterized0 |    1 |
| design_1_axi_smc_2_0_sc_node_v1_0_12_si_handler__parameterized3 |    1 |
| design_1_axi_smc_2_0_sc_node_v1_0_12_si_handler__parameterized0 |    1 |
| design_1_axi_smc_1_0_sc_node_v1_0_12_si_handler__parameterized3 |    1 |
| design_1_axi_smc_1_0_sc_node_v1_0_12_si_handler__parameterized0 |    1 |
| design_1_axi_smc_0_sc_node_v1_0_12_si_handler__parameterized3   |    1 |
| design_1_axi_smc_0_sc_node_v1_0_12_si_handler__parameterized0   |    1 |
+-----------------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_rst_ps8_0_99M_0          |    1 |
| design_1_rayTriangleIntersect_0_0 |    1 |
| design_1_axi_smc_4_0              |    1 |
| design_1_axi_smc_3_0              |    1 |
| design_1_axi_smc_2_0              |    1 |
| design_1_axi_smc_1_0              |    1 |
| design_1_axi_smc_0                |    1 |
| design_1_auto_pc_0                |    1 |
| design_1_auto_ds_0                |    1 |
+-----------------------------------+------+


