#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x259aec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26b1c00 .scope module, "Top" "Top" 3 12;
 .timescale 0 0;
v0x27785e0_0 .net "clk", 0 0, v0x27700e0_0;  1 drivers
v0x27786a0_0 .var "data_addr_unused", 31 0;
v0x2778780_0 .net "dmem_addr", 31 0, L_0x27dfc30;  1 drivers
v0x2778820_0 .net "dmem_rdata", 31 0, v0x25f6ef0_0;  1 drivers
v0x27788e0_0 .net "dmem_type", 0 0, v0x2601b20_0;  1 drivers
v0x2778980_0 .net "dmem_val", 0 0, L_0x27e0a10;  1 drivers
v0x2778a20_0 .net "dmem_wait", 0 0, v0x25fbdf0_0;  1 drivers
v0x2778ac0_0 .net "dmem_wdata", 31 0, L_0x27dfd30;  1 drivers
v0x2778b80_0 .net "imem_addr", 31 0, L_0x27793e0;  1 drivers
v0x2778cd0_0 .net "imem_rdata", 31 0, v0x25ec2e0_0;  1 drivers
v0x2778d90_0 .net "imem_val", 0 0, L_0x27e0700;  1 drivers
v0x2778e30_0 .net "imem_wait", 0 0, v0x25f1270_0;  1 drivers
v0x2778ed0_0 .net "rst", 0 0, v0x27707b0_0;  1 drivers
v0x2778f70_0 .net "trace_addr", 31 0, L_0x27dfe30;  1 drivers
v0x2779030_0 .net "trace_val", 0 0, L_0x27e1450;  1 drivers
v0x27790d0_0 .net "trace_wdata", 31 0, L_0x27dff10;  1 drivers
v0x27791e0_0 .net "trace_wen", 0 0, L_0x27e1560;  1 drivers
v0x27792d0_0 .net "trace_wreg", 4 0, L_0x27dfea0;  1 drivers
S_0x26017f0 .scope task, "asm" "asm" 3 124, 3 124 0, S_0x26b1c00;
 .timescale 0 0;
v0x25bb090_0 .var "addr", 31 0;
v0x260e2b0_0 .var/str "str";
TD_Top.asm ;
    %load/vec4 v0x25bb090_0;
    %store/vec4 v0x2617610_0, 0, 32;
    %load/str v0x260e2b0_0;
    %store/str v0x2618840_0;
    %fork TD_Top.mem.asm, S_0x26b1090;
    %join;
    %end;
S_0x25eda90 .scope task, "check_trace" "check_trace" 3 80, 3 80 0, S_0x26b1c00;
 .timescale 0 0;
v0x25bd960_0 .var "addr", 31 0;
v0x26e4920_0 .var "wdata", 31 0;
v0x23dc6d0_0 .var "wen", 0 0;
v0x26b0890_0 .var "wreg", 4 0;
TD_Top.check_trace ;
    %load/vec4 v0x2770280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2770400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2770400_0, 0, 32;
    %delay 8, 0;
T_1.2 ;
    %load/vec4 v0x2779030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call/w 3 94 "$display", "%3d: %x #", v0x27701a0_0, v0x2778f70_0 {0 0 0};
T_1.4 ;
    %delay 10, 0;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x27791e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x2778b80_0;
    %load/vec4 v0x2778cd0_0;
    %store/vec4 v0x2774e50_0, 0, 32;
    %store/vec4 v0x2774c70_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm, S_0x2774a90;
    %vpi_call/w 3 100 "$display", "%3d: %h %-s x%0d %h", v0x27701a0_0, v0x2778f70_0, S<0,vec4,u160>, v0x27792d0_0, v0x27790d0_0 {1 0 0};
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x2778b80_0;
    %load/vec4 v0x2778cd0_0;
    %store/vec4 v0x2774e50_0, 0, 32;
    %store/vec4 v0x2774c70_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm, S_0x2774a90;
    %vpi_call/w 3 104 "$display", "%3d: %x %-s ", v0x27701a0_0, v0x2778f70_0, S<0,vec4,u160> {1 0 0};
T_1.9 ;
T_1.6 ;
    %load/vec4 v0x25bd960_0;
    %load/vec4 v0x2778f70_0;
    %cmp/ne;
    %jmp/0xz  T_1.10, 6;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %vpi_call/w 3 111 "$display", "\000" {0 0 0};
    %vpi_call/w 3 112 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "trace_addr", v0x27701a0_0 {0 0 0};
    %vpi_call/w 3 114 "$display", " - actual value   : %h", v0x2778f70_0 {0 0 0};
    %vpi_call/w 3 115 "$display", " - expected value : %h", v0x25bd960_0 {0 0 0};
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
T_1.11 ;
    %load/vec4 v0x23dc6d0_0;
    %load/vec4 v0x27791e0_0;
    %cmp/ne;
    %jmp/0xz  T_1.14, 6;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %vpi_call/w 3 112 "$display", "\000" {0 0 0};
    %vpi_call/w 3 113 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "trace_wen", v0x27701a0_0 {0 0 0};
    %vpi_call/w 3 115 "$display", " - actual value   : %h", v0x27791e0_0 {0 0 0};
    %vpi_call/w 3 116 "$display", " - expected value : %h", v0x23dc6d0_0 {0 0 0};
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
T_1.15 ;
    %load/vec4 v0x23dc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x26b0890_0;
    %load/vec4 v0x27792d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.20, 6;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "trace_wreg", v0x27701a0_0 {0 0 0};
    %vpi_call/w 3 117 "$display", " - actual value   : %h", v0x27792d0_0 {0 0 0};
    %vpi_call/w 3 118 "$display", " - expected value : %h", v0x26b0890_0 {0 0 0};
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
T_1.21 ;
T_1.18 ;
    %load/vec4 v0x23dc6d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.26, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x26b0890_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_1.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %load/vec4 v0x26e4920_0;
    %load/vec4 v0x27790d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.27, 6;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "trace_wdata", v0x27701a0_0 {0 0 0};
    %vpi_call/w 3 119 "$display", " - actual value   : %h", v0x27790d0_0 {0 0 0};
    %vpi_call/w 3 120 "$display", " - expected value : %h", v0x26e4920_0 {0 0 0};
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
T_1.28 ;
T_1.24 ;
    %delay 2, 0;
T_1.0 ;
    %end;
S_0x25e3b00 .scope task, "data" "data" 3 138, 3 138 0, S_0x26b1c00;
 .timescale 0 0;
v0x2613870_0 .var "addr", 31 0;
v0x2616320_0 .var "data_", 31 0;
TD_Top.data ;
    %load/vec4 v0x2613870_0;
    %store/vec4 v0x25dff30_0, 0, 32;
    %load/vec4 v0x2616320_0;
    %store/vec4 v0x25e0fe0_0, 0, 32;
    %fork TD_Top.mem.write, S_0x2694d70;
    %join;
    %load/vec4 v0x2613870_0;
    %store/vec4 v0x27786a0_0, 0, 32;
    %end;
S_0x26b0cc0 .scope module, "mem" "TestMemory" 3 54, 4 12 0, S_0x26b1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem0_val";
    .port_info 3 /OUTPUT 1 "mem0_wait";
    .port_info 4 /INPUT 1 "mem0_type";
    .port_info 5 /INPUT 32 "mem0_addr";
    .port_info 6 /INPUT 32 "mem0_wdata";
    .port_info 7 /OUTPUT 32 "mem0_rdata";
    .port_info 8 /INPUT 1 "mem1_val";
    .port_info 9 /OUTPUT 1 "mem1_wait";
    .port_info 10 /INPUT 1 "mem1_type";
    .port_info 11 /INPUT 32 "mem1_addr";
    .port_info 12 /INPUT 32 "mem1_wdata";
    .port_info 13 /OUTPUT 32 "mem1_rdata";
v0x25dbc90_0 .var "addr_unused", 31 0;
v0x25e2090_0 .net "clk", 0 0, v0x27700e0_0;  alias, 1 drivers
v0x25e3140 .array "m", 127 0, 31 0;
v0x25e8b60_0 .net "mem0_addr", 31 0, L_0x27793e0;  alias, 1 drivers
v0x25e9de0_0 .net "mem0_addr[1:0]_unused", 1 0, L_0x27e1f10;  1 drivers
v0x25eb060_0 .net "mem0_addr[31:9]_unused", 22 0, L_0x27e1e70;  1 drivers
v0x25e5400_0 .net "mem0_addr_idx", 6 0, L_0x27e1dd0;  1 drivers
v0x25ec2e0_0 .var "mem0_rdata", 31 0;
L_0x7fe2436836d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x25ed560_0 .net "mem0_type", 0 0, L_0x7fe2436836d8;  1 drivers
v0x25efff0_0 .net "mem0_val", 0 0, L_0x27e0700;  alias, 1 drivers
v0x25f1270_0 .var "mem0_wait", 0 0;
L_0x7fe243683720 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25f24f0_0 .net "mem0_wdata", 31 0, L_0x7fe243683720;  1 drivers
v0x25f3770_0 .net "mem1_addr", 31 0, L_0x27dfc30;  alias, 1 drivers
v0x25f49f0_0 .net "mem1_addr[1:0]_unused", 1 0, L_0x27e20f0;  1 drivers
v0x25eed90_0 .net "mem1_addr[31:9]_unused", 22 0, L_0x27e2050;  1 drivers
v0x25f5c70_0 .net "mem1_addr_idx", 6 0, L_0x27e1fb0;  1 drivers
v0x25f6ef0_0 .var "mem1_rdata", 31 0;
v0x25f98f0_0 .net "mem1_type", 0 0, v0x2601b20_0;  alias, 1 drivers
v0x25fab70_0 .net "mem1_val", 0 0, L_0x27e0a10;  alias, 1 drivers
v0x25fbdf0_0 .var "mem1_wait", 0 0;
v0x25fd070_0 .net "mem1_wdata", 31 0, L_0x27dfd30;  alias, 1 drivers
v0x25fe2f0_0 .var "random_wait", 31 0;
v0x25f86e0_0 .var "random_wait_enabled", 0 0;
v0x25ff570_0 .var "random_wait_seed", 31 0;
v0x26007f0_0 .net "rst", 0 0, v0x27707b0_0;  alias, 1 drivers
v0x25e3140_0 .array/port v0x25e3140, 0;
E_0x23c6cc0/0 .event anyedge, v0x25efff0_0, v0x25ed560_0, v0x25e5400_0, v0x25e3140_0;
v0x25e3140_1 .array/port v0x25e3140, 1;
v0x25e3140_2 .array/port v0x25e3140, 2;
v0x25e3140_3 .array/port v0x25e3140, 3;
v0x25e3140_4 .array/port v0x25e3140, 4;
E_0x23c6cc0/1 .event anyedge, v0x25e3140_1, v0x25e3140_2, v0x25e3140_3, v0x25e3140_4;
v0x25e3140_5 .array/port v0x25e3140, 5;
v0x25e3140_6 .array/port v0x25e3140, 6;
v0x25e3140_7 .array/port v0x25e3140, 7;
v0x25e3140_8 .array/port v0x25e3140, 8;
E_0x23c6cc0/2 .event anyedge, v0x25e3140_5, v0x25e3140_6, v0x25e3140_7, v0x25e3140_8;
v0x25e3140_9 .array/port v0x25e3140, 9;
v0x25e3140_10 .array/port v0x25e3140, 10;
v0x25e3140_11 .array/port v0x25e3140, 11;
v0x25e3140_12 .array/port v0x25e3140, 12;
E_0x23c6cc0/3 .event anyedge, v0x25e3140_9, v0x25e3140_10, v0x25e3140_11, v0x25e3140_12;
v0x25e3140_13 .array/port v0x25e3140, 13;
v0x25e3140_14 .array/port v0x25e3140, 14;
v0x25e3140_15 .array/port v0x25e3140, 15;
v0x25e3140_16 .array/port v0x25e3140, 16;
E_0x23c6cc0/4 .event anyedge, v0x25e3140_13, v0x25e3140_14, v0x25e3140_15, v0x25e3140_16;
v0x25e3140_17 .array/port v0x25e3140, 17;
v0x25e3140_18 .array/port v0x25e3140, 18;
v0x25e3140_19 .array/port v0x25e3140, 19;
v0x25e3140_20 .array/port v0x25e3140, 20;
E_0x23c6cc0/5 .event anyedge, v0x25e3140_17, v0x25e3140_18, v0x25e3140_19, v0x25e3140_20;
v0x25e3140_21 .array/port v0x25e3140, 21;
v0x25e3140_22 .array/port v0x25e3140, 22;
v0x25e3140_23 .array/port v0x25e3140, 23;
v0x25e3140_24 .array/port v0x25e3140, 24;
E_0x23c6cc0/6 .event anyedge, v0x25e3140_21, v0x25e3140_22, v0x25e3140_23, v0x25e3140_24;
v0x25e3140_25 .array/port v0x25e3140, 25;
v0x25e3140_26 .array/port v0x25e3140, 26;
v0x25e3140_27 .array/port v0x25e3140, 27;
v0x25e3140_28 .array/port v0x25e3140, 28;
E_0x23c6cc0/7 .event anyedge, v0x25e3140_25, v0x25e3140_26, v0x25e3140_27, v0x25e3140_28;
v0x25e3140_29 .array/port v0x25e3140, 29;
v0x25e3140_30 .array/port v0x25e3140, 30;
v0x25e3140_31 .array/port v0x25e3140, 31;
v0x25e3140_32 .array/port v0x25e3140, 32;
E_0x23c6cc0/8 .event anyedge, v0x25e3140_29, v0x25e3140_30, v0x25e3140_31, v0x25e3140_32;
v0x25e3140_33 .array/port v0x25e3140, 33;
v0x25e3140_34 .array/port v0x25e3140, 34;
v0x25e3140_35 .array/port v0x25e3140, 35;
v0x25e3140_36 .array/port v0x25e3140, 36;
E_0x23c6cc0/9 .event anyedge, v0x25e3140_33, v0x25e3140_34, v0x25e3140_35, v0x25e3140_36;
v0x25e3140_37 .array/port v0x25e3140, 37;
v0x25e3140_38 .array/port v0x25e3140, 38;
v0x25e3140_39 .array/port v0x25e3140, 39;
v0x25e3140_40 .array/port v0x25e3140, 40;
E_0x23c6cc0/10 .event anyedge, v0x25e3140_37, v0x25e3140_38, v0x25e3140_39, v0x25e3140_40;
v0x25e3140_41 .array/port v0x25e3140, 41;
v0x25e3140_42 .array/port v0x25e3140, 42;
v0x25e3140_43 .array/port v0x25e3140, 43;
v0x25e3140_44 .array/port v0x25e3140, 44;
E_0x23c6cc0/11 .event anyedge, v0x25e3140_41, v0x25e3140_42, v0x25e3140_43, v0x25e3140_44;
v0x25e3140_45 .array/port v0x25e3140, 45;
v0x25e3140_46 .array/port v0x25e3140, 46;
v0x25e3140_47 .array/port v0x25e3140, 47;
v0x25e3140_48 .array/port v0x25e3140, 48;
E_0x23c6cc0/12 .event anyedge, v0x25e3140_45, v0x25e3140_46, v0x25e3140_47, v0x25e3140_48;
v0x25e3140_49 .array/port v0x25e3140, 49;
v0x25e3140_50 .array/port v0x25e3140, 50;
v0x25e3140_51 .array/port v0x25e3140, 51;
v0x25e3140_52 .array/port v0x25e3140, 52;
E_0x23c6cc0/13 .event anyedge, v0x25e3140_49, v0x25e3140_50, v0x25e3140_51, v0x25e3140_52;
v0x25e3140_53 .array/port v0x25e3140, 53;
v0x25e3140_54 .array/port v0x25e3140, 54;
v0x25e3140_55 .array/port v0x25e3140, 55;
v0x25e3140_56 .array/port v0x25e3140, 56;
E_0x23c6cc0/14 .event anyedge, v0x25e3140_53, v0x25e3140_54, v0x25e3140_55, v0x25e3140_56;
v0x25e3140_57 .array/port v0x25e3140, 57;
v0x25e3140_58 .array/port v0x25e3140, 58;
v0x25e3140_59 .array/port v0x25e3140, 59;
v0x25e3140_60 .array/port v0x25e3140, 60;
E_0x23c6cc0/15 .event anyedge, v0x25e3140_57, v0x25e3140_58, v0x25e3140_59, v0x25e3140_60;
v0x25e3140_61 .array/port v0x25e3140, 61;
v0x25e3140_62 .array/port v0x25e3140, 62;
v0x25e3140_63 .array/port v0x25e3140, 63;
v0x25e3140_64 .array/port v0x25e3140, 64;
E_0x23c6cc0/16 .event anyedge, v0x25e3140_61, v0x25e3140_62, v0x25e3140_63, v0x25e3140_64;
v0x25e3140_65 .array/port v0x25e3140, 65;
v0x25e3140_66 .array/port v0x25e3140, 66;
v0x25e3140_67 .array/port v0x25e3140, 67;
v0x25e3140_68 .array/port v0x25e3140, 68;
E_0x23c6cc0/17 .event anyedge, v0x25e3140_65, v0x25e3140_66, v0x25e3140_67, v0x25e3140_68;
v0x25e3140_69 .array/port v0x25e3140, 69;
v0x25e3140_70 .array/port v0x25e3140, 70;
v0x25e3140_71 .array/port v0x25e3140, 71;
v0x25e3140_72 .array/port v0x25e3140, 72;
E_0x23c6cc0/18 .event anyedge, v0x25e3140_69, v0x25e3140_70, v0x25e3140_71, v0x25e3140_72;
v0x25e3140_73 .array/port v0x25e3140, 73;
v0x25e3140_74 .array/port v0x25e3140, 74;
v0x25e3140_75 .array/port v0x25e3140, 75;
v0x25e3140_76 .array/port v0x25e3140, 76;
E_0x23c6cc0/19 .event anyedge, v0x25e3140_73, v0x25e3140_74, v0x25e3140_75, v0x25e3140_76;
v0x25e3140_77 .array/port v0x25e3140, 77;
v0x25e3140_78 .array/port v0x25e3140, 78;
v0x25e3140_79 .array/port v0x25e3140, 79;
v0x25e3140_80 .array/port v0x25e3140, 80;
E_0x23c6cc0/20 .event anyedge, v0x25e3140_77, v0x25e3140_78, v0x25e3140_79, v0x25e3140_80;
v0x25e3140_81 .array/port v0x25e3140, 81;
v0x25e3140_82 .array/port v0x25e3140, 82;
v0x25e3140_83 .array/port v0x25e3140, 83;
v0x25e3140_84 .array/port v0x25e3140, 84;
E_0x23c6cc0/21 .event anyedge, v0x25e3140_81, v0x25e3140_82, v0x25e3140_83, v0x25e3140_84;
v0x25e3140_85 .array/port v0x25e3140, 85;
v0x25e3140_86 .array/port v0x25e3140, 86;
v0x25e3140_87 .array/port v0x25e3140, 87;
v0x25e3140_88 .array/port v0x25e3140, 88;
E_0x23c6cc0/22 .event anyedge, v0x25e3140_85, v0x25e3140_86, v0x25e3140_87, v0x25e3140_88;
v0x25e3140_89 .array/port v0x25e3140, 89;
v0x25e3140_90 .array/port v0x25e3140, 90;
v0x25e3140_91 .array/port v0x25e3140, 91;
v0x25e3140_92 .array/port v0x25e3140, 92;
E_0x23c6cc0/23 .event anyedge, v0x25e3140_89, v0x25e3140_90, v0x25e3140_91, v0x25e3140_92;
v0x25e3140_93 .array/port v0x25e3140, 93;
v0x25e3140_94 .array/port v0x25e3140, 94;
v0x25e3140_95 .array/port v0x25e3140, 95;
v0x25e3140_96 .array/port v0x25e3140, 96;
E_0x23c6cc0/24 .event anyedge, v0x25e3140_93, v0x25e3140_94, v0x25e3140_95, v0x25e3140_96;
v0x25e3140_97 .array/port v0x25e3140, 97;
v0x25e3140_98 .array/port v0x25e3140, 98;
v0x25e3140_99 .array/port v0x25e3140, 99;
v0x25e3140_100 .array/port v0x25e3140, 100;
E_0x23c6cc0/25 .event anyedge, v0x25e3140_97, v0x25e3140_98, v0x25e3140_99, v0x25e3140_100;
v0x25e3140_101 .array/port v0x25e3140, 101;
v0x25e3140_102 .array/port v0x25e3140, 102;
v0x25e3140_103 .array/port v0x25e3140, 103;
v0x25e3140_104 .array/port v0x25e3140, 104;
E_0x23c6cc0/26 .event anyedge, v0x25e3140_101, v0x25e3140_102, v0x25e3140_103, v0x25e3140_104;
v0x25e3140_105 .array/port v0x25e3140, 105;
v0x25e3140_106 .array/port v0x25e3140, 106;
v0x25e3140_107 .array/port v0x25e3140, 107;
v0x25e3140_108 .array/port v0x25e3140, 108;
E_0x23c6cc0/27 .event anyedge, v0x25e3140_105, v0x25e3140_106, v0x25e3140_107, v0x25e3140_108;
v0x25e3140_109 .array/port v0x25e3140, 109;
v0x25e3140_110 .array/port v0x25e3140, 110;
v0x25e3140_111 .array/port v0x25e3140, 111;
v0x25e3140_112 .array/port v0x25e3140, 112;
E_0x23c6cc0/28 .event anyedge, v0x25e3140_109, v0x25e3140_110, v0x25e3140_111, v0x25e3140_112;
v0x25e3140_113 .array/port v0x25e3140, 113;
v0x25e3140_114 .array/port v0x25e3140, 114;
v0x25e3140_115 .array/port v0x25e3140, 115;
v0x25e3140_116 .array/port v0x25e3140, 116;
E_0x23c6cc0/29 .event anyedge, v0x25e3140_113, v0x25e3140_114, v0x25e3140_115, v0x25e3140_116;
v0x25e3140_117 .array/port v0x25e3140, 117;
v0x25e3140_118 .array/port v0x25e3140, 118;
v0x25e3140_119 .array/port v0x25e3140, 119;
v0x25e3140_120 .array/port v0x25e3140, 120;
E_0x23c6cc0/30 .event anyedge, v0x25e3140_117, v0x25e3140_118, v0x25e3140_119, v0x25e3140_120;
v0x25e3140_121 .array/port v0x25e3140, 121;
v0x25e3140_122 .array/port v0x25e3140, 122;
v0x25e3140_123 .array/port v0x25e3140, 123;
v0x25e3140_124 .array/port v0x25e3140, 124;
E_0x23c6cc0/31 .event anyedge, v0x25e3140_121, v0x25e3140_122, v0x25e3140_123, v0x25e3140_124;
v0x25e3140_125 .array/port v0x25e3140, 125;
v0x25e3140_126 .array/port v0x25e3140, 126;
v0x25e3140_127 .array/port v0x25e3140, 127;
E_0x23c6cc0/32 .event anyedge, v0x25e3140_125, v0x25e3140_126, v0x25e3140_127, v0x25fab70_0;
E_0x23c6cc0/33 .event anyedge, v0x25f98f0_0, v0x25f5c70_0;
E_0x23c6cc0 .event/or E_0x23c6cc0/0, E_0x23c6cc0/1, E_0x23c6cc0/2, E_0x23c6cc0/3, E_0x23c6cc0/4, E_0x23c6cc0/5, E_0x23c6cc0/6, E_0x23c6cc0/7, E_0x23c6cc0/8, E_0x23c6cc0/9, E_0x23c6cc0/10, E_0x23c6cc0/11, E_0x23c6cc0/12, E_0x23c6cc0/13, E_0x23c6cc0/14, E_0x23c6cc0/15, E_0x23c6cc0/16, E_0x23c6cc0/17, E_0x23c6cc0/18, E_0x23c6cc0/19, E_0x23c6cc0/20, E_0x23c6cc0/21, E_0x23c6cc0/22, E_0x23c6cc0/23, E_0x23c6cc0/24, E_0x23c6cc0/25, E_0x23c6cc0/26, E_0x23c6cc0/27, E_0x23c6cc0/28, E_0x23c6cc0/29, E_0x23c6cc0/30, E_0x23c6cc0/31, E_0x23c6cc0/32, E_0x23c6cc0/33;
E_0x23c71b0 .event posedge, v0x25e2090_0;
L_0x27e1dd0 .part L_0x27793e0, 2, 7;
L_0x27e1e70 .part L_0x27793e0, 9, 23;
L_0x27e1f10 .part L_0x27793e0, 0, 2;
L_0x27e1fb0 .part L_0x27dfc30, 2, 7;
L_0x27e2050 .part L_0x27dfc30, 9, 23;
L_0x27e20f0 .part L_0x27dfc30, 0, 2;
S_0x26b1090 .scope task, "asm" "asm" 4 136, 4 136 0, S_0x26b0cc0;
 .timescale 0 0;
v0x2617610_0 .var "addr", 31 0;
v0x2618840_0 .var/str "str";
TD_Top.mem.asm ;
    %load/vec4 v0x2617610_0;
    %store/vec4 v0x25dff30_0, 0, 32;
    %load/vec4 v0x2617610_0;
    %load/str v0x2618840_0;
    %store/str v0x2620f50_0;
    %store/vec4 v0x261d290_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.asm, S_0x25bec90;
    %store/vec4 v0x25e0fe0_0, 0, 32;
    %fork TD_Top.mem.write, S_0x2694d70;
    %join;
    %end;
S_0x26b1460 .scope function.vec4.s32, "read" "read" 4 131, 4 131 0, S_0x26b0cc0;
 .timescale 0 0;
v0x2619b10_0 .var "addr", 31 0;
; Variable read is vec4 return value of scope S_0x26b1460
TD_Top.mem.read ;
    %load/vec4 v0x2619b10_0;
    %store/vec4 v0x25dbc90_0, 0, 32;
    %load/vec4 v0x2619b10_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25e3140, 4;
    %ret/vec4 0, 0, 32;  Assign to read (store_vec4_to_lval)
    %disable/flow S_0x26b1460;
    %end;
S_0x26b1830 .scope task, "set_random_wait" "set_random_wait" 4 116, 4 116 0, S_0x26b0cc0;
 .timescale 0 0;
v0x26150c0_0 .var "random_wait_", 31 0;
v0x261bfa0_0 .var "random_wait_seed_", 31 0;
TD_Top.mem.set_random_wait ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25f86e0_0, 0, 1;
    %load/vec4 v0x261bfa0_0;
    %store/vec4 v0x25ff570_0, 0, 32;
    %load/vec4 v0x26150c0_0;
    %store/vec4 v0x25fe2f0_0, 0, 32;
    %end;
S_0x25f8060 .scope module, "tinyrv1" "TinyRV1" 4 112, 5 64 0, S_0x26b0cc0;
 .timescale 0 0;
v0x265ae40_0 .var "addr_s", 159 0;
v0x265bef0_0 .var/i "asm_addi_e", 31 0;
v0x265cfa0_0 .var "asm_addi_imm", 11 0;
v0x2657c50_0 .var/i "asm_addi_imm_i", 31 0;
v0x265e050_0 .var/i "asm_addi_imm_is_dec", 31 0;
v0x265f100_0 .var/i "asm_bne_btarg_i", 31 0;
v0x2660070_0 .var/i "asm_bne_e", 31 0;
v0x26602e0_0 .var "asm_bne_imm", 12 0;
v0x25c0610_0 .var/i "asm_bne_imm_i", 31 0;
v0x25c1890_0 .var "asm_bne_imm_unused", 0 0;
v0x25c2b10_0 .var/i "asm_jal_e", 31 0;
v0x25c3d90_0 .var "asm_jal_imm", 20 0;
v0x25c5010_0 .var/i "asm_jal_imm_i", 31 0;
v0x25bf360_0 .var "asm_jal_imm_unused", 0 0;
v0x25c6290_0 .var/i "asm_jal_jtarg_i", 31 0;
v0x25c7510_0 .var/i "asm_lw_e", 31 0;
v0x25c9e70_0 .var "asm_lw_imm", 11 0;
v0x25cb0f0_0 .var/i "asm_lw_imm_i", 31 0;
v0x25cc370_0 .var/i "asm_lw_imm_is_dec", 31 0;
v0x25cd5f0_0 .var "asm_lw_rs1", 4 0;
v0x25ce870_0 .var/i "asm_sw_e", 31 0;
v0x25c8c10_0 .var "asm_sw_imm", 11 0;
v0x25cfaf0_0 .var/i "asm_sw_imm_i", 31 0;
v0x25d0d70_0 .var/i "asm_sw_imm_is_dec", 31 0;
v0x25d3770_0 .var "asm_sw_rs1", 4 0;
v0x25d49f0_0 .var "btarg_s", 159 0;
v0x25d5c70_0 .var "disasm_", 159 0;
v0x25d6ef0_0 .var/i "e", 31 0;
v0x25d8170_0 .var "imm_s", 159 0;
v0x25d2560_0 .var "inst_s", 79 0;
v0x25d93f0_0 .var "inst_unused", 31 0;
v0x25da670_0 .var "jtarg_s", 159 0;
v0x25dcd20_0 .var "rd", 4 0;
v0x25dddd0_0 .var "rs1", 4 0;
v0x25dee80_0 .var "rs2", 4 0;
S_0x25bec90 .scope function.vec4.s32, "asm" "asm" 5 433, 5 433 0, S_0x25f8060;
 .timescale 0 0;
v0x261d290_0 .var "addr", 31 0;
; Variable asm is vec4 return value of scope S_0x25bec90
v0x2620f50_0 .var/str "str";
TD_Top.mem.tinyrv1.asm ;
    %vpi_func 5 439 "$sscanf" 32, v0x2620f50_0, "%s ", v0x25d2560_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d2560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25700, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 24932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25705, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 109, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30060, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27767, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29559, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 106, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 24940, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27250, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28261, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.31 ;
    %vpi_func 5 442 "$sscanf" 32, v0x2620f50_0, "add  x%d, x%d, x%d", v0x25dcd20_0, v0x25dddd0_0, v0x25dee80_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dcd20_0;
    %load/vec4 v0x25dddd0_0;
    %load/vec4 v0x25dee80_0;
    %store/vec4 v0x261ea50_0, 0, 5;
    %store/vec4 v0x26246b0_0, 0, 5;
    %store/vec4 v0x2623430_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_add, S_0x25c8590;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.32 ;
    %vpi_func 5 443 "$sscanf" 32, v0x2620f50_0, "addi x%d, x%d, %s", v0x25dcd20_0, v0x25dddd0_0, v0x25d8170_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dcd20_0;
    %load/vec4 v0x25dddd0_0;
    %load/vec4 v0x25d8170_0;
    %store/vec4 v0x2626bb0_0, 0, 160;
    %store/vec4 v0x262a830_0, 0, 5;
    %store/vec4 v0x26295b0_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_addi, S_0x25d1ee0;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.33 ;
    %vpi_func 5 444 "$sscanf" 32, v0x2620f50_0, "mul  x%d, x%d, x%d", v0x25dcd20_0, v0x25dddd0_0, v0x25dee80_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dcd20_0;
    %load/vec4 v0x25dddd0_0;
    %load/vec4 v0x25dee80_0;
    %store/vec4 v0x263fc20_0, 0, 5;
    %store/vec4 v0x263e9a0_0, 0, 5;
    %store/vec4 v0x263d720_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_mul, S_0x26623a0;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.34 ;
    %vpi_func 5 445 "$sscanf" 32, v0x2620f50_0, "lw   x%d, %s", v0x25dcd20_0, v0x265ae40_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dcd20_0;
    %load/vec4 v0x265ae40_0;
    %store/vec4 v0x2631ad0_0, 0, 160;
    %store/vec4 v0x2638f80_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_lw, S_0x25ee710;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.35 ;
    %vpi_func 5 446 "$sscanf" 32, v0x2620f50_0, "sw   x%d, %s", v0x25dee80_0, v0x265ae40_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dee80_0;
    %load/vec4 v0x265ae40_0;
    %store/vec4 v0x2640ea0_0, 0, 160;
    %store/vec4 v0x2642120_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_sw, S_0x261d750;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.36 ;
    %vpi_func 5 447 "$sscanf" 32, v0x2620f50_0, "jal  x%d, %s", v0x25dcd20_0, v0x25da670_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x261d290_0;
    %load/vec4 v0x25dcd20_0;
    %load/vec4 v0x25da670_0;
    %store/vec4 v0x2633c10_0, 0, 160;
    %store/vec4 v0x2634cc0_0, 0, 5;
    %store/vec4 v0x26304b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_jal, S_0x25c7910;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.37 ;
    %vpi_func 5 448 "$sscanf" 32, v0x2620f50_0, "jr   x%d", v0x25dddd0_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25dddd0_0;
    %store/vec4 v0x2636e20_0, 0, 5;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_jr, S_0x25e4d80;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.38 ;
    %vpi_func 5 449 "$sscanf" 32, v0x2620f50_0, "bne  x%d, x%d, %s", v0x25dddd0_0, v0x25dee80_0, v0x25d49f0_0 {0 0 0};
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x261d290_0;
    %load/vec4 v0x25dddd0_0;
    %load/vec4 v0x25dee80_0;
    %load/vec4 v0x25d49f0_0;
    %store/vec4 v0x262dfb0_0, 0, 160;
    %store/vec4 v0x262f230_0, 0, 5;
    %store/vec4 v0x26283a0_0, 0, 5;
    %store/vec4 v0x262bab0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.asm_bne, S_0x25db670;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_6.40;
T_6.40 ;
    %pop/vec4 1;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.41, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
T_6.41 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %store/vec4 v0x25d2560_0, 0, 80;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x25d8170_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x265ae40_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x25da670_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x25d49f0_0, 0, 160;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x25dddd0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x25dee80_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x25dcd20_0, 0, 5;
    %retload/vec4 0; Load asm (draw_signal_vec4)
    %retload/vec4 0; Load asm (draw_signal_vec4)
    %xor;
    %or/r;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.43, 4;
    %jmp T_6.44;
T_6.43 ;
    %vpi_call/w 5 472 "$display", " ERROR: Could not assemble \042%s\042\012", v0x2620f50_0 {0 0 0};
    %vpi_call/w 5 473 "$finish" {0 0 0};
T_6.44 ;
    %end;
S_0x25c8590 .scope function.vec4.s32, "asm_add" "asm_add" 5 105, 5 105 0, S_0x25f8060;
 .timescale 0 0;
; Variable asm_add is vec4 return value of scope S_0x25c8590
v0x2623430_0 .var "rd", 4 0;
v0x26246b0_0 .var "rs1", 4 0;
v0x261ea50_0 .var "rs2", 4 0;
TD_Top.mem.tinyrv1.asm_add ;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x261ea50_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x26246b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x2623430_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %pushi/vec4 51, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_add (store_vec4_to_lval)
    %end;
S_0x25d1ee0 .scope function.vec4.s32, "asm_addi" "asm_addi" 5 130, 5 130 0, S_0x25f8060;
 .timescale 0 0;
; Variable asm_addi is vec4 return value of scope S_0x25d1ee0
v0x2626bb0_0 .var "imm_s", 159 0;
v0x26295b0_0 .var "rd", 4 0;
v0x262a830_0 .var "rs1", 4 0;
TD_Top.mem.tinyrv1.asm_addi ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x265e050_0, 0, 32;
    %vpi_func 5 140 "$sscanf" 32, v0x2626bb0_0, "0x%x", v0x2657c50_0 {0 0 0};
    %store/vec4 v0x265bef0_0, 0, 32;
    %load/vec4 v0x265bef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.45, 4;
    %vpi_func 5 142 "$sscanf" 32, v0x2626bb0_0, "0b%b", v0x2657c50_0 {0 0 0};
    %store/vec4 v0x265bef0_0, 0, 32;
T_8.45 ;
    %load/vec4 v0x265bef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.47, 4;
    %vpi_func 5 144 "$sscanf" 32, v0x2626bb0_0, "%d", v0x2657c50_0 {0 0 0};
    %store/vec4 v0x265bef0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x265e050_0, 0, 32;
T_8.47 ;
    %load/vec4 v0x265bef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.49, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_8.49 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x265e050_0;
    %load/vec4 v0x2657c50_0;
    %store/vec4 v0x2648330_0, 0, 32;
    %store/vec4 v0x2645e30_0, 0, 32;
    %store/vec4 v0x26470b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.check_imm, S_0x263abc0;
    %pad/u 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.51, 4;
    %load/vec4 v0x2657c50_0;
    %pad/s 12;
    %store/vec4 v0x265cfa0_0, 0, 12;
    %jmp T_8.52;
T_8.51 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x265cfa0_0, 0, 12;
T_8.52 ;
    %load/vec4 v0x265cfa0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 12; Assign to asm_addi (store_vec4_to_lval)
    %load/vec4 v0x262a830_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_addi (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_addi (store_vec4_to_lval)
    %load/vec4 v0x26295b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_addi (store_vec4_to_lval)
    %pushi/vec4 19, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_addi (store_vec4_to_lval)
    %end;
S_0x25db670 .scope function.vec4.s32, "asm_bne" "asm_bne" 5 366, 5 366 0, S_0x25f8060;
 .timescale 0 0;
v0x262bab0_0 .var "addr", 31 0;
; Variable asm_bne is vec4 return value of scope S_0x25db670
v0x262dfb0_0 .var "btarg_s", 159 0;
v0x26283a0_0 .var "rs1", 4 0;
v0x262f230_0 .var "rs2", 4 0;
TD_Top.mem.tinyrv1.asm_bne ;
    %vpi_func 5 376 "$sscanf" 32, v0x262dfb0_0, "0x%x", v0x265f100_0 {0 0 0};
    %store/vec4 v0x2660070_0, 0, 32;
    %load/vec4 v0x2660070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.53, 4;
    %vpi_func 5 378 "$sscanf" 32, v0x262dfb0_0, "%d", v0x265f100_0 {0 0 0};
    %store/vec4 v0x2660070_0, 0, 32;
T_9.53 ;
    %load/vec4 v0x2660070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.55, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_9.55 ;
    %load/vec4 v0x265f100_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.57, 4;
    %vpi_call/w 5 383 "$display", " ERROR: Branch target (%x) must be evenly divisible by four", v0x25c0610_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_9.57 ;
    %load/vec4 v0x265f100_0;
    %load/vec4 v0x262bab0_0;
    %sub;
    %store/vec4 v0x25c0610_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x25c0610_0;
    %store/vec4 v0x2648330_0, 0, 32;
    %store/vec4 v0x2645e30_0, 0, 32;
    %store/vec4 v0x26470b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.check_imm, S_0x263abc0;
    %pad/u 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.59, 4;
    %load/vec4 v0x25c0610_0;
    %pad/s 13;
    %store/vec4 v0x26602e0_0, 0, 13;
    %jmp T_9.60;
T_9.59 ;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x26602e0_0, 0, 13;
T_9.60 ;
    %load/vec4 v0x26602e0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x26602e0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x26283a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x262f230_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x26602e0_0;
    %parti/s 4, 1, 2;
    %load/vec4 v0x26602e0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %pushi/vec4 99, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x26602e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x25c1890_0, 0, 1;
    %end;
S_0x25c7910 .scope function.vec4.s32, "asm_jal" "asm_jal" 5 292, 5 292 0, S_0x25f8060;
 .timescale 0 0;
v0x26304b0_0 .var "addr", 31 0;
; Variable asm_jal is vec4 return value of scope S_0x25c7910
v0x2633c10_0 .var "jtarg_s", 159 0;
v0x2634cc0_0 .var "rd", 4 0;
TD_Top.mem.tinyrv1.asm_jal ;
    %vpi_func 5 301 "$sscanf" 32, v0x2633c10_0, "0x%x", v0x25c6290_0 {0 0 0};
    %store/vec4 v0x25c2b10_0, 0, 32;
    %load/vec4 v0x25c2b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.61, 4;
    %vpi_func 5 303 "$sscanf" 32, v0x2633c10_0, "%d", v0x25c6290_0 {0 0 0};
    %store/vec4 v0x25c2b10_0, 0, 32;
T_10.61 ;
    %load/vec4 v0x25c2b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.63, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_10.63 ;
    %load/vec4 v0x25c6290_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.65, 4;
    %vpi_call/w 5 308 "$display", " ERROR: Jump target (%x) must be evenly divisible by four", v0x25c5010_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_10.65 ;
    %load/vec4 v0x25c6290_0;
    %load/vec4 v0x26304b0_0;
    %sub;
    %store/vec4 v0x25c5010_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x25c5010_0;
    %store/vec4 v0x2648330_0, 0, 32;
    %store/vec4 v0x2645e30_0, 0, 32;
    %store/vec4 v0x26470b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.check_imm, S_0x263abc0;
    %pad/u 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.67, 4;
    %load/vec4 v0x25c5010_0;
    %pad/s 21;
    %store/vec4 v0x25c3d90_0, 0, 21;
    %jmp T_10.68;
T_10.67 ;
    %pushi/vec4 2097151, 2097151, 21;
    %store/vec4 v0x25c3d90_0, 0, 21;
T_10.68 ;
    %load/vec4 v0x25c3d90_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x25c3d90_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x25c3d90_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x25c3d90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 20; Assign to asm_jal (store_vec4_to_lval)
    %load/vec4 v0x2634cc0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jal (store_vec4_to_lval)
    %pushi/vec4 111, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jal (store_vec4_to_lval)
    %load/vec4 v0x25c3d90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x25bf360_0, 0, 1;
    %end;
S_0x25e4d80 .scope function.vec4.s32, "asm_jr" "asm_jr" 5 342, 5 342 0, S_0x25f8060;
 .timescale 0 0;
; Variable asm_jr is vec4 return value of scope S_0x25e4d80
v0x2636e20_0 .var "rs1", 4 0;
TD_Top.mem.tinyrv1.asm_jr ;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %load/vec4 v0x2636e20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 103, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jr (store_vec4_to_lval)
    %end;
S_0x25ee710 .scope function.vec4.s32, "asm_lw" "asm_lw" 5 199, 5 199 0, S_0x25f8060;
 .timescale 0 0;
v0x2631ad0_0 .var "addr_s", 159 0;
; Variable asm_lw is vec4 return value of scope S_0x25ee710
v0x2638f80_0 .var "rd", 4 0;
TD_Top.mem.tinyrv1.asm_lw ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25cc370_0, 0, 32;
    %vpi_func 5 208 "$sscanf" 32, v0x2631ad0_0, "0x%x(x%d)", v0x25cb0f0_0, v0x25cd5f0_0 {0 0 0};
    %store/vec4 v0x25c7510_0, 0, 32;
    %load/vec4 v0x25c7510_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.69, 4;
    %vpi_func 5 210 "$sscanf" 32, v0x2631ad0_0, "%d(x%d)", v0x25cb0f0_0, v0x25cd5f0_0 {0 0 0};
    %store/vec4 v0x25c7510_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x25cc370_0, 0, 32;
T_12.69 ;
    %load/vec4 v0x25c7510_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.71, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_12.71 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x25cc370_0;
    %load/vec4 v0x25cb0f0_0;
    %store/vec4 v0x2648330_0, 0, 32;
    %store/vec4 v0x2645e30_0, 0, 32;
    %store/vec4 v0x26470b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.check_imm, S_0x263abc0;
    %pad/u 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.73, 4;
    %load/vec4 v0x25cb0f0_0;
    %pad/s 12;
    %store/vec4 v0x25c9e70_0, 0, 12;
    %jmp T_12.74;
T_12.73 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x25c9e70_0, 0, 12;
T_12.74 ;
    %load/vec4 v0x25c9e70_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 12; Assign to asm_lw (store_vec4_to_lval)
    %load/vec4 v0x25cd5f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_lw (store_vec4_to_lval)
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_lw (store_vec4_to_lval)
    %load/vec4 v0x2638f80_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_lw (store_vec4_to_lval)
    %pushi/vec4 3, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_lw (store_vec4_to_lval)
    %end;
S_0x26623a0 .scope function.vec4.s32, "asm_mul" "asm_mul" 5 173, 5 173 0, S_0x25f8060;
 .timescale 0 0;
; Variable asm_mul is vec4 return value of scope S_0x26623a0
v0x263d720_0 .var "rd", 4 0;
v0x263e9a0_0 .var "rs1", 4 0;
v0x263fc20_0 .var "rs2", 4 0;
TD_Top.mem.tinyrv1.asm_mul ;
    %pushi/vec4 1, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x263fc20_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x263e9a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x263d720_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %pushi/vec4 51, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_mul (store_vec4_to_lval)
    %end;
S_0x261d750 .scope function.vec4.s32, "asm_sw" "asm_sw" 5 245, 5 245 0, S_0x25f8060;
 .timescale 0 0;
v0x2640ea0_0 .var "addr_s", 159 0;
; Variable asm_sw is vec4 return value of scope S_0x261d750
v0x2642120_0 .var "rs2", 4 0;
TD_Top.mem.tinyrv1.asm_sw ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d0d70_0, 0, 32;
    %vpi_func 5 254 "$sscanf" 32, v0x2640ea0_0, "0x%x(x%d)", v0x25cfaf0_0, v0x25d3770_0 {0 0 0};
    %store/vec4 v0x25ce870_0, 0, 32;
    %load/vec4 v0x25ce870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.75, 4;
    %vpi_func 5 256 "$sscanf" 32, v0x2640ea0_0, "%d(x%d)", v0x25cfaf0_0, v0x25d3770_0 {0 0 0};
    %store/vec4 v0x25ce870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x25d0d70_0, 0, 32;
T_14.75 ;
    %load/vec4 v0x25ce870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.77, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
T_14.77 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x25d0d70_0;
    %load/vec4 v0x25cfaf0_0;
    %store/vec4 v0x2648330_0, 0, 32;
    %store/vec4 v0x2645e30_0, 0, 32;
    %store/vec4 v0x26470b0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.check_imm, S_0x263abc0;
    %pad/u 32;
    %store/vec4 v0x25d6ef0_0, 0, 32;
    %load/vec4 v0x25d6ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.79, 4;
    %load/vec4 v0x25cfaf0_0;
    %pad/s 12;
    %store/vec4 v0x25c8c10_0, 0, 12;
    %jmp T_14.80;
T_14.79 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x25c8c10_0, 0, 12;
T_14.80 ;
    %load/vec4 v0x25c8c10_0;
    %parti/s 7, 5, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x2642120_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x25d3770_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x25c8c10_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %pushi/vec4 35, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_sw (store_vec4_to_lval)
    %end;
S_0x263abc0 .scope function.vec4.s1, "check_imm" "check_imm" 5 78, 5 78 0, S_0x25f8060;
 .timescale 0 0;
; Variable check_imm is vec4 return value of scope S_0x263abc0
v0x2645e30_0 .var/i "is_dec", 31 0;
v0x26470b0_0 .var/i "nbits", 31 0;
v0x2648330_0 .var/i "value", 31 0;
TD_Top.mem.tinyrv1.check_imm ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
    %load/vec4 v0x2645e30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.81, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %subi 1, 0, 32;
    %pow/s;
    %subi 1, 0, 32;
    %load/vec4 v0x2648330_0;
    %cmp/s;
    %jmp/1 T_15.85, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2648330_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %subi 1, 0, 32;
    %pow/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %cmp/s;
    %flag_or 5, 8;
T_15.85;
    %jmp/0xz  T_15.83, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %subi 1, 0, 32;
    %pow/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %subi 1, 0, 32;
    %pow/s;
    %subi 1, 0, 32;
    %vpi_call/w 5 88 "$display", " ERROR: Immediate (%d) outside valid range [%d,%d]", v0x2648330_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
T_15.83 ;
    %jmp T_15.82;
T_15.81 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %pow/s;
    %subi 1, 0, 32;
    %load/vec4 v0x2648330_0;
    %cmp/s;
    %jmp/1 T_15.88, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2648330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
T_15.88;
    %jmp/0xz  T_15.86, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x26470b0_0;
    %pow/s;
    %subi 1, 0, 32;
    %vpi_call/w 5 94 "$display", " ERROR: Immediate (%x) outside valid range [0x000,%x]", v0x2648330_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
T_15.86 ;
T_15.82 ;
    %end;
S_0x2644550 .scope function.vec4.s160, "disasm" "disasm" 5 531, 5 531 0, S_0x25f8060;
 .timescale 0 0;
v0x26495b0_0 .var "addr", 31 0;
; Variable disasm is vec4 return value of scope S_0x2644550
v0x2644bd0_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm ;
    %load/vec4 v0x2644bd0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x25dddd0_0, 0, 5;
    %load/vec4 v0x2644bd0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x25dee80_0, 0, 5;
    %load/vec4 v0x2644bd0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x25dcd20_0, 0, 5;
    %load/vec4 v0x2644bd0_0;
    %dup/vec4;
    %pushi/vec4 51, 33525632, 32;
    %cmp/z;
    %jmp/1 T_16.89, 4;
    %dup/vec4;
    %pushi/vec4 19, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_16.90, 4;
    %dup/vec4;
    %pushi/vec4 33554483, 33525632, 32;
    %cmp/z;
    %jmp/1 T_16.91, 4;
    %dup/vec4;
    %pushi/vec4 8195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_16.92, 4;
    %dup/vec4;
    %pushi/vec4 8227, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_16.93, 4;
    %dup/vec4;
    %pushi/vec4 111, 4294967168, 32;
    %cmp/z;
    %jmp/1 T_16.94, 4;
    %dup/vec4;
    %pushi/vec4 103, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_16.95, 4;
    %dup/vec4;
    %pushi/vec4 4195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_16.96, 4;
    %vpi_call/w 5 571 "$sformat", v0x25d5c70_0, "illegal inst" {0 0 0};
    %jmp T_16.98;
T_16.89 ;
    %vpi_call/w 5 563 "$sformat", v0x25d5c70_0, "add  x%-0d, x%-0d, x%-0d", v0x25dcd20_0, v0x25dddd0_0, v0x25dee80_0 {0 0 0};
    %jmp T_16.98;
T_16.90 ;
    %load/vec4 v0x2644bd0_0;
    %store/vec4 v0x2651c30_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.disasm_imm_i, S_0x2657630;
    %vpi_call/w 5 564 "$sformat", v0x25d5c70_0, "addi x%-0d, x%-0d, 0x%x", v0x25dcd20_0, v0x25dddd0_0, S<0,vec4,u12> {1 0 0};
    %jmp T_16.98;
T_16.91 ;
    %vpi_call/w 5 565 "$sformat", v0x25d5c70_0, "mul  x%-0d, x%-0d, x%-0d", v0x25dcd20_0, v0x25dddd0_0, v0x25dee80_0 {0 0 0};
    %jmp T_16.98;
T_16.92 ;
    %load/vec4 v0x2644bd0_0;
    %store/vec4 v0x2651c30_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.disasm_imm_i, S_0x2657630;
    %vpi_call/w 5 566 "$sformat", v0x25d5c70_0, "lw   x%-0d, 0x%x(x%-0d)", v0x25dcd20_0, S<0,vec4,u12>, v0x25dddd0_0 {1 0 0};
    %jmp T_16.98;
T_16.93 ;
    %load/vec4 v0x2644bd0_0;
    %store/vec4 v0x2656630_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.disasm_imm_s, S_0x2639940;
    %vpi_call/w 5 567 "$sformat", v0x25d5c70_0, "sw   x%-0d, 0x%x(x%-0d)", v0x25dee80_0, S<0,vec4,u12>, v0x25dddd0_0 {1 0 0};
    %jmp T_16.98;
T_16.94 ;
    %load/vec4 v0x26495b0_0;
    %load/vec4 v0x2644bd0_0;
    %store/vec4 v0x264e520_0, 0, 32;
    %store/vec4 v0x2652f00_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.disasm_imm_j, S_0x26438d0;
    %pad/u 20;
    %vpi_call/w 5 568 "$sformat", v0x25d5c70_0, "jal  x%-0d, 0x%x", v0x25dcd20_0, S<0,vec4,u20> {1 0 0};
    %jmp T_16.98;
T_16.95 ;
    %vpi_call/w 5 569 "$sformat", v0x25d5c70_0, "jr   x%-0d", v0x25dddd0_0 {0 0 0};
    %jmp T_16.98;
T_16.96 ;
    %load/vec4 v0x26495b0_0;
    %load/vec4 v0x2644bd0_0;
    %store/vec4 v0x264f730_0, 0, 32;
    %store/vec4 v0x264bab0_0, 0, 32;
    %callf/vec4 TD_Top.mem.tinyrv1.disasm_imm_b, S_0x264dea0;
    %pad/u 20;
    %vpi_call/w 5 570 "$sformat", v0x25d5c70_0, "bne  x%-0d, x%-0d, 0x%x", v0x25dddd0_0, v0x25dee80_0, S<0,vec4,u20> {1 0 0};
    %jmp T_16.98;
T_16.98 ;
    %pop/vec4 1;
    %load/vec4 v0x25d5c70_0;
    %ret/vec4 0, 0, 160;  Assign to disasm (store_vec4_to_lval)
    %end;
S_0x264dea0 .scope function.vec4.s32, "disasm_imm_b" "disasm_imm_b" 5 500, 5 500 0, S_0x25f8060;
 .timescale 0 0;
v0x264bab0_0 .var "addr", 31 0;
; Variable disasm_imm_b is vec4 return value of scope S_0x264dea0
v0x264f730_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm_imm_b ;
    %load/vec4 v0x264f730_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x264f730_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264f730_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264f730_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264f730_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_b (store_vec4_to_lval)
    %load/vec4 v0x264bab0_0;
    %retload/vec4 0; Load disasm_imm_b (draw_signal_vec4)
    %add;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_b (store_vec4_to_lval)
    %load/vec4 v0x264f730_0;
    %store/vec4 v0x25d93f0_0, 0, 32;
    %end;
S_0x2657630 .scope function.vec4.s12, "disasm_imm_i" "disasm_imm_i" 5 484, 5 484 0, S_0x25f8060;
 .timescale 0 0;
; Variable disasm_imm_i is vec4 return value of scope S_0x2657630
v0x2651c30_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm_imm_i ;
    %load/vec4 v0x2651c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2651c30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2651c30_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2651c30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 12;  Assign to disasm_imm_i (store_vec4_to_lval)
    %load/vec4 v0x2651c30_0;
    %store/vec4 v0x25d93f0_0, 0, 32;
    %end;
S_0x26438d0 .scope function.vec4.s32, "disasm_imm_j" "disasm_imm_j" 5 510, 5 510 0, S_0x25f8060;
 .timescale 0 0;
v0x2652f00_0 .var "addr", 31 0;
; Variable disasm_imm_j is vec4 return value of scope S_0x26438d0
v0x264e520_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm_imm_j ;
    %load/vec4 v0x264e520_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x264e520_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264e520_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264e520_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264e520_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x264e520_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_j (store_vec4_to_lval)
    %load/vec4 v0x2652f00_0;
    %retload/vec4 0; Load disasm_imm_j (draw_signal_vec4)
    %add;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_j (store_vec4_to_lval)
    %load/vec4 v0x264e520_0;
    %store/vec4 v0x25d93f0_0, 0, 32;
    %end;
S_0x2639940 .scope function.vec4.s12, "disasm_imm_s" "disasm_imm_s" 5 492, 5 492 0, S_0x25f8060;
 .timescale 0 0;
; Variable disasm_imm_s is vec4 return value of scope S_0x2639940
v0x2656630_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm_imm_s ;
    %load/vec4 v0x2656630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2656630_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2656630_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2656630_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 12;  Assign to disasm_imm_s (store_vec4_to_lval)
    %load/vec4 v0x2656630_0;
    %store/vec4 v0x25d93f0_0, 0, 32;
    %end;
S_0x26314b0 .scope function.vec4.s32, "disasm_tiny" "disasm_tiny" 5 582, 5 582 0, S_0x25f8060;
 .timescale 0 0;
; Variable disasm_tiny is vec4 return value of scope S_0x26314b0
v0x2659d90_0 .var "inst", 31 0;
TD_Top.mem.tinyrv1.disasm_tiny ;
    %load/vec4 v0x2659d90_0;
    %dup/vec4;
    %pushi/vec4 51, 33525632, 32;
    %cmp/z;
    %jmp/1 T_21.99, 4;
    %dup/vec4;
    %pushi/vec4 19, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_21.100, 4;
    %dup/vec4;
    %pushi/vec4 33554483, 33525632, 32;
    %cmp/z;
    %jmp/1 T_21.101, 4;
    %dup/vec4;
    %pushi/vec4 8195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_21.102, 4;
    %dup/vec4;
    %pushi/vec4 8227, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_21.103, 4;
    %dup/vec4;
    %pushi/vec4 111, 4294967168, 32;
    %cmp/z;
    %jmp/1 T_21.104, 4;
    %dup/vec4;
    %pushi/vec4 103, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_21.105, 4;
    %dup/vec4;
    %pushi/vec4 4195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_21.106, 4;
    %pushi/vec4 1061109567, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.99 ;
    %pushi/vec4 1633969184, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.100 ;
    %pushi/vec4 1633969257, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.101 ;
    %pushi/vec4 1836411936, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.102 ;
    %pushi/vec4 1819746336, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.103 ;
    %pushi/vec4 1937186848, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.104 ;
    %pushi/vec4 1784769568, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.105 ;
    %pushi/vec4 1785864224, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.106 ;
    %pushi/vec4 1651402016, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_21.108;
T_21.108 ;
    %pop/vec4 1;
    %end;
S_0x2694d70 .scope task, "write" "write" 4 126, 4 126 0, S_0x26b0cc0;
 .timescale 0 0;
v0x25dff30_0 .var "addr", 31 0;
v0x25e0fe0_0 .var "wdata", 31 0;
TD_Top.mem.write ;
    %load/vec4 v0x25dff30_0;
    %store/vec4 v0x25dbc90_0, 0, 32;
    %load/vec4 v0x25e0fe0_0;
    %load/vec4 v0x25dff30_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x25e3140, 4, 0;
    %end;
S_0x269e6c0 .scope module, "proc" "ProcScycle" 3 49, 6 11 0, S_0x26b1c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "imem_val";
    .port_info 3 /INPUT 1 "imem_wait";
    .port_info 4 /OUTPUT 32 "imem_addr";
    .port_info 5 /INPUT 32 "imem_rdata";
    .port_info 6 /OUTPUT 1 "dmem_val";
    .port_info 7 /INPUT 1 "dmem_wait";
    .port_info 8 /OUTPUT 1 "dmem_type";
    .port_info 9 /OUTPUT 32 "dmem_addr";
    .port_info 10 /OUTPUT 32 "dmem_wdata";
    .port_info 11 /INPUT 32 "dmem_rdata";
    .port_info 12 /OUTPUT 1 "trace_val";
    .port_info 13 /OUTPUT 32 "trace_addr";
    .port_info 14 /OUTPUT 1 "trace_wen";
    .port_info 15 /OUTPUT 5 "trace_wreg";
    .port_info 16 /OUTPUT 32 "trace_wdata";
v0x25f68b0_0 .net "alu_eq", 0 0, L_0x27c33c0;  1 drivers
v0x276de50_0 .net "alu_func", 0 0, v0x2606b90_0;  1 drivers
v0x276df10_0 .net "clk", 0 0, v0x27700e0_0;  alias, 1 drivers
v0x276e040_0 .net "dmem_addr", 31 0, L_0x27dfc30;  alias, 1 drivers
v0x276e170_0 .net "dmem_rdata", 31 0, v0x25f6ef0_0;  alias, 1 drivers
v0x276e230_0 .net "dmem_type", 0 0, v0x2601b20_0;  alias, 1 drivers
v0x276e340_0 .net "dmem_val", 0 0, L_0x27e0a10;  alias, 1 drivers
v0x276e450_0 .net "dmem_wait", 0 0, v0x25fbdf0_0;  alias, 1 drivers
v0x276e540_0 .net "dmem_wdata", 31 0, L_0x27dfd30;  alias, 1 drivers
v0x276e6b0_0 .net "imem_addr", 31 0, L_0x27793e0;  alias, 1 drivers
v0x276e7e0_0 .net "imem_rdata", 31 0, v0x25ec2e0_0;  alias, 1 drivers
v0x276e8f0_0 .net "imem_val", 0 0, L_0x27e0700;  alias, 1 drivers
v0x276ea00_0 .net "imem_wait", 0 0, v0x25f1270_0;  alias, 1 drivers
v0x276eaf0_0 .net "imm_type", 1 0, v0x25f92b0_0;  1 drivers
v0x276ebb0_0 .net "inst", 31 0, L_0x2795450;  1 drivers
v0x276ec70_0 .net "op2_sel", 0 0, v0x26001b0_0;  1 drivers
v0x276ed10_0 .net "pc_en", 0 0, L_0x27e0e90;  1 drivers
v0x276edb0_0 .net "pc_sel", 1 0, L_0x27e1ce0;  1 drivers
v0x276ee70_0 .net "rf_wen", 0 0, L_0x27e03b0;  1 drivers
v0x276ef10_0 .net "rst", 0 0, v0x27707b0_0;  alias, 1 drivers
v0x276efb0_0 .net "trace_addr", 31 0, L_0x27dfe30;  alias, 1 drivers
v0x276f090_0 .net "trace_val", 0 0, L_0x27e1450;  alias, 1 drivers
v0x276f130_0 .net "trace_wdata", 31 0, L_0x27dff10;  alias, 1 drivers
v0x276f1f0_0 .net "trace_wen", 0 0, L_0x27e1560;  alias, 1 drivers
v0x276f290_0 .net "trace_wreg", 4 0, L_0x27dfea0;  alias, 1 drivers
v0x276f370_0 .net "wb_sel", 1 0, v0x25ef9b0_0;  1 drivers
S_0x26a7e50 .scope module, "ctrl" "ProcScycleCtrl" 6 61, 7 10 0, S_0x269e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /OUTPUT 1 "imem_val";
    .port_info 2 /INPUT 1 "imem_wait";
    .port_info 3 /OUTPUT 1 "dmem_val";
    .port_info 4 /INPUT 1 "dmem_wait";
    .port_info 5 /OUTPUT 1 "dmem_type";
    .port_info 6 /OUTPUT 1 "trace_val";
    .port_info 7 /OUTPUT 1 "trace_wen";
    .port_info 8 /OUTPUT 2 "pc_sel";
    .port_info 9 /OUTPUT 2 "imm_type";
    .port_info 10 /OUTPUT 1 "op2_sel";
    .port_info 11 /OUTPUT 1 "alu_func";
    .port_info 12 /OUTPUT 2 "wb_sel";
    .port_info 13 /OUTPUT 1 "rf_wen";
    .port_info 14 /OUTPUT 1 "pc_en";
    .port_info 15 /INPUT 32 "inst";
    .port_info 16 /INPUT 1 "alu_eq";
P_0x23a7f00 .param/l "B" 1 7 55, C4<11>;
P_0x23a7f40 .param/l "I" 1 7 52, C4<00>;
P_0x23a7f80 .param/l "J" 1 7 54, C4<10>;
P_0x23a7fc0 .param/l "S" 1 7 53, C4<01>;
P_0x23a8000 .param/l "add" 1 7 64, C4<0>;
P_0x23a8040 .param/l "alu" 1 7 70, C4<10>;
P_0x23a8080 .param/l "dmem" 1 7 71, C4<11>;
P_0x23a80c0 .param/l "eq" 1 7 65, C4<1>;
P_0x23a8100 .param/l "imm" 1 7 60, C4<1>;
P_0x23a8140 .param/l "jalbr_targ" 1 7 47, C4<01>;
P_0x23a8180 .param/l "jr_targ" 1 7 48, C4<10>;
P_0x23a81c0 .param/l "mul" 1 7 69, C4<01>;
P_0x23a8200 .param/l "pc_plus4" 1 7 46, C4<00>;
P_0x23a8240 .param/l "rd" 1 7 75, C4<0>;
P_0x23a8280 .param/l "rf" 1 7 59, C4<0>;
P_0x23a82c0 .param/l "wr" 1 7 76, C4<1>;
L_0x27e01a0 .functor AND 1, L_0x27dffd0, L_0x27e0070, C4<1>, C4<1>;
L_0x27e0340 .functor AND 1, L_0x27e01a0, L_0x27e0210, C4<1>, C4<1>;
L_0x27e03b0 .functor AND 1, L_0x27e0340, v0x25fb7b0_0, C4<1>, C4<1>;
L_0x27e0700 .functor AND 1, L_0x27e04b0, L_0x27e0660, C4<1>, C4<1>;
L_0x27e0900 .functor AND 1, L_0x27e07c0, L_0x27e0860, C4<1>, C4<1>;
L_0x27e0a10 .functor AND 1, L_0x27e0900, v0x2605a40_0, C4<1>, C4<1>;
L_0x27e0ce0 .functor AND 1, L_0x27e0b50, L_0x27e0c40, C4<1>, C4<1>;
L_0x27e0e90 .functor AND 1, L_0x27e0ce0, L_0x27e0df0, C4<1>, C4<1>;
L_0x27e12a0 .functor AND 1, L_0x27e0fe0, L_0x27e1080, C4<1>, C4<1>;
L_0x27e1450 .functor AND 1, L_0x27e12a0, L_0x27e13b0, C4<1>, C4<1>;
L_0x27e1560 .functor BUFZ 1, L_0x27e03b0, C4<0>, C4<0>, C4<0>;
L_0x27e1230 .functor AND 1, L_0x27e1670, L_0x27e1890, C4<1>, C4<1>;
L_0x27e1c20 .functor AND 1, L_0x27e1230, L_0x27e1ae0, C4<1>, C4<1>;
v0x26eab60_0 .net *"_ivl_1", 0 0, L_0x27dffd0;  1 drivers
v0x26eadd0_0 .net *"_ivl_13", 0 0, L_0x27e04b0;  1 drivers
v0x2664270_0 .net *"_ivl_15", 0 0, L_0x27e0660;  1 drivers
v0x2664310_0 .net *"_ivl_19", 0 0, L_0x27e07c0;  1 drivers
v0x25e3f10_0 .net *"_ivl_21", 0 0, L_0x27e0860;  1 drivers
v0x26010d0_0 .net *"_ivl_23", 0 0, L_0x27e0900;  1 drivers
v0x25f77d0_0 .net *"_ivl_27", 0 0, L_0x27e0b50;  1 drivers
v0x25daf50_0 .net *"_ivl_29", 0 0, L_0x27e0c40;  1 drivers
v0x25d1650_0 .net *"_ivl_3", 0 0, L_0x27e0070;  1 drivers
v0x2639d50_0 .net *"_ivl_31", 0 0, L_0x27e0ce0;  1 drivers
v0x2656f10_0 .net *"_ivl_33", 0 0, L_0x27e0df0;  1 drivers
v0x264d610_0 .net *"_ivl_37", 0 0, L_0x27e0fe0;  1 drivers
v0x2630d90_0 .net *"_ivl_39", 0 0, L_0x27e1080;  1 drivers
v0x2627490_0 .net *"_ivl_41", 0 0, L_0x27e12a0;  1 drivers
v0x268a460_0 .net *"_ivl_43", 0 0, L_0x27e13b0;  1 drivers
v0x26a7730_0 .net *"_ivl_49", 6 0, L_0x27e15d0;  1 drivers
v0x269de30_0 .net *"_ivl_5", 0 0, L_0x27e01a0;  1 drivers
L_0x7fe243683600 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x269ded0_0 .net/2u *"_ivl_50", 6 0, L_0x7fe243683600;  1 drivers
v0x2677ba0_0 .net *"_ivl_52", 0 0, L_0x27e1670;  1 drivers
v0x260a790_0 .net *"_ivl_55", 2 0, L_0x27e1760;  1 drivers
L_0x7fe243683648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x25bddd0_0 .net/2u *"_ivl_56", 2 0, L_0x7fe243683648;  1 drivers
v0x2600d20_0 .net *"_ivl_58", 0 0, L_0x27e1890;  1 drivers
v0x2600de0_0 .net *"_ivl_61", 0 0, L_0x27e1230;  1 drivers
v0x2602830_0 .net *"_ivl_63", 0 0, L_0x27e1ae0;  1 drivers
v0x26028d0_0 .net *"_ivl_65", 0 0, L_0x27e1c20;  1 drivers
L_0x7fe243683690 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2608c50_0 .net/2u *"_ivl_66", 1 0, L_0x7fe243683690;  1 drivers
v0x2607ba0_0 .net *"_ivl_7", 0 0, L_0x27e0210;  1 drivers
v0x2607c60_0 .net *"_ivl_9", 0 0, L_0x27e0340;  1 drivers
v0x2606af0_0 .net "alu_eq", 0 0, L_0x27c33c0;  alias, 1 drivers
v0x2606b90_0 .var "alu_func", 0 0;
v0x2601b20_0 .var "dmem_type", 0 0;
v0x2601bc0_0 .net "dmem_val", 0 0, L_0x27e0a10;  alias, 1 drivers
v0x2605a40_0 .var "dmem_val_pre", 0 0;
v0x2605ae0_0 .net "dmem_wait", 0 0, v0x25fbdf0_0;  alias, 1 drivers
v0x2604990_0 .net "imem_val", 0 0, L_0x27e0700;  alias, 1 drivers
v0x26038e0_0 .net "imem_wait", 0 0, v0x25f1270_0;  alias, 1 drivers
v0x25f92b0_0 .var "imm_type", 1 0;
v0x25f9350_0 .net "inst", 31 0, L_0x2795450;  alias, 1 drivers
v0x26001b0_0 .var "op2_sel", 0 0;
v0x25fef30_0 .net "pc_en", 0 0, L_0x27e0e90;  alias, 1 drivers
v0x25fdcb0_0 .net "pc_sel", 1 0, L_0x27e1ce0;  alias, 1 drivers
v0x25f8420_0 .var "pc_sel_branch", 1 0;
v0x25fca30_0 .net "rf_wen", 0 0, L_0x27e03b0;  alias, 1 drivers
v0x25fb7b0_0 .var "rf_wen_pre", 0 0;
v0x25fb870_0 .net "rst", 0 0, v0x27707b0_0;  alias, 1 drivers
v0x25fa530_0 .net "trace_val", 0 0, L_0x27e1450;  alias, 1 drivers
v0x25fa5f0_0 .net "trace_wen", 0 0, L_0x27e1560;  alias, 1 drivers
v0x25ef9b0_0 .var "wb_sel", 1 0;
E_0x2338100 .event anyedge, v0x25f9350_0;
L_0x27dffd0 .reduce/nor v0x27707b0_0;
L_0x27e0070 .reduce/nor v0x25f1270_0;
L_0x27e0210 .reduce/nor v0x25fbdf0_0;
L_0x27e04b0 .reduce/nor v0x27707b0_0;
L_0x27e0660 .reduce/nor v0x25f1270_0;
L_0x27e07c0 .reduce/nor v0x27707b0_0;
L_0x27e0860 .reduce/nor v0x25f1270_0;
L_0x27e0b50 .reduce/nor v0x27707b0_0;
L_0x27e0c40 .reduce/nor v0x25f1270_0;
L_0x27e0df0 .reduce/nor v0x25fbdf0_0;
L_0x27e0fe0 .reduce/nor v0x27707b0_0;
L_0x27e1080 .reduce/nor v0x25f1270_0;
L_0x27e13b0 .reduce/nor v0x25fbdf0_0;
L_0x27e15d0 .part L_0x2795450, 0, 7;
L_0x27e1670 .cmp/eq 7, L_0x27e15d0, L_0x7fe243683600;
L_0x27e1760 .part L_0x2795450, 12, 3;
L_0x27e1890 .cmp/eq 3, L_0x27e1760, L_0x7fe243683648;
L_0x27e1ae0 .reduce/nor L_0x27c33c0;
L_0x27e1ce0 .functor MUXZ 2, v0x25f8420_0, L_0x7fe243683690, L_0x27e1c20, C4<>;
S_0x26940f0 .scope autotask, "cs" "cs" 7 85, 7 85 0, S_0x26a7e50;
 .timescale 0 0;
v0x2607160_0 .var "alu_func_", 0 0;
v0x2601e10_0 .var "dmem_type_", 0 0;
v0x2608210_0 .var "dmem_val_pre_", 0 0;
v0x26092c0_0 .var "imm_type_", 1 0;
v0x260a230_0 .var "op2_sel_", 0 0;
v0x26b0aa0_0 .var "pc_sel_", 1 0;
v0x260acb0_0 .var "rf_wen_pre_", 0 0;
v0x260b140_0 .var "wb_sel_", 1 0;
TD_Top.proc.ctrl.cs ;
    %load/vec4 v0x26b0aa0_0;
    %store/vec4 v0x25f8420_0, 0, 2;
    %load/vec4 v0x26092c0_0;
    %store/vec4 v0x25f92b0_0, 0, 2;
    %load/vec4 v0x260a230_0;
    %store/vec4 v0x26001b0_0, 0, 1;
    %load/vec4 v0x2607160_0;
    %store/vec4 v0x2606b90_0, 0, 1;
    %load/vec4 v0x260b140_0;
    %store/vec4 v0x25ef9b0_0, 0, 2;
    %load/vec4 v0x260acb0_0;
    %store/vec4 v0x25fb7b0_0, 0, 1;
    %load/vec4 v0x2608210_0;
    %store/vec4 v0x2605a40_0, 0, 1;
    %load/vec4 v0x2601e10_0;
    %store/vec4 v0x2601b20_0, 0, 1;
    %end;
S_0x268a050 .scope module, "dpath" "ProcScycleDpath" 6 56, 8 18 0, S_0x269e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_rdata";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 32 "trace_addr";
    .port_info 8 /OUTPUT 5 "trace_wreg";
    .port_info 9 /OUTPUT 32 "trace_wdata";
    .port_info 10 /INPUT 1 "op2_sel";
    .port_info 11 /INPUT 2 "wb_sel";
    .port_info 12 /INPUT 2 "imm_type";
    .port_info 13 /INPUT 1 "rf_wen";
    .port_info 14 /INPUT 2 "pc_sel";
    .port_info 15 /INPUT 1 "alu_func";
    .port_info 16 /INPUT 1 "pc_en";
    .port_info 17 /OUTPUT 32 "inst";
    .port_info 18 /OUTPUT 1 "alu_eq";
L_0x27793e0 .functor BUFZ 32, v0x2769840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2795450 .functor BUFZ 32, v0x25ec2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27dfbc0 .functor BUFZ 32, v0x276a760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27dfc30 .functor BUFZ 32, v0x2737fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27dfd30 .functor BUFZ 32, v0x276a920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27dfe30 .functor BUFZ 32, v0x2769840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27dfea0 .functor BUFZ 5, L_0x27a6720, C4<00000>, C4<00000>, C4<00000>;
L_0x27dff10 .functor BUFZ 32, v0x276b3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe243683378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x276b6f0_0 .net/2u *"_ivl_12", 31 0, L_0x7fe243683378;  1 drivers
v0x276b7f0_0 .net *"_ivl_14", 0 0, L_0x27c3320;  1 drivers
L_0x7fe2436833c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x276b8b0_0 .net/2u *"_ivl_16", 0 0, L_0x7fe2436833c0;  1 drivers
L_0x7fe243683408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x276b970_0 .net/2u *"_ivl_18", 0 0, L_0x7fe243683408;  1 drivers
v0x276ba50_0 .net "alu_eq", 0 0, L_0x27c33c0;  alias, 1 drivers
v0x276bb60_0 .net "alu_func", 0 0, v0x2606b90_0;  alias, 1 drivers
v0x276bc00_0 .net "alu_out", 31 0, v0x2737fa0_0;  1 drivers
v0x276bca0_0 .net "clk", 0 0, v0x27700e0_0;  alias, 1 drivers
v0x276bd40_0 .net "dmem_addr", 31 0, L_0x27dfc30;  alias, 1 drivers
v0x276bee0_0 .net "dmem_rdata", 31 0, v0x25f6ef0_0;  alias, 1 drivers
v0x276bf80_0 .net "dmem_wdata", 31 0, L_0x27dfd30;  alias, 1 drivers
v0x276c060_0 .net "imem_addr", 31 0, L_0x27793e0;  alias, 1 drivers
v0x276c150_0 .net "imem_rdata", 31 0, v0x25ec2e0_0;  alias, 1 drivers
v0x276c220_0 .net "imm_type", 1 0, v0x25f92b0_0;  alias, 1 drivers
v0x276c310_0 .net "immgen_imm", 31 0, v0x2738d80_0;  1 drivers
v0x276c3d0_0 .net "inst", 31 0, L_0x2795450;  alias, 1 drivers
v0x276c500_0 .net "jalbr_targ", 31 0, L_0x27dfab0;  1 drivers
v0x276c720_0 .net "jr_targ", 31 0, L_0x27dfbc0;  1 drivers
v0x276c7e0_0 .net "mul_out", 31 0, L_0x27c3500;  1 drivers
v0x276c8d0_0 .net "op2_data", 31 0, v0x2739bb0_0;  1 drivers
v0x276c990_0 .net "op2_sel", 0 0, v0x26001b0_0;  alias, 1 drivers
v0x276ca30_0 .net "pc", 31 0, v0x2769840_0;  1 drivers
v0x276caf0_0 .net "pc_en", 0 0, L_0x27e0e90;  alias, 1 drivers
v0x276cbe0_0 .net "pc_next", 31 0, v0x2769070_0;  1 drivers
v0x276ccf0_0 .net "pc_plus4", 31 0, L_0x2796280;  1 drivers
v0x276cdb0_0 .net "pc_sel", 1 0, L_0x27e1ce0;  alias, 1 drivers
v0x276cec0_0 .net "rd", 4 0, L_0x27a6720;  1 drivers
v0x276cf80_0 .net "rf_rdata0", 31 0, v0x276a760_0;  1 drivers
v0x276d020_0 .net "rf_rdata1", 31 0, v0x276a920_0;  1 drivers
v0x276d0e0_0 .net "rf_wdata", 31 0, v0x276b3d0_0;  1 drivers
v0x276d1f0_0 .net "rf_wen", 0 0, L_0x27e03b0;  alias, 1 drivers
v0x276d2e0_0 .net "rs1", 4 0, L_0x27a65e0;  1 drivers
v0x276d3a0_0 .net "rs2", 4 0, L_0x27a6680;  1 drivers
v0x276d650_0 .net "rst", 0 0, v0x27707b0_0;  alias, 1 drivers
v0x276d6f0_0 .net "trace_addr", 31 0, L_0x27dfe30;  alias, 1 drivers
v0x276d7d0_0 .net "trace_wdata", 31 0, L_0x27dff10;  alias, 1 drivers
v0x276d8d0_0 .net "trace_wreg", 4 0, L_0x27dfea0;  alias, 1 drivers
v0x276d9d0_0 .net "wb_sel", 1 0, v0x25ef9b0_0;  alias, 1 drivers
L_0x27a65e0 .part L_0x2795450, 15, 5;
L_0x27a6680 .part L_0x2795450, 20, 5;
L_0x27a6720 .part L_0x2795450, 7, 5;
L_0x27c3320 .cmp/eq 32, v0x2737fa0_0, L_0x7fe243683378;
L_0x27c33c0 .functor MUXZ 1, L_0x7fe243683408, L_0x7fe2436833c0, L_0x27c3320, C4<>;
S_0x261e3d0 .scope module, "adder" "Adder_32b_GL" 8 184, 9 11 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /OUTPUT 32 "sum";
L_0x27dfb50 .functor BUFZ 1, L_0x27df750, C4<0>, C4<0>, C4<0>;
v0x27083d0_0 .net "cout", 0 0, L_0x27d15a0;  1 drivers
v0x2708470_0 .net "in0", 31 0, v0x2738d80_0;  alias, 1 drivers
v0x2708510_0 .net "in1", 31 0, v0x2769840_0;  alias, 1 drivers
v0x27085b0_0 .net "out", 0 0, L_0x27df750;  1 drivers
v0x27086a0_0 .net "out_unused", 0 0, L_0x27dfb50;  1 drivers
v0x2708790_0 .net "sum", 31 0, L_0x27dfab0;  alias, 1 drivers
L_0x27d16b0 .part v0x2738d80_0, 0, 16;
L_0x27d1750 .part v0x2769840_0, 0, 16;
L_0x27df860 .part v0x2738d80_0, 16, 16;
L_0x27df900 .part v0x2769840_0, 16, 16;
L_0x27dfab0 .concat8 [ 16 16 0 0], L_0x27d12c0, L_0x27df470;
S_0x2627d20 .scope module, "Adder0" "AdderCarrySelect_16b_GL" 9 21, 10 13 0, S_0x261e3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x25cc110_0 .net "carry0", 0 0, L_0x27c65d0;  1 drivers
v0x25cc1b0_0 .net "carry1", 0 0, L_0x27ca030;  1 drivers
v0x25cae90_0 .net "carry2", 0 0, L_0x27cdb60;  1 drivers
L_0x7fe243683528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x25caf30_0 .net "cin", 0 0, L_0x7fe243683528;  1 drivers
v0x25c9c10_0 .net "cout", 0 0, L_0x27d15a0;  alias, 1 drivers
v0x25c9d00_0 .net "in0", 15 0, L_0x27d16b0;  1 drivers
v0x25c72b0_0 .net "in1", 15 0, L_0x27d1750;  1 drivers
v0x25c7390_0 .net "sum", 15 0, L_0x27d12c0;  1 drivers
v0x25c6030_0 .net "sum1", 7 0, L_0x27ca6a0;  1 drivers
v0x25c60f0_0 .net "sum2", 7 0, L_0x27ce1d0;  1 drivers
L_0x27c6ed0 .part L_0x27d16b0, 0, 8;
L_0x27c6f70 .part L_0x27d1750, 0, 8;
L_0x27ca970 .part L_0x27d16b0, 8, 8;
L_0x27caa60 .part L_0x27d1750, 8, 8;
L_0x27ce400 .part L_0x27d16b0, 8, 8;
L_0x27ce4a0 .part L_0x27d1750, 8, 8;
L_0x27d12c0 .concat8 [ 8 8 0 0], L_0x27c6c00, L_0x27d0f50;
S_0x268b3e0 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x2627d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x25caab0_0 .net "carry0", 0 0, L_0x27c3860;  1 drivers
v0x25cab70_0 .net "carry1", 0 0, L_0x27c3e70;  1 drivers
v0x25c0040_0 .net "carry2", 0 0, L_0x27c44e0;  1 drivers
v0x25c6ed0_0 .net "carry3", 0 0, L_0x27c4b50;  1 drivers
v0x25c5c50_0 .net "carry4", 0 0, L_0x27c5340;  1 drivers
v0x25c49d0_0 .net "carry5", 0 0, L_0x27c5920;  1 drivers
v0x25bf0a0_0 .net "carry6", 0 0, L_0x27c5fc0;  1 drivers
v0x25c3750_0 .net "cin", 0 0, L_0x7fe243683528;  alias, 1 drivers
v0x25c37f0_0 .net "cout", 0 0, L_0x27c65d0;  alias, 1 drivers
v0x25c2560_0 .net "in0", 7 0, L_0x27c6ed0;  1 drivers
v0x25c1250_0 .net "in1", 7 0, L_0x27c6f70;  1 drivers
v0x25c12f0_0 .net "sum", 7 0, L_0x27c6c00;  1 drivers
L_0x27c3a30 .part L_0x27c6ed0, 0, 1;
L_0x27c3b60 .part L_0x27c6f70, 0, 1;
L_0x27c3ff0 .part L_0x27c6ed0, 1, 1;
L_0x27c4120 .part L_0x27c6f70, 1, 1;
L_0x27c46e0 .part L_0x27c6ed0, 2, 1;
L_0x27c4810 .part L_0x27c6f70, 2, 1;
L_0x27c4d00 .part L_0x27c6ed0, 3, 1;
L_0x27c4ec0 .part L_0x27c6f70, 3, 1;
L_0x27c5450 .part L_0x27c6ed0, 4, 1;
L_0x27c5580 .part L_0x27c6f70, 4, 1;
L_0x27c5a80 .part L_0x27c6ed0, 5, 1;
L_0x27c5bb0 .part L_0x27c6f70, 5, 1;
L_0x27c6170 .part L_0x27c6ed0, 6, 1;
L_0x27c62a0 .part L_0x27c6f70, 6, 1;
L_0x27c6780 .part L_0x27c6ed0, 7, 1;
L_0x27c69c0 .part L_0x27c6f70, 7, 1;
LS_0x27c6c00_0_0 .concat8 [ 1 1 1 1], L_0x27c39c0, L_0x27c3f80, L_0x27c4670, L_0x27c4c90;
LS_0x27c6c00_0_4 .concat8 [ 1 1 1 1], L_0x27c53e0, L_0x27c5a10, L_0x27c6100, L_0x27c6710;
L_0x27c6c00 .concat8 [ 4 4 0 0], LS_0x27c6c00_0_0, LS_0x27c6c00_0_4;
S_0x260a030 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c3630 .functor AND 1, L_0x27c3a30, L_0x27c3b60, C4<1>, C4<1>;
L_0x27c36a0 .functor AND 1, L_0x27c3b60, L_0x7fe243683528, C4<1>, C4<1>;
L_0x27c3710 .functor AND 1, L_0x27c3a30, L_0x7fe243683528, C4<1>, C4<1>;
L_0x27c3860 .functor OR 1, L_0x27c3630, L_0x27c36a0, L_0x27c3710, C4<0>;
L_0x27c39c0 .functor XOR 1, L_0x27c3a30, L_0x27c3b60, L_0x7fe243683528, C4<0>;
v0x25f5630_0 .net "cin", 0 0, L_0x7fe243683528;  alias, 1 drivers
v0x25f43b0_0 .net "cout", 0 0, L_0x27c3860;  alias, 1 drivers
v0x25eead0_0 .net "cout_0", 0 0, L_0x27c3630;  1 drivers
v0x25f3130_0 .net "cout_1", 0 0, L_0x27c36a0;  1 drivers
v0x25f31f0_0 .net "cout_2", 0 0, L_0x27c3710;  1 drivers
v0x25f1eb0_0 .net "in0", 0 0, L_0x27c3a30;  1 drivers
v0x25f1f70_0 .net "in1", 0 0, L_0x27c3b60;  1 drivers
v0x25f0c30_0 .net "sum", 0 0, L_0x27c39c0;  1 drivers
S_0x26b8780 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c3c90 .functor AND 1, L_0x27c3ff0, L_0x27c4120, C4<1>, C4<1>;
L_0x27c3d00 .functor AND 1, L_0x27c4120, L_0x27c3860, C4<1>, C4<1>;
L_0x27c3e00 .functor AND 1, L_0x27c3ff0, L_0x27c3860, C4<1>, C4<1>;
L_0x27c3e70 .functor OR 1, L_0x27c3c90, L_0x27c3d00, L_0x27c3e00, C4<0>;
L_0x27c3f80 .functor XOR 1, L_0x27c3ff0, L_0x27c4120, L_0x27c3860, C4<0>;
v0x25e6020_0 .net "cin", 0 0, L_0x27c3860;  alias, 1 drivers
v0x25e60e0_0 .net "cout", 0 0, L_0x27c3e70;  alias, 1 drivers
v0x25ecf20_0 .net "cout_0", 0 0, L_0x27c3c90;  1 drivers
v0x25ebca0_0 .net "cout_1", 0 0, L_0x27c3d00;  1 drivers
v0x25ebd40_0 .net "cout_2", 0 0, L_0x27c3e00;  1 drivers
v0x25eaa20_0 .net "in0", 0 0, L_0x27c3ff0;  1 drivers
v0x25eaae0_0 .net "in1", 0 0, L_0x27c4120;  1 drivers
v0x25e5140_0 .net "sum", 0 0, L_0x27c3f80;  1 drivers
S_0x26650b0 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c4280 .functor AND 1, L_0x27c46e0, L_0x27c4810, C4<1>, C4<1>;
L_0x27c42f0 .functor AND 1, L_0x27c4810, L_0x27c3e70, C4<1>, C4<1>;
L_0x27c4470 .functor AND 1, L_0x27c46e0, L_0x27c3e70, C4<1>, C4<1>;
L_0x27c44e0 .functor OR 1, L_0x27c4280, L_0x27c42f0, L_0x27c4470, C4<0>;
L_0x27c4670 .functor XOR 1, L_0x27c46e0, L_0x27c4810, L_0x27c3e70, C4<0>;
v0x25e97a0_0 .net "cin", 0 0, L_0x27c3e70;  alias, 1 drivers
v0x25e8520_0 .net "cout", 0 0, L_0x27c44e0;  alias, 1 drivers
v0x25e85e0_0 .net "cout_0", 0 0, L_0x27c4280;  1 drivers
v0x25e72a0_0 .net "cout_1", 0 0, L_0x27c42f0;  1 drivers
v0x25e7360_0 .net "cout_2", 0 0, L_0x27c4470;  1 drivers
v0x25d14c0_0 .net "in0", 0 0, L_0x27c46e0;  1 drivers
v0x25d1580_0 .net "in1", 0 0, L_0x27c4810;  1 drivers
v0x25d12a0_0 .net "sum", 0 0, L_0x27c4670;  1 drivers
S_0x266eae0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c4940 .functor AND 1, L_0x27c4d00, L_0x27c4ec0, C4<1>, C4<1>;
L_0x27c49b0 .functor AND 1, L_0x27c4ec0, L_0x27c44e0, C4<1>, C4<1>;
L_0x27c4ae0 .functor AND 1, L_0x27c4d00, L_0x27c44e0, C4<1>, C4<1>;
L_0x27c4b50 .functor OR 1, L_0x27c4940, L_0x27c49b0, L_0x27c4ae0, C4<0>;
L_0x27c4c90 .functor XOR 1, L_0x27c4d00, L_0x27c4ec0, L_0x27c44e0, C4<0>;
v0x25c7b60_0 .net "cin", 0 0, L_0x27c44e0;  alias, 1 drivers
v0x25c7c20_0 .net "cout", 0 0, L_0x27c4b50;  alias, 1 drivers
v0x25dadc0_0 .net "cout_0", 0 0, L_0x27c4940;  1 drivers
v0x25daba0_0 .net "cout_1", 0 0, L_0x27c49b0;  1 drivers
v0x25dac60_0 .net "cout_2", 0 0, L_0x27c4ae0;  1 drivers
v0x25dc6b0_0 .net "in0", 0 0, L_0x27c4d00;  1 drivers
v0x25dc770_0 .net "in1", 0 0, L_0x27c4ec0;  1 drivers
v0x25e2ad0_0 .net "sum", 0 0, L_0x27c4c90;  1 drivers
S_0x2678430 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c50d0 .functor AND 1, L_0x27c5450, L_0x27c5580, C4<1>, C4<1>;
L_0x27c51a0 .functor AND 1, L_0x27c5580, L_0x27c4b50, C4<1>, C4<1>;
L_0x27c52d0 .functor AND 1, L_0x27c5450, L_0x27c4b50, C4<1>, C4<1>;
L_0x27c5340 .functor OR 1, L_0x27c50d0, L_0x27c51a0, L_0x27c52d0, C4<0>;
L_0x27c53e0 .functor XOR 1, L_0x27c5450, L_0x27c5580, L_0x27c4b50, C4<0>;
v0x25e1a20_0 .net "cin", 0 0, L_0x27c4b50;  alias, 1 drivers
v0x25e1ac0_0 .net "cout", 0 0, L_0x27c5340;  alias, 1 drivers
v0x25e0970_0 .net "cout_0", 0 0, L_0x27c50d0;  1 drivers
v0x25db9a0_0 .net "cout_1", 0 0, L_0x27c51a0;  1 drivers
v0x25dba60_0 .net "cout_2", 0 0, L_0x27c52d0;  1 drivers
v0x25df8c0_0 .net "in0", 0 0, L_0x27c5450;  1 drivers
v0x25df960_0 .net "in1", 0 0, L_0x27c5580;  1 drivers
v0x25de810_0 .net "sum", 0 0, L_0x27c53e0;  1 drivers
S_0x2681bc0 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c56b0 .functor AND 1, L_0x27c5a80, L_0x27c5bb0, C4<1>, C4<1>;
L_0x27c5780 .functor AND 1, L_0x27c5bb0, L_0x27c5340, C4<1>, C4<1>;
L_0x27c58b0 .functor AND 1, L_0x27c5a80, L_0x27c5340, C4<1>, C4<1>;
L_0x27c5920 .functor OR 1, L_0x27c56b0, L_0x27c5780, L_0x27c58b0, C4<0>;
L_0x27c5a10 .functor XOR 1, L_0x27c5a80, L_0x27c5bb0, L_0x27c5340, C4<0>;
v0x25dd760_0 .net "cin", 0 0, L_0x27c5340;  alias, 1 drivers
v0x25d3130_0 .net "cout", 0 0, L_0x27c5920;  alias, 1 drivers
v0x25d31f0_0 .net "cout_0", 0 0, L_0x27c56b0;  1 drivers
v0x25da030_0 .net "cout_1", 0 0, L_0x27c5780;  1 drivers
v0x25da0f0_0 .net "cout_2", 0 0, L_0x27c58b0;  1 drivers
v0x25d8db0_0 .net "in0", 0 0, L_0x27c5a80;  1 drivers
v0x25d8e50_0 .net "in1", 0 0, L_0x27c5bb0;  1 drivers
v0x25d7b30_0 .net "sum", 0 0, L_0x27c5a10;  1 drivers
S_0x266de60 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c5d50 .functor AND 1, L_0x27c6170, L_0x27c62a0, C4<1>, C4<1>;
L_0x27c5e20 .functor AND 1, L_0x27c62a0, L_0x27c5920, C4<1>, C4<1>;
L_0x27c5f50 .functor AND 1, L_0x27c6170, L_0x27c5920, C4<1>, C4<1>;
L_0x27c5fc0 .functor OR 1, L_0x27c5d50, L_0x27c5e20, L_0x27c5f50, C4<0>;
L_0x27c6100 .functor XOR 1, L_0x27c6170, L_0x27c62a0, L_0x27c5920, C4<0>;
v0x25d22a0_0 .net "cin", 0 0, L_0x27c5920;  alias, 1 drivers
v0x25d68b0_0 .net "cout", 0 0, L_0x27c5fc0;  alias, 1 drivers
v0x25d6970_0 .net "cout_0", 0 0, L_0x27c5d50;  1 drivers
v0x25d5630_0 .net "cout_1", 0 0, L_0x27c5e20;  1 drivers
v0x25d56f0_0 .net "cout_2", 0 0, L_0x27c5f50;  1 drivers
v0x25d43b0_0 .net "in0", 0 0, L_0x27c6170;  1 drivers
v0x25d4470_0 .net "in1", 0 0, L_0x27c62a0;  1 drivers
v0x25c9830_0 .net "sum", 0 0, L_0x27c6100;  1 drivers
S_0x25eded0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x268b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c5ce0 .functor AND 1, L_0x27c6780, L_0x27c69c0, C4<1>, C4<1>;
L_0x27c6430 .functor AND 1, L_0x27c69c0, L_0x27c5fc0, C4<1>, C4<1>;
L_0x27c6560 .functor AND 1, L_0x27c6780, L_0x27c5fc0, C4<1>, C4<1>;
L_0x27c65d0 .functor OR 1, L_0x27c5ce0, L_0x27c6430, L_0x27c6560, C4<0>;
L_0x27c6710 .functor XOR 1, L_0x27c6780, L_0x27c69c0, L_0x27c5fc0, C4<0>;
v0x25cf4b0_0 .net "cin", 0 0, L_0x27c5fc0;  alias, 1 drivers
v0x25cf570_0 .net "cout", 0 0, L_0x27c65d0;  alias, 1 drivers
v0x25ce230_0 .net "cout_0", 0 0, L_0x27c5ce0;  1 drivers
v0x25c8950_0 .net "cout_1", 0 0, L_0x27c6430;  1 drivers
v0x25c8a10_0 .net "cout_2", 0 0, L_0x27c6560;  1 drivers
v0x25ccfb0_0 .net "in0", 0 0, L_0x27c6780;  1 drivers
v0x25cd070_0 .net "in1", 0 0, L_0x27c69c0;  1 drivers
v0x25cbd30_0 .net "sum", 0 0, L_0x27c6710;  1 drivers
S_0x266e2a0 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x2627d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2637860_0 .net "carry0", 0 0, L_0x27c7250;  1 drivers
v0x26367b0_0 .net "carry1", 0 0, L_0x27c78c0;  1 drivers
v0x2636870_0 .net "carry2", 0 0, L_0x27c7f10;  1 drivers
v0x26317e0_0 .net "carry3", 0 0, L_0x27c85b0;  1 drivers
v0x2635700_0 .net "carry4", 0 0, L_0x27c8da0;  1 drivers
v0x2634650_0 .net "carry5", 0 0, L_0x27c9380;  1 drivers
v0x26335a0_0 .net "carry6", 0 0, L_0x27c9a20;  1 drivers
L_0x7fe243683498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2628f70_0 .net "cin", 0 0, L_0x7fe243683498;  1 drivers
v0x2629010_0 .net "cout", 0 0, L_0x27ca030;  alias, 1 drivers
v0x262ff00_0 .net "in0", 7 0, L_0x27ca970;  1 drivers
v0x262ebf0_0 .net "in1", 7 0, L_0x27caa60;  1 drivers
v0x262ec90_0 .net "sum", 7 0, L_0x27ca6a0;  alias, 1 drivers
L_0x27c7420 .part L_0x27ca970, 0, 1;
L_0x27c7550 .part L_0x27caa60, 0, 1;
L_0x27c7a20 .part L_0x27ca970, 1, 1;
L_0x27c7b50 .part L_0x27caa60, 1, 1;
L_0x27c8110 .part L_0x27ca970, 2, 1;
L_0x27c8240 .part L_0x27caa60, 2, 1;
L_0x27c8760 .part L_0x27ca970, 3, 1;
L_0x27c8920 .part L_0x27caa60, 3, 1;
L_0x27c8eb0 .part L_0x27ca970, 4, 1;
L_0x27c8fe0 .part L_0x27caa60, 4, 1;
L_0x27c94e0 .part L_0x27ca970, 5, 1;
L_0x27c9610 .part L_0x27caa60, 5, 1;
L_0x27c9bd0 .part L_0x27ca970, 6, 1;
L_0x27c9d00 .part L_0x27caa60, 6, 1;
L_0x27ca220 .part L_0x27ca970, 7, 1;
L_0x27ca460 .part L_0x27caa60, 7, 1;
LS_0x27ca6a0_0_0 .concat8 [ 1 1 1 1], L_0x27c73b0, L_0x27c79b0, L_0x27c80a0, L_0x27c86f0;
LS_0x27ca6a0_0_4 .concat8 [ 1 1 1 1], L_0x27c8e40, L_0x27c9470, L_0x27c9b60, L_0x27ca1b0;
L_0x27ca6a0 .concat8 [ 4 4 0 0], LS_0x27ca6a0_0_0, LS_0x27ca6a0_0_4;
S_0x2694530 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c7010 .functor AND 1, L_0x27c7420, L_0x27c7550, C4<1>, C4<1>;
L_0x27c7080 .functor AND 1, L_0x27c7550, L_0x7fe243683498, C4<1>, C4<1>;
L_0x27c7190 .functor AND 1, L_0x27c7420, L_0x7fe243683498, C4<1>, C4<1>;
L_0x27c7250 .functor OR 1, L_0x27c7010, L_0x27c7080, L_0x27c7190, C4<0>;
L_0x27c73b0 .functor XOR 1, L_0x27c7420, L_0x27c7550, L_0x7fe243683498, C4<0>;
v0x265fac0_0 .net "cin", 0 0, L_0x7fe243683498;  alias, 1 drivers
v0x2639b90_0 .net "cout", 0 0, L_0x27c7250;  alias, 1 drivers
v0x265fce0_0 .net "cout_0", 0 0, L_0x27c7010;  1 drivers
v0x265fd80_0 .net "cout_1", 0 0, L_0x27c7080;  1 drivers
v0x264d480_0 .net "cout_2", 0 0, L_0x27c7190;  1 drivers
v0x264d260_0 .net "in0", 0 0, L_0x27c7420;  1 drivers
v0x264d320_0 .net "in1", 0 0, L_0x27c7550;  1 drivers
v0x2643b20_0 .net "sum", 0 0, L_0x27c73b0;  1 drivers
S_0x26b0690 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c7680 .functor AND 1, L_0x27c7a20, L_0x27c7b50, C4<1>, C4<1>;
L_0x27c7720 .functor AND 1, L_0x27c7b50, L_0x27c7250, C4<1>, C4<1>;
L_0x27c7850 .functor AND 1, L_0x27c7a20, L_0x27c7250, C4<1>, C4<1>;
L_0x27c78c0 .functor OR 1, L_0x27c7680, L_0x27c7720, L_0x27c7850, C4<0>;
L_0x27c79b0 .functor XOR 1, L_0x27c7a20, L_0x27c7b50, L_0x27c7250, C4<0>;
v0x2656d80_0 .net "cin", 0 0, L_0x27c7250;  alias, 1 drivers
v0x2656e20_0 .net "cout", 0 0, L_0x27c78c0;  alias, 1 drivers
v0x2656b60_0 .net "cout_0", 0 0, L_0x27c7680;  1 drivers
v0x2656c00_0 .net "cout_1", 0 0, L_0x27c7720;  1 drivers
v0x2658670_0 .net "cout_2", 0 0, L_0x27c7850;  1 drivers
v0x265ea90_0 .net "in0", 0 0, L_0x27c7a20;  1 drivers
v0x265eb50_0 .net "in1", 0 0, L_0x27c7b50;  1 drivers
v0x265d9e0_0 .net "sum", 0 0, L_0x27c79b0;  1 drivers
S_0x261db90 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c7cb0 .functor AND 1, L_0x27c8110, L_0x27c8240, C4<1>, C4<1>;
L_0x27c7d20 .functor AND 1, L_0x27c8240, L_0x27c78c0, C4<1>, C4<1>;
L_0x27c7ea0 .functor AND 1, L_0x27c8110, L_0x27c78c0, C4<1>, C4<1>;
L_0x27c7f10 .functor OR 1, L_0x27c7cb0, L_0x27c7d20, L_0x27c7ea0, C4<0>;
L_0x27c80a0 .functor XOR 1, L_0x27c8110, L_0x27c8240, L_0x27c78c0, C4<0>;
v0x265c980_0 .net "cin", 0 0, L_0x27c78c0;  alias, 1 drivers
v0x2657960_0 .net "cout", 0 0, L_0x27c7f10;  alias, 1 drivers
v0x2657a20_0 .net "cout_0", 0 0, L_0x27c7cb0;  1 drivers
v0x265b880_0 .net "cout_1", 0 0, L_0x27c7d20;  1 drivers
v0x265b940_0 .net "cout_2", 0 0, L_0x27c7ea0;  1 drivers
v0x265a840_0 .net "in0", 0 0, L_0x27c8110;  1 drivers
v0x2659720_0 .net "in1", 0 0, L_0x27c8240;  1 drivers
v0x26597e0_0 .net "sum", 0 0, L_0x27c80a0;  1 drivers
S_0x2643d10 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c8370 .functor AND 1, L_0x27c8760, L_0x27c8920, C4<1>, C4<1>;
L_0x27c8410 .functor AND 1, L_0x27c8920, L_0x27c7f10, C4<1>, C4<1>;
L_0x27c8540 .functor AND 1, L_0x27c8760, L_0x27c7f10, C4<1>, C4<1>;
L_0x27c85b0 .functor OR 1, L_0x27c8370, L_0x27c8410, L_0x27c8540, C4<0>;
L_0x27c86f0 .functor XOR 1, L_0x27c8760, L_0x27c8920, L_0x27c7f10, C4<0>;
v0x2656070_0 .net "cin", 0 0, L_0x27c7f10;  alias, 1 drivers
v0x2654d70_0 .net "cout", 0 0, L_0x27c85b0;  alias, 1 drivers
v0x2654e30_0 .net "cout_0", 0 0, L_0x27c8370;  1 drivers
v0x2653b20_0 .net "cout_1", 0 0, L_0x27c8410;  1 drivers
v0x264e260_0 .net "cout_2", 0 0, L_0x27c8540;  1 drivers
v0x2652870_0 .net "in0", 0 0, L_0x27c8760;  1 drivers
v0x2652930_0 .net "in1", 0 0, L_0x27c8920;  1 drivers
v0x26515f0_0 .net "sum", 0 0, L_0x27c86f0;  1 drivers
S_0x265fe70 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c8b30 .functor AND 1, L_0x27c8eb0, L_0x27c8fe0, C4<1>, C4<1>;
L_0x27c8c00 .functor AND 1, L_0x27c8fe0, L_0x27c85b0, C4<1>, C4<1>;
L_0x27c8d30 .functor AND 1, L_0x27c8eb0, L_0x27c85b0, C4<1>, C4<1>;
L_0x27c8da0 .functor OR 1, L_0x27c8b30, L_0x27c8c00, L_0x27c8d30, C4<0>;
L_0x27c8e40 .functor XOR 1, L_0x27c8eb0, L_0x27c8fe0, L_0x27c85b0, C4<0>;
v0x26457f0_0 .net "cin", 0 0, L_0x27c85b0;  alias, 1 drivers
v0x2645890_0 .net "cout", 0 0, L_0x27c8da0;  alias, 1 drivers
v0x264c6f0_0 .net "cout_0", 0 0, L_0x27c8b30;  1 drivers
v0x264b470_0 .net "cout_1", 0 0, L_0x27c8c00;  1 drivers
v0x264b530_0 .net "cout_2", 0 0, L_0x27c8d30;  1 drivers
v0x264a1f0_0 .net "in0", 0 0, L_0x27c8eb0;  1 drivers
v0x264a290_0 .net "in1", 0 0, L_0x27c8fe0;  1 drivers
v0x2644910_0 .net "sum", 0 0, L_0x27c8e40;  1 drivers
S_0x25c7d50 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c9110 .functor AND 1, L_0x27c94e0, L_0x27c9610, C4<1>, C4<1>;
L_0x27c91e0 .functor AND 1, L_0x27c9610, L_0x27c8da0, C4<1>, C4<1>;
L_0x27c9310 .functor AND 1, L_0x27c94e0, L_0x27c8da0, C4<1>, C4<1>;
L_0x27c9380 .functor OR 1, L_0x27c9110, L_0x27c91e0, L_0x27c9310, C4<0>;
L_0x27c9470 .functor XOR 1, L_0x27c94e0, L_0x27c9610, L_0x27c8da0, C4<0>;
v0x2648ff0_0 .net "cin", 0 0, L_0x27c8da0;  alias, 1 drivers
v0x2647cf0_0 .net "cout", 0 0, L_0x27c9380;  alias, 1 drivers
v0x2647db0_0 .net "cout_0", 0 0, L_0x27c9110;  1 drivers
v0x2646aa0_0 .net "cout_1", 0 0, L_0x27c91e0;  1 drivers
v0x263be60_0 .net "cout_2", 0 0, L_0x27c9310;  1 drivers
v0x2642d60_0 .net "in0", 0 0, L_0x27c94e0;  1 drivers
v0x2642e20_0 .net "in1", 0 0, L_0x27c9610;  1 drivers
v0x2641ae0_0 .net "sum", 0 0, L_0x27c9470;  1 drivers
S_0x25f9690 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c97b0 .functor AND 1, L_0x27c9bd0, L_0x27c9d00, C4<1>, C4<1>;
L_0x27c9880 .functor AND 1, L_0x27c9d00, L_0x27c9380, C4<1>, C4<1>;
L_0x27c99b0 .functor AND 1, L_0x27c9bd0, L_0x27c9380, C4<1>, C4<1>;
L_0x27c9a20 .functor OR 1, L_0x27c97b0, L_0x27c9880, L_0x27c99b0, C4<0>;
L_0x27c9b60 .functor XOR 1, L_0x27c9bd0, L_0x27c9d00, L_0x27c9380, C4<0>;
v0x26408e0_0 .net "cin", 0 0, L_0x27c9380;  alias, 1 drivers
v0x263af80_0 .net "cout", 0 0, L_0x27c9a20;  alias, 1 drivers
v0x263b040_0 .net "cout_0", 0 0, L_0x27c97b0;  1 drivers
v0x263f610_0 .net "cout_1", 0 0, L_0x27c9880;  1 drivers
v0x263e360_0 .net "cout_2", 0 0, L_0x27c99b0;  1 drivers
v0x263d0e0_0 .net "in0", 0 0, L_0x27c9bd0;  1 drivers
v0x263d1a0_0 .net "in1", 0 0, L_0x27c9d00;  1 drivers
v0x2627300_0 .net "sum", 0 0, L_0x27c9b60;  1 drivers
S_0x25f5a10 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27c9740 .functor AND 1, L_0x27ca220, L_0x27ca460, C4<1>, C4<1>;
L_0x27c9e90 .functor AND 1, L_0x27ca460, L_0x27c9a20, C4<1>, C4<1>;
L_0x27c9fc0 .functor AND 1, L_0x27ca220, L_0x27c9a20, C4<1>, C4<1>;
L_0x27ca030 .functor OR 1, L_0x27c9740, L_0x27c9e90, L_0x27c9fc0, C4<0>;
L_0x27ca1b0 .functor XOR 1, L_0x27ca220, L_0x27ca460, L_0x27c9a20, C4<0>;
v0x2627160_0 .net "cin", 0 0, L_0x27c9a20;  alias, 1 drivers
v0x261d9a0_0 .net "cout", 0 0, L_0x27ca030;  alias, 1 drivers
v0x261da60_0 .net "cout_0", 0 0, L_0x27c9740;  1 drivers
v0x2630c30_0 .net "cout_1", 0 0, L_0x27c9e90;  1 drivers
v0x26309e0_0 .net "cout_2", 0 0, L_0x27c9fc0;  1 drivers
v0x26324f0_0 .net "in0", 0 0, L_0x27ca220;  1 drivers
v0x26325b0_0 .net "in1", 0 0, L_0x27ca460;  1 drivers
v0x2638910_0 .net "sum", 0 0, L_0x27ca1b0;  1 drivers
S_0x25f4790 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x2627d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2695130_0 .net "carry0", 0 0, L_0x27caea0;  1 drivers
v0x2699790_0 .net "carry1", 0 0, L_0x27cb420;  1 drivers
v0x2699850_0 .net "carry2", 0 0, L_0x27cba40;  1 drivers
v0x2698510_0 .net "carry3", 0 0, L_0x27cc0e0;  1 drivers
v0x2697290_0 .net "carry4", 0 0, L_0x27cc8d0;  1 drivers
v0x268c680_0 .net "carry5", 0 0, L_0x27cceb0;  1 drivers
v0x2693580_0 .net "carry6", 0 0, L_0x27cd550;  1 drivers
L_0x7fe2436834e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2692300_0 .net "cin", 0 0, L_0x7fe2436834e0;  1 drivers
v0x26923a0_0 .net "cout", 0 0, L_0x27cdb60;  alias, 1 drivers
v0x2691110_0 .net "in0", 7 0, L_0x27ce400;  1 drivers
v0x268b7a0_0 .net "in1", 7 0, L_0x27ce4a0;  1 drivers
v0x268b840_0 .net "sum", 7 0, L_0x27ce1d0;  alias, 1 drivers
L_0x27cb070 .part L_0x27ce400, 0, 1;
L_0x27cb110 .part L_0x27ce4a0, 0, 1;
L_0x27cb580 .part L_0x27ce400, 1, 1;
L_0x27cb6b0 .part L_0x27ce4a0, 1, 1;
L_0x27cbc40 .part L_0x27ce400, 2, 1;
L_0x27cbd70 .part L_0x27ce4a0, 2, 1;
L_0x27cc290 .part L_0x27ce400, 3, 1;
L_0x27cc450 .part L_0x27ce4a0, 3, 1;
L_0x27cc9e0 .part L_0x27ce400, 4, 1;
L_0x27ccb10 .part L_0x27ce4a0, 4, 1;
L_0x27cd010 .part L_0x27ce400, 5, 1;
L_0x27cd140 .part L_0x27ce4a0, 5, 1;
L_0x27cd700 .part L_0x27ce400, 6, 1;
L_0x27cd830 .part L_0x27ce4a0, 6, 1;
L_0x27cdd50 .part L_0x27ce400, 7, 1;
L_0x27cdf90 .part L_0x27ce4a0, 7, 1;
LS_0x27ce1d0_0_0 .concat8 [ 1 1 1 1], L_0x27cb000, L_0x27cb510, L_0x27cbbd0, L_0x27cc220;
LS_0x27ce1d0_0_4 .concat8 [ 1 1 1 1], L_0x27cc970, L_0x27ccfa0, L_0x27cd690, L_0x27cdce0;
L_0x27ce1d0 .concat8 [ 4 4 0 0], LS_0x27ce1d0_0_0, LS_0x27ce1d0_0_4;
S_0x25f3510 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cac60 .functor AND 1, L_0x27cb070, L_0x27cb110, C4<1>, C4<1>;
L_0x27cacd0 .functor AND 1, L_0x27cb110, L_0x7fe2436834e0, C4<1>, C4<1>;
L_0x27cade0 .functor AND 1, L_0x27cb070, L_0x7fe2436834e0, C4<1>, C4<1>;
L_0x27caea0 .functor OR 1, L_0x27cac60, L_0x27cacd0, L_0x27cade0, C4<0>;
L_0x27cb000 .functor XOR 1, L_0x27cb070, L_0x27cb110, L_0x7fe2436834e0, C4<0>;
v0x26280e0_0 .net "cin", 0 0, L_0x7fe2436834e0;  alias, 1 drivers
v0x262c6f0_0 .net "cout", 0 0, L_0x27caea0;  alias, 1 drivers
v0x262b470_0 .net "cout_0", 0 0, L_0x27cac60;  1 drivers
v0x262a1f0_0 .net "cout_1", 0 0, L_0x27cacd0;  1 drivers
v0x262a2b0_0 .net "cout_2", 0 0, L_0x27cade0;  1 drivers
v0x261f670_0 .net "in0", 0 0, L_0x27cb070;  1 drivers
v0x261f730_0 .net "in1", 0 0, L_0x27cb110;  1 drivers
v0x2626570_0 .net "sum", 0 0, L_0x27cb000;  1 drivers
S_0x25f2290 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cb240 .functor AND 1, L_0x27cb580, L_0x27cb6b0, C4<1>, C4<1>;
L_0x27cb2b0 .functor AND 1, L_0x27cb6b0, L_0x27caea0, C4<1>, C4<1>;
L_0x27cb3b0 .functor AND 1, L_0x27cb580, L_0x27caea0, C4<1>, C4<1>;
L_0x27cb420 .functor OR 1, L_0x27cb240, L_0x27cb2b0, L_0x27cb3b0, C4<0>;
L_0x27cb510 .functor XOR 1, L_0x27cb580, L_0x27cb6b0, L_0x27caea0, C4<0>;
v0x26252f0_0 .net "cin", 0 0, L_0x27caea0;  alias, 1 drivers
v0x2624070_0 .net "cout", 0 0, L_0x27cb420;  alias, 1 drivers
v0x2624130_0 .net "cout_0", 0 0, L_0x27cb240;  1 drivers
v0x261e790_0 .net "cout_1", 0 0, L_0x27cb2b0;  1 drivers
v0x261e850_0 .net "cout_2", 0 0, L_0x27cb3b0;  1 drivers
v0x2622df0_0 .net "in0", 0 0, L_0x27cb580;  1 drivers
v0x2622eb0_0 .net "in1", 0 0, L_0x27cb6b0;  1 drivers
v0x2621b70_0 .net "sum", 0 0, L_0x27cb510;  1 drivers
S_0x25f1010 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cb810 .functor AND 1, L_0x27cbc40, L_0x27cbd70, C4<1>, C4<1>;
L_0x27cb880 .functor AND 1, L_0x27cbd70, L_0x27cb420, C4<1>, C4<1>;
L_0x27cb9d0 .functor AND 1, L_0x27cbc40, L_0x27cb420, C4<1>, C4<1>;
L_0x27cba40 .functor OR 1, L_0x27cb810, L_0x27cb880, L_0x27cb9d0, C4<0>;
L_0x27cbbd0 .functor XOR 1, L_0x27cbc40, L_0x27cbd70, L_0x27cb420, C4<0>;
v0x2615ce0_0 .net "cin", 0 0, L_0x27cb420;  alias, 1 drivers
v0x2615da0_0 .net "cout", 0 0, L_0x27cba40;  alias, 1 drivers
v0x261cbe0_0 .net "cout_0", 0 0, L_0x27cb810;  1 drivers
v0x261b960_0 .net "cout_1", 0 0, L_0x27cb880;  1 drivers
v0x261ba20_0 .net "cout_2", 0 0, L_0x27cb9d0;  1 drivers
v0x261a6e0_0 .net "in0", 0 0, L_0x27cbc40;  1 drivers
v0x261a7a0_0 .net "in1", 0 0, L_0x27cbd70;  1 drivers
v0x2614db0_0 .net "sum", 0 0, L_0x27cbbd0;  1 drivers
S_0x25efd90 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cbea0 .functor AND 1, L_0x27cc290, L_0x27cc450, C4<1>, C4<1>;
L_0x27cbf40 .functor AND 1, L_0x27cc450, L_0x27cba40, C4<1>, C4<1>;
L_0x27cc070 .functor AND 1, L_0x27cc290, L_0x27cba40, C4<1>, C4<1>;
L_0x27cc0e0 .functor OR 1, L_0x27cbea0, L_0x27cbf40, L_0x27cc070, C4<0>;
L_0x27cc220 .functor XOR 1, L_0x27cc290, L_0x27cc450, L_0x27cba40, C4<0>;
v0x26194e0_0 .net "cin", 0 0, L_0x27cba40;  alias, 1 drivers
v0x2618210_0 .net "cout", 0 0, L_0x27cc0e0;  alias, 1 drivers
v0x2616f60_0 .net "cout_0", 0 0, L_0x27cbea0;  1 drivers
v0x268a2a0_0 .net "cout_1", 0 0, L_0x27cbf40;  1 drivers
v0x268a360_0 .net "cout_2", 0 0, L_0x27cc070;  1 drivers
v0x26b0500_0 .net "in0", 0 0, L_0x27cc290;  1 drivers
v0x26b05a0_0 .net "in1", 0 0, L_0x27cc450;  1 drivers
v0x269dca0_0 .net "sum", 0 0, L_0x27cc220;  1 drivers
S_0x25ed300 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cc660 .functor AND 1, L_0x27cc9e0, L_0x27ccb10, C4<1>, C4<1>;
L_0x27cc730 .functor AND 1, L_0x27ccb10, L_0x27cc0e0, C4<1>, C4<1>;
L_0x27cc860 .functor AND 1, L_0x27cc9e0, L_0x27cc0e0, C4<1>, C4<1>;
L_0x27cc8d0 .functor OR 1, L_0x27cc660, L_0x27cc730, L_0x27cc860, C4<0>;
L_0x27cc970 .functor XOR 1, L_0x27cc9e0, L_0x27ccb10, L_0x27cc0e0, C4<0>;
v0x2694340_0 .net "cin", 0 0, L_0x27cc0e0;  alias, 1 drivers
v0x26943e0_0 .net "cout", 0 0, L_0x27cc8d0;  alias, 1 drivers
v0x26a75a0_0 .net "cout_0", 0 0, L_0x27cc660;  1 drivers
v0x26a7380_0 .net "cout_1", 0 0, L_0x27cc730;  1 drivers
v0x26a7440_0 .net "cout_2", 0 0, L_0x27cc860;  1 drivers
v0x26a8e90_0 .net "in0", 0 0, L_0x27cc9e0;  1 drivers
v0x26a8f30_0 .net "in1", 0 0, L_0x27ccb10;  1 drivers
v0x26af2b0_0 .net "sum", 0 0, L_0x27cc970;  1 drivers
S_0x25ec080 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ccc40 .functor AND 1, L_0x27cd010, L_0x27cd140, C4<1>, C4<1>;
L_0x27ccd10 .functor AND 1, L_0x27cd140, L_0x27cc8d0, C4<1>, C4<1>;
L_0x27cce40 .functor AND 1, L_0x27cd010, L_0x27cc8d0, C4<1>, C4<1>;
L_0x27cceb0 .functor OR 1, L_0x27ccc40, L_0x27ccd10, L_0x27cce40, C4<0>;
L_0x27ccfa0 .functor XOR 1, L_0x27cd010, L_0x27cd140, L_0x27cc8d0, C4<0>;
v0x26ae280_0 .net "cin", 0 0, L_0x27cc8d0;  alias, 1 drivers
v0x26ad150_0 .net "cout", 0 0, L_0x27cceb0;  alias, 1 drivers
v0x26ad210_0 .net "cout_0", 0 0, L_0x27ccc40;  1 drivers
v0x26a81b0_0 .net "cout_1", 0 0, L_0x27ccd10;  1 drivers
v0x26ac0a0_0 .net "cout_2", 0 0, L_0x27cce40;  1 drivers
v0x26aaff0_0 .net "in0", 0 0, L_0x27cd010;  1 drivers
v0x26ab0b0_0 .net "in1", 0 0, L_0x27cd140;  1 drivers
v0x26a9f40_0 .net "sum", 0 0, L_0x27ccfa0;  1 drivers
S_0x25eae00 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cd2e0 .functor AND 1, L_0x27cd700, L_0x27cd830, C4<1>, C4<1>;
L_0x27cd3b0 .functor AND 1, L_0x27cd830, L_0x27cceb0, C4<1>, C4<1>;
L_0x27cd4e0 .functor AND 1, L_0x27cd700, L_0x27cceb0, C4<1>, C4<1>;
L_0x27cd550 .functor OR 1, L_0x27cd2e0, L_0x27cd3b0, L_0x27cd4e0, C4<0>;
L_0x27cd690 .functor XOR 1, L_0x27cd700, L_0x27cd830, L_0x27cceb0, C4<0>;
v0x269f990_0 .net "cin", 0 0, L_0x27cceb0;  alias, 1 drivers
v0x26a6810_0 .net "cout", 0 0, L_0x27cd550;  alias, 1 drivers
v0x26a68d0_0 .net "cout_0", 0 0, L_0x27cd2e0;  1 drivers
v0x26a55c0_0 .net "cout_1", 0 0, L_0x27cd3b0;  1 drivers
v0x26a4310_0 .net "cout_2", 0 0, L_0x27cd4e0;  1 drivers
v0x269ea80_0 .net "in0", 0 0, L_0x27cd700;  1 drivers
v0x269eb40_0 .net "in1", 0 0, L_0x27cd830;  1 drivers
v0x26a3090_0 .net "sum", 0 0, L_0x27cd690;  1 drivers
S_0x25e9b80 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x25f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27cd270 .functor AND 1, L_0x27cdd50, L_0x27cdf90, C4<1>, C4<1>;
L_0x27cd9c0 .functor AND 1, L_0x27cdf90, L_0x27cd550, C4<1>, C4<1>;
L_0x27cdaf0 .functor AND 1, L_0x27cdd50, L_0x27cd550, C4<1>, C4<1>;
L_0x27cdb60 .functor OR 1, L_0x27cd270, L_0x27cd9c0, L_0x27cdaf0, C4<0>;
L_0x27cdce0 .functor XOR 1, L_0x27cdd50, L_0x27cdf90, L_0x27cd550, C4<0>;
v0x26a1e90_0 .net "cin", 0 0, L_0x27cd550;  alias, 1 drivers
v0x26a0b90_0 .net "cout", 0 0, L_0x27cdb60;  alias, 1 drivers
v0x26a0c50_0 .net "cout_0", 0 0, L_0x27cd270;  1 drivers
v0x2696040_0 .net "cout_1", 0 0, L_0x27cd9c0;  1 drivers
v0x269cf10_0 .net "cout_2", 0 0, L_0x27cdaf0;  1 drivers
v0x269bc90_0 .net "in0", 0 0, L_0x27cdd50;  1 drivers
v0x269bd50_0 .net "in1", 0 0, L_0x27cdf90;  1 drivers
v0x269aa10_0 .net "sum", 0 0, L_0x27cdce0;  1 drivers
S_0x25e8900 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x2627d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x2609740_0 .net "in0", 7 0, L_0x27ca6a0;  alias, 1 drivers
v0x25e35c0_0 .net "in1", 7 0, L_0x27ce1d0;  alias, 1 drivers
v0x25e3660_0 .net "out", 7 0, L_0x27d0f50;  1 drivers
v0x265f580_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
L_0x27ce7f0 .part L_0x27ca6a0, 0, 1;
L_0x27ce8e0 .part L_0x27ce1d0, 0, 1;
L_0x27cee80 .part L_0x27ca6a0, 1, 1;
L_0x27cef70 .part L_0x27ce1d0, 1, 1;
L_0x27cf370 .part L_0x27ca6a0, 2, 1;
L_0x27cf460 .part L_0x27ce1d0, 2, 1;
L_0x27cf870 .part L_0x27ca6a0, 3, 1;
L_0x27cf960 .part L_0x27ce1d0, 3, 1;
L_0x27cfd80 .part L_0x27ca6a0, 4, 1;
L_0x27cfe70 .part L_0x27ce1d0, 4, 1;
L_0x27d0360 .part L_0x27ca6a0, 5, 1;
L_0x27d0450 .part L_0x27ce1d0, 5, 1;
L_0x27d0890 .part L_0x27ca6a0, 6, 1;
L_0x27d0980 .part L_0x27ce1d0, 6, 1;
L_0x27d0ce0 .part L_0x27ca6a0, 7, 1;
L_0x27d0dd0 .part L_0x27ce1d0, 7, 1;
LS_0x27d0f50_0_0 .concat8 [ 1 1 1 1], L_0x27ce6e0, L_0x27ced70, L_0x27cf230, L_0x27cf730;
LS_0x27d0f50_0_4 .concat8 [ 1 1 1 1], L_0x27cfc40, L_0x27d0220, L_0x27d0750, L_0x27d0ba0;
L_0x27d0f50 .concat8 [ 4 4 0 0], LS_0x27d0f50_0_0, LS_0x27d0f50_0_4;
S_0x25e7680 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27ce540 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27ce5b0 .functor AND 1, L_0x27ce540, L_0x27ce7f0, C4<1>, C4<1>;
L_0x27ce670 .functor AND 1, L_0x27c65d0, L_0x27ce8e0, C4<1>, C4<1>;
L_0x27ce6e0 .functor OR 1, L_0x27ce5b0, L_0x27ce670, C4<0>, C4<0>;
v0x268fe00_0 .net "in0", 0 0, L_0x27ce7f0;  1 drivers
v0x268eb80_0 .net "in1", 0 0, L_0x27ce8e0;  1 drivers
v0x268ec40_0 .net "minterm1", 0 0, L_0x27ce5b0;  1 drivers
v0x268d900_0 .net "minterm2", 0 0, L_0x27ce670;  1 drivers
v0x268d9c0_0 .net "n_sel", 0 0, L_0x27ce540;  1 drivers
v0x2677a10_0 .net "out", 0 0, L_0x27ce6e0;  1 drivers
v0x26777f0_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25e6400 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27cea10 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27cec90 .functor AND 1, L_0x27cea10, L_0x27cee80, C4<1>, C4<1>;
L_0x27ced00 .functor AND 1, L_0x27c65d0, L_0x27cef70, C4<1>, C4<1>;
L_0x27ced70 .functor OR 1, L_0x27cec90, L_0x27ced00, C4<0>, C4<0>;
v0x266e0b0_0 .net "in0", 0 0, L_0x27cee80;  1 drivers
v0x266e170_0 .net "in1", 0 0, L_0x27cef70;  1 drivers
v0x2681310_0 .net "minterm1", 0 0, L_0x27cec90;  1 drivers
v0x26813b0_0 .net "minterm2", 0 0, L_0x27ced00;  1 drivers
v0x26810f0_0 .net "n_sel", 0 0, L_0x27cea10;  1 drivers
v0x2682c00_0 .net "out", 0 0, L_0x27ced70;  1 drivers
v0x2689020_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d9190 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27cf090 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27cf100 .functor AND 1, L_0x27cf090, L_0x27cf370, C4<1>, C4<1>;
L_0x27cf1c0 .functor AND 1, L_0x27c65d0, L_0x27cf460, C4<1>, C4<1>;
L_0x27cf230 .functor OR 1, L_0x27cf100, L_0x27cf1c0, C4<0>, C4<0>;
v0x2687f70_0 .net "in0", 0 0, L_0x27cf370;  1 drivers
v0x2688030_0 .net "in1", 0 0, L_0x27cf460;  1 drivers
v0x2686ec0_0 .net "minterm1", 0 0, L_0x27cf100;  1 drivers
v0x2681ef0_0 .net "minterm2", 0 0, L_0x27cf1c0;  1 drivers
v0x2681f90_0 .net "n_sel", 0 0, L_0x27cf090;  1 drivers
v0x2685e10_0 .net "out", 0 0, L_0x27cf230;  1 drivers
v0x2684d60_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d7f10 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27cf590 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27cf600 .functor AND 1, L_0x27cf590, L_0x27cf870, C4<1>, C4<1>;
L_0x27cf6c0 .functor AND 1, L_0x27c65d0, L_0x27cf960, C4<1>, C4<1>;
L_0x27cf730 .functor OR 1, L_0x27cf600, L_0x27cf6c0, C4<0>, C4<0>;
v0x2683cb0_0 .net "in0", 0 0, L_0x27cf870;  1 drivers
v0x2679680_0 .net "in1", 0 0, L_0x27cf960;  1 drivers
v0x2679740_0 .net "minterm1", 0 0, L_0x27cf600;  1 drivers
v0x2680580_0 .net "minterm2", 0 0, L_0x27cf6c0;  1 drivers
v0x2680640_0 .net "n_sel", 0 0, L_0x27cf590;  1 drivers
v0x267f300_0 .net "out", 0 0, L_0x27cf730;  1 drivers
v0x267e080_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d6c90 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27cfaa0 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27cfb10 .functor AND 1, L_0x27cfaa0, L_0x27cfd80, C4<1>, C4<1>;
L_0x27cfbd0 .functor AND 1, L_0x27c65d0, L_0x27cfe70, C4<1>, C4<1>;
L_0x27cfc40 .functor OR 1, L_0x27cfb10, L_0x27cfbd0, C4<0>, C4<0>;
v0x26787f0_0 .net "in0", 0 0, L_0x27cfd80;  1 drivers
v0x267ce00_0 .net "in1", 0 0, L_0x27cfe70;  1 drivers
v0x267cec0_0 .net "minterm1", 0 0, L_0x27cfb10;  1 drivers
v0x267bb80_0 .net "minterm2", 0 0, L_0x27cfbd0;  1 drivers
v0x267bc40_0 .net "n_sel", 0 0, L_0x27cfaa0;  1 drivers
v0x267a900_0 .net "out", 0 0, L_0x27cfc40;  1 drivers
v0x266fd80_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d5a10 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27d00d0 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27d0140 .functor AND 1, L_0x27d00d0, L_0x27d0360, C4<1>, C4<1>;
L_0x27d01b0 .functor AND 1, L_0x27c65d0, L_0x27d0450, C4<1>, C4<1>;
L_0x27d0220 .functor OR 1, L_0x27d0140, L_0x27d01b0, C4<0>, C4<0>;
v0x2676c80_0 .net "in0", 0 0, L_0x27d0360;  1 drivers
v0x2675a00_0 .net "in1", 0 0, L_0x27d0450;  1 drivers
v0x2675ac0_0 .net "minterm1", 0 0, L_0x27d0140;  1 drivers
v0x2674780_0 .net "minterm2", 0 0, L_0x27d01b0;  1 drivers
v0x2674840_0 .net "n_sel", 0 0, L_0x27d00d0;  1 drivers
v0x266eea0_0 .net "out", 0 0, L_0x27d0220;  1 drivers
v0x2673500_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d4790 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27d05b0 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27d0620 .functor AND 1, L_0x27d05b0, L_0x27d0890, C4<1>, C4<1>;
L_0x27d06e0 .functor AND 1, L_0x27c65d0, L_0x27d0980, C4<1>, C4<1>;
L_0x27d0750 .functor OR 1, L_0x27d0620, L_0x27d06e0, C4<0>, C4<0>;
v0x26722f0_0 .net "in0", 0 0, L_0x27d0890;  1 drivers
v0x2671000_0 .net "in1", 0 0, L_0x27d0980;  1 drivers
v0x26710c0_0 .net "minterm1", 0 0, L_0x27d0620;  1 drivers
v0x26663f0_0 .net "minterm2", 0 0, L_0x27d06e0;  1 drivers
v0x26664b0_0 .net "n_sel", 0 0, L_0x27d05b0;  1 drivers
v0x266d360_0 .net "out", 0 0, L_0x27d0750;  1 drivers
v0x266c070_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25d3510 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x25e8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27d0540 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27d0a70 .functor AND 1, L_0x27d0540, L_0x27d0ce0, C4<1>, C4<1>;
L_0x27d0b30 .functor AND 1, L_0x27c65d0, L_0x27d0dd0, C4<1>, C4<1>;
L_0x27d0ba0 .functor OR 1, L_0x27d0a70, L_0x27d0b30, C4<0>, C4<0>;
v0x266aeb0_0 .net "in0", 0 0, L_0x27d0ce0;  1 drivers
v0x26654c0_0 .net "in1", 0 0, L_0x27d0dd0;  1 drivers
v0x2665580_0 .net "minterm1", 0 0, L_0x27d0a70;  1 drivers
v0x2669b70_0 .net "minterm2", 0 0, L_0x27d0b30;  1 drivers
v0x2669c30_0 .net "n_sel", 0 0, L_0x27d0540;  1 drivers
v0x2668960_0 .net "out", 0 0, L_0x27d0ba0;  1 drivers
v0x2667670_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25cf890 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x2627d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27d1400 .functor NOT 1, L_0x27c65d0, C4<0>, C4<0>, C4<0>;
L_0x27d1470 .functor AND 1, L_0x27d1400, L_0x27ca030, C4<1>, C4<1>;
L_0x27d1530 .functor AND 1, L_0x27c65d0, L_0x27cdb60, C4<1>, C4<1>;
L_0x27d15a0 .functor OR 1, L_0x27d1470, L_0x27d1530, C4<0>, C4<0>;
v0x26394c0_0 .net "in0", 0 0, L_0x27ca030;  alias, 1 drivers
v0x26afdf0_0 .net "in1", 0 0, L_0x27cdb60;  alias, 1 drivers
v0x2689b10_0 .net "minterm1", 0 0, L_0x27d1470;  1 drivers
v0x2689bb0_0 .net "minterm2", 0 0, L_0x27d1530;  1 drivers
v0x25ce610_0 .net "n_sel", 0 0, L_0x27d1400;  1 drivers
v0x25cd390_0 .net "out", 0 0, L_0x27d15a0;  alias, 1 drivers
v0x25cd470_0 .net "sel", 0 0, L_0x27c65d0;  alias, 1 drivers
S_0x25c4db0 .scope module, "Adder1" "AdderCarrySelect_16b_GL" 9 30, 10 13 0, S_0x261e3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x2707d00_0 .net "carry0", 0 0, L_0x27d46e0;  1 drivers
v0x2707dc0_0 .net "carry1", 0 0, L_0x27d8140;  1 drivers
v0x2707e80_0 .net "carry2", 0 0, L_0x27dbc40;  1 drivers
v0x2707f20_0 .net "cin", 0 0, L_0x27d15a0;  alias, 1 drivers
v0x2707fc0_0 .net "cout", 0 0, L_0x27df750;  alias, 1 drivers
v0x2708060_0 .net "in0", 15 0, L_0x27df860;  1 drivers
v0x2708100_0 .net "in1", 15 0, L_0x27df900;  1 drivers
v0x27081a0_0 .net "sum", 15 0, L_0x27df470;  1 drivers
v0x2708240_0 .net "sum1", 7 0, L_0x27d8800;  1 drivers
v0x27082e0_0 .net "sum2", 7 0, L_0x27dc2b0;  1 drivers
L_0x27d4fe0 .part L_0x27df860, 0, 8;
L_0x27d5080 .part L_0x27df900, 0, 8;
L_0x27d8ad0 .part L_0x27df860, 8, 8;
L_0x27d8bc0 .part L_0x27df900, 8, 8;
L_0x27dc580 .part L_0x27df860, 8, 8;
L_0x27dc620 .part L_0x27df900, 8, 8;
L_0x27df470 .concat8 [ 8 8 0 0], L_0x27d4d10, L_0x27df100;
S_0x25c28b0 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x25c4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x26988f0_0 .net "carry0", 0 0, L_0x27d1ae0;  1 drivers
v0x26989e0_0 .net "carry1", 0 0, L_0x27d2010;  1 drivers
v0x26976c0_0 .net "carry2", 0 0, L_0x27d2680;  1 drivers
v0x26963f0_0 .net "carry3", 0 0, L_0x27d2cc0;  1 drivers
v0x26964e0_0 .net "carry4", 0 0, L_0x27d3480;  1 drivers
v0x26939b0_0 .net "carry5", 0 0, L_0x27d3a60;  1 drivers
v0x26926e0_0 .net "carry6", 0 0, L_0x27d4100;  1 drivers
v0x26927d0_0 .net "cin", 0 0, L_0x27d15a0;  alias, 1 drivers
v0x2691460_0 .net "cout", 0 0, L_0x27d46e0;  alias, 1 drivers
v0x26901e0_0 .net "in0", 7 0, L_0x27d4fe0;  1 drivers
v0x2690280_0 .net "in1", 7 0, L_0x27d5080;  1 drivers
v0x268ef60_0 .net "sum", 7 0, L_0x27d4d10;  1 drivers
L_0x27d1c60 .part L_0x27d4fe0, 0, 1;
L_0x27d1d00 .part L_0x27d5080, 0, 1;
L_0x27d21c0 .part L_0x27d4fe0, 1, 1;
L_0x27d22f0 .part L_0x27d5080, 1, 1;
L_0x27d2880 .part L_0x27d4fe0, 2, 1;
L_0x27d29b0 .part L_0x27d5080, 2, 1;
L_0x27d2e70 .part L_0x27d4fe0, 3, 1;
L_0x27d3030 .part L_0x27d5080, 3, 1;
L_0x27d3590 .part L_0x27d4fe0, 4, 1;
L_0x27d36c0 .part L_0x27d5080, 4, 1;
L_0x27d3bc0 .part L_0x27d4fe0, 5, 1;
L_0x27d3cf0 .part L_0x27d5080, 5, 1;
L_0x27d42b0 .part L_0x27d4fe0, 6, 1;
L_0x27d43e0 .part L_0x27d5080, 6, 1;
L_0x27d4890 .part L_0x27d4fe0, 7, 1;
L_0x27d4ad0 .part L_0x27d5080, 7, 1;
LS_0x27d4d10_0_0 .concat8 [ 1 1 1 1], L_0x27d1bf0, L_0x27d2150, L_0x27d2810, L_0x27d2e00;
LS_0x27d4d10_0_4 .concat8 [ 1 1 1 1], L_0x27d3520, L_0x27d3b50, L_0x27d4240, L_0x27d4820;
L_0x27d4d10 .concat8 [ 4 4 0 0], LS_0x27d4d10_0_0, LS_0x27d4d10_0_4;
S_0x25c03b0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d1880 .functor AND 1, L_0x27d1c60, L_0x27d1d00, C4<1>, C4<1>;
L_0x27d18f0 .functor AND 1, L_0x27d1d00, L_0x27d15a0, C4<1>, C4<1>;
L_0x27d1960 .functor AND 1, L_0x27d1c60, L_0x27d15a0, C4<1>, C4<1>;
L_0x27d1ae0 .functor OR 1, L_0x27d1880, L_0x27d18f0, L_0x27d1960, C4<0>;
L_0x27d1bf0 .functor XOR 1, L_0x27d1c60, L_0x27d1d00, L_0x27d15a0, C4<0>;
v0x25c1730_0 .net "cin", 0 0, L_0x27d15a0;  alias, 1 drivers
v0x26551a0_0 .net "cout", 0 0, L_0x27d1ae0;  alias, 1 drivers
v0x2653ed0_0 .net "cout_0", 0 0, L_0x27d1880;  1 drivers
v0x2653f70_0 .net "cout_1", 0 0, L_0x27d18f0;  1 drivers
v0x2652c50_0 .net "cout_2", 0 0, L_0x27d1960;  1 drivers
v0x26519d0_0 .net "in0", 0 0, L_0x27d1c60;  1 drivers
v0x2651a90_0 .net "in1", 0 0, L_0x27d1d00;  1 drivers
v0x2650750_0 .net "sum", 0 0, L_0x27d1bf0;  1 drivers
S_0x264f4d0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d1e30 .functor AND 1, L_0x27d21c0, L_0x27d22f0, C4<1>, C4<1>;
L_0x27d1ea0 .functor AND 1, L_0x27d22f0, L_0x27d1ae0, C4<1>, C4<1>;
L_0x27d1fa0 .functor AND 1, L_0x27d21c0, L_0x27d1ae0, C4<1>, C4<1>;
L_0x27d2010 .functor OR 1, L_0x27d1e30, L_0x27d1ea0, L_0x27d1fa0, C4<0>;
L_0x27d2150 .functor XOR 1, L_0x27d21c0, L_0x27d22f0, L_0x27d1ae0, C4<0>;
v0x264b850_0 .net "cin", 0 0, L_0x27d1ae0;  alias, 1 drivers
v0x264b8f0_0 .net "cout", 0 0, L_0x27d2010;  alias, 1 drivers
v0x264a5d0_0 .net "cout_0", 0 0, L_0x27d1e30;  1 drivers
v0x264a670_0 .net "cout_1", 0 0, L_0x27d1ea0;  1 drivers
v0x2649350_0 .net "cout_2", 0 0, L_0x27d1fa0;  1 drivers
v0x26480d0_0 .net "in0", 0 0, L_0x27d21c0;  1 drivers
v0x2648190_0 .net "in1", 0 0, L_0x27d22f0;  1 drivers
v0x2646e50_0 .net "sum", 0 0, L_0x27d2150;  1 drivers
S_0x2645bd0 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d2450 .functor AND 1, L_0x27d2880, L_0x27d29b0, C4<1>, C4<1>;
L_0x27d24c0 .functor AND 1, L_0x27d29b0, L_0x27d2010, C4<1>, C4<1>;
L_0x27d2610 .functor AND 1, L_0x27d2880, L_0x27d2010, C4<1>, C4<1>;
L_0x27d2680 .functor OR 1, L_0x27d2450, L_0x27d24c0, L_0x27d2610, C4<0>;
L_0x27d2810 .functor XOR 1, L_0x27d2880, L_0x27d29b0, L_0x27d2010, C4<0>;
v0x26431c0_0 .net "cin", 0 0, L_0x27d2010;  alias, 1 drivers
v0x2641ec0_0 .net "cout", 0 0, L_0x27d2680;  alias, 1 drivers
v0x2641f80_0 .net "cout_0", 0 0, L_0x27d2450;  1 drivers
v0x2640c40_0 .net "cout_1", 0 0, L_0x27d24c0;  1 drivers
v0x2640d00_0 .net "cout_2", 0 0, L_0x27d2610;  1 drivers
v0x263f9c0_0 .net "in0", 0 0, L_0x27d2880;  1 drivers
v0x263fa60_0 .net "in1", 0 0, L_0x27d29b0;  1 drivers
v0x263e740_0 .net "sum", 0 0, L_0x27d2810;  1 drivers
S_0x263d4c0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d2ae0 .functor AND 1, L_0x27d2e70, L_0x27d3030, C4<1>, C4<1>;
L_0x27d2b50 .functor AND 1, L_0x27d3030, L_0x27d2680, C4<1>, C4<1>;
L_0x27d2c50 .functor AND 1, L_0x27d2e70, L_0x27d2680, C4<1>, C4<1>;
L_0x27d2cc0 .functor OR 1, L_0x27d2ae0, L_0x27d2b50, L_0x27d2c50, C4<0>;
L_0x27d2e00 .functor XOR 1, L_0x27d2e70, L_0x27d3030, L_0x27d2680, C4<0>;
v0x263c310_0 .net "cin", 0 0, L_0x27d2680;  alias, 1 drivers
v0x262efd0_0 .net "cout", 0 0, L_0x27d2cc0;  alias, 1 drivers
v0x262f090_0 .net "cout_0", 0 0, L_0x27d2ae0;  1 drivers
v0x262dd50_0 .net "cout_1", 0 0, L_0x27d2b50;  1 drivers
v0x262de10_0 .net "cout_2", 0 0, L_0x27d2c50;  1 drivers
v0x262cb40_0 .net "in0", 0 0, L_0x27d2e70;  1 drivers
v0x262b850_0 .net "in1", 0 0, L_0x27d3030;  1 drivers
v0x262b910_0 .net "sum", 0 0, L_0x27d2e00;  1 drivers
S_0x262a5d0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d3240 .functor AND 1, L_0x27d3590, L_0x27d36c0, C4<1>, C4<1>;
L_0x27d32e0 .functor AND 1, L_0x27d36c0, L_0x27d2cc0, C4<1>, C4<1>;
L_0x27d3410 .functor AND 1, L_0x27d3590, L_0x27d2cc0, C4<1>, C4<1>;
L_0x27d3480 .functor OR 1, L_0x27d3240, L_0x27d32e0, L_0x27d3410, C4<0>;
L_0x27d3520 .functor XOR 1, L_0x27d3590, L_0x27d36c0, L_0x27d2cc0, C4<0>;
v0x2629420_0 .net "cin", 0 0, L_0x27d2cc0;  alias, 1 drivers
v0x26256d0_0 .net "cout", 0 0, L_0x27d3480;  alias, 1 drivers
v0x2625770_0 .net "cout_0", 0 0, L_0x27d3240;  1 drivers
v0x2624450_0 .net "cout_1", 0 0, L_0x27d32e0;  1 drivers
v0x2624510_0 .net "cout_2", 0 0, L_0x27d3410;  1 drivers
v0x26231d0_0 .net "in0", 0 0, L_0x27d3590;  1 drivers
v0x2623270_0 .net "in1", 0 0, L_0x27d36c0;  1 drivers
v0x2621f50_0 .net "sum", 0 0, L_0x27d3520;  1 drivers
S_0x2620cd0 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d37f0 .functor AND 1, L_0x27d3bc0, L_0x27d3cf0, C4<1>, C4<1>;
L_0x27d38c0 .functor AND 1, L_0x27d3cf0, L_0x27d3480, C4<1>, C4<1>;
L_0x27d39f0 .functor AND 1, L_0x27d3bc0, L_0x27d3480, C4<1>, C4<1>;
L_0x27d3a60 .functor OR 1, L_0x27d37f0, L_0x27d38c0, L_0x27d39f0, C4<0>;
L_0x27d3b50 .functor XOR 1, L_0x27d3bc0, L_0x27d3cf0, L_0x27d3480, C4<0>;
v0x261fb20_0 .net "cin", 0 0, L_0x27d3480;  alias, 1 drivers
v0x261cfc0_0 .net "cout", 0 0, L_0x27d3a60;  alias, 1 drivers
v0x261d080_0 .net "cout_0", 0 0, L_0x27d37f0;  1 drivers
v0x261bd40_0 .net "cout_1", 0 0, L_0x27d38c0;  1 drivers
v0x261be00_0 .net "cout_2", 0 0, L_0x27d39f0;  1 drivers
v0x261ab30_0 .net "in0", 0 0, L_0x27d3bc0;  1 drivers
v0x2619840_0 .net "in1", 0 0, L_0x27d3cf0;  1 drivers
v0x2619900_0 .net "sum", 0 0, L_0x27d3b50;  1 drivers
S_0x26185c0 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d3e90 .functor AND 1, L_0x27d42b0, L_0x27d43e0, C4<1>, C4<1>;
L_0x27d3f60 .functor AND 1, L_0x27d43e0, L_0x27d3a60, C4<1>, C4<1>;
L_0x27d4090 .functor AND 1, L_0x27d42b0, L_0x27d3a60, C4<1>, C4<1>;
L_0x27d4100 .functor OR 1, L_0x27d3e90, L_0x27d3f60, L_0x27d4090, C4<0>;
L_0x27d4240 .functor XOR 1, L_0x27d42b0, L_0x27d43e0, L_0x27d3a60, C4<0>;
v0x26173c0_0 .net "cin", 0 0, L_0x27d3a60;  alias, 1 drivers
v0x26160c0_0 .net "cout", 0 0, L_0x27d4100;  alias, 1 drivers
v0x2616160_0 .net "cout_0", 0 0, L_0x27d3e90;  1 drivers
v0x26a5970_0 .net "cout_1", 0 0, L_0x27d3f60;  1 drivers
v0x26a5a30_0 .net "cout_2", 0 0, L_0x27d4090;  1 drivers
v0x26a46f0_0 .net "in0", 0 0, L_0x27d42b0;  1 drivers
v0x26a47b0_0 .net "in1", 0 0, L_0x27d43e0;  1 drivers
v0x26a3470_0 .net "sum", 0 0, L_0x27d4240;  1 drivers
S_0x26a21f0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x25c28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d3e20 .functor AND 1, L_0x27d4890, L_0x27d4ad0, C4<1>, C4<1>;
L_0x27d4540 .functor AND 1, L_0x27d4ad0, L_0x27d4100, C4<1>, C4<1>;
L_0x27d4670 .functor AND 1, L_0x27d4890, L_0x27d4100, C4<1>, C4<1>;
L_0x27d46e0 .functor OR 1, L_0x27d3e20, L_0x27d4540, L_0x27d4670, C4<0>;
L_0x27d4820 .functor XOR 1, L_0x27d4890, L_0x27d4ad0, L_0x27d4100, C4<0>;
v0x26a1040_0 .net "cin", 0 0, L_0x27d4100;  alias, 1 drivers
v0x269fcf0_0 .net "cout", 0 0, L_0x27d46e0;  alias, 1 drivers
v0x269fdd0_0 .net "cout_0", 0 0, L_0x27d3e20;  1 drivers
v0x269c070_0 .net "cout_1", 0 0, L_0x27d4540;  1 drivers
v0x269c110_0 .net "cout_2", 0 0, L_0x27d4670;  1 drivers
v0x269adf0_0 .net "in0", 0 0, L_0x27d4890;  1 drivers
v0x269ae90_0 .net "in1", 0 0, L_0x27d4ad0;  1 drivers
v0x2699b70_0 .net "sum", 0 0, L_0x27d4820;  1 drivers
S_0x268dce0 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x25c4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2635ae0_0 .net "carry0", 0 0, L_0x27d5360;  1 drivers
v0x2635ba0_0 .net "carry1", 0 0, L_0x27d5a00;  1 drivers
v0x2634a30_0 .net "carry2", 0 0, L_0x27d6050;  1 drivers
v0x2634ad0_0 .net "carry3", 0 0, L_0x27d66c0;  1 drivers
v0x2633980_0 .net "carry4", 0 0, L_0x27d6eb0;  1 drivers
v0x26328d0_0 .net "carry5", 0 0, L_0x27d7490;  1 drivers
v0x26329c0_0 .net "carry6", 0 0, L_0x27d7b30;  1 drivers
L_0x7fe243683570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2630250_0 .net "cin", 0 0, L_0x7fe243683570;  1 drivers
v0x26302f0_0 .net "cout", 0 0, L_0x27d8140;  alias, 1 drivers
v0x2626950_0 .net "in0", 7 0, L_0x27d8ad0;  1 drivers
v0x26269f0_0 .net "in1", 7 0, L_0x27d8bc0;  1 drivers
v0x26af690_0 .net "sum", 7 0, L_0x27d8800;  alias, 1 drivers
L_0x27d5530 .part L_0x27d8ad0, 0, 1;
L_0x27d5660 .part L_0x27d8bc0, 0, 1;
L_0x27d5b60 .part L_0x27d8ad0, 1, 1;
L_0x27d5c90 .part L_0x27d8bc0, 1, 1;
L_0x27d6250 .part L_0x27d8ad0, 2, 1;
L_0x27d6380 .part L_0x27d8bc0, 2, 1;
L_0x27d6870 .part L_0x27d8ad0, 3, 1;
L_0x27d6a30 .part L_0x27d8bc0, 3, 1;
L_0x27d6fc0 .part L_0x27d8ad0, 4, 1;
L_0x27d70f0 .part L_0x27d8bc0, 4, 1;
L_0x27d75f0 .part L_0x27d8ad0, 5, 1;
L_0x27d7720 .part L_0x27d8bc0, 5, 1;
L_0x27d7ce0 .part L_0x27d8ad0, 6, 1;
L_0x27d7e10 .part L_0x27d8bc0, 6, 1;
L_0x27d8380 .part L_0x27d8ad0, 7, 1;
L_0x27d85c0 .part L_0x27d8bc0, 7, 1;
LS_0x27d8800_0_0 .concat8 [ 1 1 1 1], L_0x27d54c0, L_0x27d5af0, L_0x27d61e0, L_0x27d6800;
LS_0x27d8800_0_4 .concat8 [ 1 1 1 1], L_0x27d6f50, L_0x27d7580, L_0x27d7c70, L_0x27d8310;
L_0x27d8800 .concat8 [ 4 4 0 0], LS_0x27d8800_0_0, LS_0x27d8800_0_4;
S_0x267f6e0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d5120 .functor AND 1, L_0x27d5530, L_0x27d5660, C4<1>, C4<1>;
L_0x27d5190 .functor AND 1, L_0x27d5660, L_0x7fe243683570, C4<1>, C4<1>;
L_0x27d52a0 .functor AND 1, L_0x27d5530, L_0x7fe243683570, C4<1>, C4<1>;
L_0x27d5360 .functor OR 1, L_0x27d5120, L_0x27d5190, L_0x27d52a0, C4<0>;
L_0x27d54c0 .functor XOR 1, L_0x27d5530, L_0x27d5660, L_0x7fe243683570, C4<0>;
v0x268cb60_0 .net "cin", 0 0, L_0x7fe243683570;  alias, 1 drivers
v0x267e460_0 .net "cout", 0 0, L_0x27d5360;  alias, 1 drivers
v0x267e540_0 .net "cout_0", 0 0, L_0x27d5120;  1 drivers
v0x267d1e0_0 .net "cout_1", 0 0, L_0x27d5190;  1 drivers
v0x267d280_0 .net "cout_2", 0 0, L_0x27d52a0;  1 drivers
v0x267bf60_0 .net "in0", 0 0, L_0x27d5530;  1 drivers
v0x267c000_0 .net "in1", 0 0, L_0x27d5660;  1 drivers
v0x267ace0_0 .net "sum", 0 0, L_0x27d54c0;  1 drivers
S_0x2679a60 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d5790 .functor AND 1, L_0x27d5b60, L_0x27d5c90, C4<1>, C4<1>;
L_0x27d5860 .functor AND 1, L_0x27d5c90, L_0x27d5360, C4<1>, C4<1>;
L_0x27d5990 .functor AND 1, L_0x27d5b60, L_0x27d5360, C4<1>, C4<1>;
L_0x27d5a00 .functor OR 1, L_0x27d5790, L_0x27d5860, L_0x27d5990, C4<0>;
L_0x27d5af0 .functor XOR 1, L_0x27d5b60, L_0x27d5c90, L_0x27d5360, C4<0>;
v0x2675eb0_0 .net "cin", 0 0, L_0x27d5360;  alias, 1 drivers
v0x2674b60_0 .net "cout", 0 0, L_0x27d5a00;  alias, 1 drivers
v0x2674c20_0 .net "cout_0", 0 0, L_0x27d5790;  1 drivers
v0x26738e0_0 .net "cout_1", 0 0, L_0x27d5860;  1 drivers
v0x26739a0_0 .net "cout_2", 0 0, L_0x27d5990;  1 drivers
v0x26726d0_0 .net "in0", 0 0, L_0x27d5b60;  1 drivers
v0x26713e0_0 .net "in1", 0 0, L_0x27d5c90;  1 drivers
v0x26714a0_0 .net "sum", 0 0, L_0x27d5af0;  1 drivers
S_0x2670160 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d5df0 .functor AND 1, L_0x27d6250, L_0x27d6380, C4<1>, C4<1>;
L_0x27d5e60 .functor AND 1, L_0x27d6380, L_0x27d5a00, C4<1>, C4<1>;
L_0x27d5fe0 .functor AND 1, L_0x27d6250, L_0x27d5a00, C4<1>, C4<1>;
L_0x27d6050 .functor OR 1, L_0x27d5df0, L_0x27d5e60, L_0x27d5fe0, C4<0>;
L_0x27d61e0 .functor XOR 1, L_0x27d6250, L_0x27d6380, L_0x27d5a00, C4<0>;
v0x266d750_0 .net "cin", 0 0, L_0x27d5a00;  alias, 1 drivers
v0x266c450_0 .net "cout", 0 0, L_0x27d6050;  alias, 1 drivers
v0x266c4f0_0 .net "cout_0", 0 0, L_0x27d5df0;  1 drivers
v0x266b1d0_0 .net "cout_1", 0 0, L_0x27d5e60;  1 drivers
v0x266b290_0 .net "cout_2", 0 0, L_0x27d5fe0;  1 drivers
v0x2669f50_0 .net "in0", 0 0, L_0x27d6250;  1 drivers
v0x266a010_0 .net "in1", 0 0, L_0x27d6380;  1 drivers
v0x2668cd0_0 .net "sum", 0 0, L_0x27d61e0;  1 drivers
S_0x2667a50 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d64b0 .functor AND 1, L_0x27d6870, L_0x27d6a30, C4<1>, C4<1>;
L_0x27d6520 .functor AND 1, L_0x27d6a30, L_0x27d6050, C4<1>, C4<1>;
L_0x27d6650 .functor AND 1, L_0x27d6870, L_0x27d6050, C4<1>, C4<1>;
L_0x27d66c0 .functor OR 1, L_0x27d64b0, L_0x27d6520, L_0x27d6650, C4<0>;
L_0x27d6800 .functor XOR 1, L_0x27d6870, L_0x27d6a30, L_0x27d6050, C4<0>;
v0x26668a0_0 .net "cin", 0 0, L_0x27d6050;  alias, 1 drivers
v0x26bb050_0 .net "cout", 0 0, L_0x27d66c0;  alias, 1 drivers
v0x26bb130_0 .net "cout_0", 0 0, L_0x27d64b0;  1 drivers
v0x26b8350_0 .net "cout_1", 0 0, L_0x27d6520;  1 drivers
v0x26b83f0_0 .net "cout_2", 0 0, L_0x27d6650;  1 drivers
v0x26b71c0_0 .net "in0", 0 0, L_0x27d6870;  1 drivers
v0x26b7280_0 .net "in1", 0 0, L_0x27d6a30;  1 drivers
v0x26b5fd0_0 .net "sum", 0 0, L_0x27d6800;  1 drivers
S_0x26b5170 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d6c40 .functor AND 1, L_0x27d6fc0, L_0x27d70f0, C4<1>, C4<1>;
L_0x27d6d10 .functor AND 1, L_0x27d70f0, L_0x27d66c0, C4<1>, C4<1>;
L_0x27d6e40 .functor AND 1, L_0x27d6fc0, L_0x27d66c0, C4<1>, C4<1>;
L_0x27d6eb0 .functor OR 1, L_0x27d6c40, L_0x27d6d10, L_0x27d6e40, C4<0>;
L_0x27d6f50 .functor XOR 1, L_0x27d6fc0, L_0x27d70f0, L_0x27d66c0, C4<0>;
v0x25f6db0_0 .net "cin", 0 0, L_0x27d66c0;  alias, 1 drivers
v0x25e2eb0_0 .net "cout", 0 0, L_0x27d6eb0;  alias, 1 drivers
v0x25e2f70_0 .net "cout_0", 0 0, L_0x27d6c40;  1 drivers
v0x25e1e00_0 .net "cout_1", 0 0, L_0x27d6d10;  1 drivers
v0x25e1ec0_0 .net "cout_2", 0 0, L_0x27d6e40;  1 drivers
v0x25e0d50_0 .net "in0", 0 0, L_0x27d6fc0;  1 drivers
v0x25e0e10_0 .net "in1", 0 0, L_0x27d70f0;  1 drivers
v0x25dfca0_0 .net "sum", 0 0, L_0x27d6f50;  1 drivers
S_0x25debf0 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d7220 .functor AND 1, L_0x27d75f0, L_0x27d7720, C4<1>, C4<1>;
L_0x27d72f0 .functor AND 1, L_0x27d7720, L_0x27d6eb0, C4<1>, C4<1>;
L_0x27d7420 .functor AND 1, L_0x27d75f0, L_0x27d6eb0, C4<1>, C4<1>;
L_0x27d7490 .functor OR 1, L_0x27d7220, L_0x27d72f0, L_0x27d7420, C4<0>;
L_0x27d7580 .functor XOR 1, L_0x27d75f0, L_0x27d7720, L_0x27d6eb0, C4<0>;
v0x25ddbc0_0 .net "cin", 0 0, L_0x27d6eb0;  alias, 1 drivers
v0x25dca90_0 .net "cout", 0 0, L_0x27d7490;  alias, 1 drivers
v0x25dcb50_0 .net "cout_0", 0 0, L_0x27d7220;  1 drivers
v0x25da410_0 .net "cout_1", 0 0, L_0x27d72f0;  1 drivers
v0x25da4d0_0 .net "cout_2", 0 0, L_0x27d7420;  1 drivers
v0x25d0b10_0 .net "in0", 0 0, L_0x27d75f0;  1 drivers
v0x25d0bd0_0 .net "in1", 0 0, L_0x27d7720;  1 drivers
v0x265ee70_0 .net "sum", 0 0, L_0x27d7580;  1 drivers
S_0x265ddc0 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d78c0 .functor AND 1, L_0x27d7ce0, L_0x27d7e10, C4<1>, C4<1>;
L_0x27d7990 .functor AND 1, L_0x27d7e10, L_0x27d7490, C4<1>, C4<1>;
L_0x27d7ac0 .functor AND 1, L_0x27d7ce0, L_0x27d7490, C4<1>, C4<1>;
L_0x27d7b30 .functor OR 1, L_0x27d78c0, L_0x27d7990, L_0x27d7ac0, C4<0>;
L_0x27d7c70 .functor XOR 1, L_0x27d7ce0, L_0x27d7e10, L_0x27d7490, C4<0>;
v0x265cd10_0 .net "cin", 0 0, L_0x27d7490;  alias, 1 drivers
v0x265ce00_0 .net "cout", 0 0, L_0x27d7b30;  alias, 1 drivers
v0x265bc60_0 .net "cout_0", 0 0, L_0x27d78c0;  1 drivers
v0x265bd30_0 .net "cout_1", 0 0, L_0x27d7990;  1 drivers
v0x265abb0_0 .net "cout_2", 0 0, L_0x27d7ac0;  1 drivers
v0x265ac70_0 .net "in0", 0 0, L_0x27d7ce0;  1 drivers
v0x2659b00_0 .net "in1", 0 0, L_0x27d7e10;  1 drivers
v0x2659bc0_0 .net "sum", 0 0, L_0x27d7c70;  1 drivers
S_0x2658a50 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x268dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d7850 .functor AND 1, L_0x27d8380, L_0x27d85c0, C4<1>, C4<1>;
L_0x27d7fa0 .functor AND 1, L_0x27d85c0, L_0x27d7b30, C4<1>, C4<1>;
L_0x27d80d0 .functor AND 1, L_0x27d8380, L_0x27d7b30, C4<1>, C4<1>;
L_0x27d8140 .functor OR 1, L_0x27d7850, L_0x27d7fa0, L_0x27d80d0, C4<0>;
L_0x27d8310 .functor XOR 1, L_0x27d8380, L_0x27d85c0, L_0x27d7b30, C4<0>;
v0x2656450_0 .net "cin", 0 0, L_0x27d7b30;  alias, 1 drivers
v0x264cad0_0 .net "cout", 0 0, L_0x27d8140;  alias, 1 drivers
v0x264cb90_0 .net "cout_0", 0 0, L_0x27d7850;  1 drivers
v0x2638cf0_0 .net "cout_1", 0 0, L_0x27d7fa0;  1 drivers
v0x2638db0_0 .net "cout_2", 0 0, L_0x27d80d0;  1 drivers
v0x2637c40_0 .net "in0", 0 0, L_0x27d8380;  1 drivers
v0x2637d00_0 .net "in1", 0 0, L_0x27d85c0;  1 drivers
v0x2636b90_0 .net "sum", 0 0, L_0x27d8310;  1 drivers
S_0x26ae5e0 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x25c4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x23d3540_0 .net "carry0", 0 0, L_0x27d8ef0;  1 drivers
v0x23f4890_0 .net "carry1", 0 0, L_0x27d9500;  1 drivers
v0x23f49a0_0 .net "carry2", 0 0, L_0x27d9b20;  1 drivers
v0x23f4a90_0 .net "carry3", 0 0, L_0x27da1c0;  1 drivers
v0x23f4b80_0 .net "carry4", 0 0, L_0x27da9b0;  1 drivers
v0x23e53f0_0 .net "carry5", 0 0, L_0x27daf90;  1 drivers
v0x23e5490_0 .net "carry6", 0 0, L_0x27db630;  1 drivers
L_0x7fe2436835b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23e5580_0 .net "cin", 0 0, L_0x7fe2436835b8;  1 drivers
v0x23e5620_0 .net "cout", 0 0, L_0x27dbc40;  alias, 1 drivers
v0x23e56c0_0 .net "in0", 7 0, L_0x27dc580;  1 drivers
v0x23e5760_0 .net "in1", 7 0, L_0x27dc620;  1 drivers
v0x23d6870_0 .net "sum", 7 0, L_0x27dc2b0;  alias, 1 drivers
L_0x27d90c0 .part L_0x27dc580, 0, 1;
L_0x27d91f0 .part L_0x27dc620, 0, 1;
L_0x27d9660 .part L_0x27dc580, 1, 1;
L_0x27d9790 .part L_0x27dc620, 1, 1;
L_0x27d9d20 .part L_0x27dc580, 2, 1;
L_0x27d9e50 .part L_0x27dc620, 2, 1;
L_0x27da370 .part L_0x27dc580, 3, 1;
L_0x27da530 .part L_0x27dc620, 3, 1;
L_0x27daac0 .part L_0x27dc580, 4, 1;
L_0x27dabf0 .part L_0x27dc620, 4, 1;
L_0x27db0f0 .part L_0x27dc580, 5, 1;
L_0x27db220 .part L_0x27dc620, 5, 1;
L_0x27db7e0 .part L_0x27dc580, 6, 1;
L_0x27db910 .part L_0x27dc620, 6, 1;
L_0x27dbe30 .part L_0x27dc580, 7, 1;
L_0x27dc070 .part L_0x27dc620, 7, 1;
LS_0x27dc2b0_0_0 .concat8 [ 1 1 1 1], L_0x27d9050, L_0x27d95f0, L_0x27d9cb0, L_0x27da300;
LS_0x27dc2b0_0_4 .concat8 [ 1 1 1 1], L_0x27daa50, L_0x27db080, L_0x27db770, L_0x27dbdc0;
L_0x27dc2b0 .concat8 [ 4 4 0 0], LS_0x27dc2b0_0_0, LS_0x27dc2b0_0_4;
S_0x26ad530 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d8cb0 .functor AND 1, L_0x27d90c0, L_0x27d91f0, C4<1>, C4<1>;
L_0x27d8d20 .functor AND 1, L_0x27d91f0, L_0x7fe2436835b8, C4<1>, C4<1>;
L_0x27d8e30 .functor AND 1, L_0x27d90c0, L_0x7fe2436835b8, C4<1>, C4<1>;
L_0x27d8ef0 .functor OR 1, L_0x27d8cb0, L_0x27d8d20, L_0x27d8e30, C4<0>;
L_0x27d9050 .functor XOR 1, L_0x27d90c0, L_0x27d91f0, L_0x7fe2436835b8, C4<0>;
v0x26ac500_0 .net "cin", 0 0, L_0x7fe2436835b8;  alias, 1 drivers
v0x26ab3d0_0 .net "cout", 0 0, L_0x27d8ef0;  alias, 1 drivers
v0x26ab4b0_0 .net "cout_0", 0 0, L_0x27d8cb0;  1 drivers
v0x26aa320_0 .net "cout_1", 0 0, L_0x27d8d20;  1 drivers
v0x26aa3e0_0 .net "cout_2", 0 0, L_0x27d8e30;  1 drivers
v0x26a9270_0 .net "in0", 0 0, L_0x27d90c0;  1 drivers
v0x26a9330_0 .net "in1", 0 0, L_0x27d91f0;  1 drivers
v0x26a6bf0_0 .net "sum", 0 0, L_0x27d9050;  1 drivers
S_0x269d2f0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d9320 .functor AND 1, L_0x27d9660, L_0x27d9790, C4<1>, C4<1>;
L_0x27d9390 .functor AND 1, L_0x27d9790, L_0x27d8ef0, C4<1>, C4<1>;
L_0x27d9490 .functor AND 1, L_0x27d9660, L_0x27d8ef0, C4<1>, C4<1>;
L_0x27d9500 .functor OR 1, L_0x27d9320, L_0x27d9390, L_0x27d9490, C4<0>;
L_0x27d95f0 .functor XOR 1, L_0x27d9660, L_0x27d9790, L_0x27d8ef0, C4<0>;
v0x2689480_0 .net "cin", 0 0, L_0x27d8ef0;  alias, 1 drivers
v0x2689520_0 .net "cout", 0 0, L_0x27d9500;  alias, 1 drivers
v0x2688350_0 .net "cout_0", 0 0, L_0x27d9320;  1 drivers
v0x2688420_0 .net "cout_1", 0 0, L_0x27d9390;  1 drivers
v0x26872a0_0 .net "cout_2", 0 0, L_0x27d9490;  1 drivers
v0x2687360_0 .net "in0", 0 0, L_0x27d9660;  1 drivers
v0x26861f0_0 .net "in1", 0 0, L_0x27d9790;  1 drivers
v0x26862b0_0 .net "sum", 0 0, L_0x27d95f0;  1 drivers
S_0x2685140 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d98f0 .functor AND 1, L_0x27d9d20, L_0x27d9e50, C4<1>, C4<1>;
L_0x27d9960 .functor AND 1, L_0x27d9e50, L_0x27d9500, C4<1>, C4<1>;
L_0x27d9ab0 .functor AND 1, L_0x27d9d20, L_0x27d9500, C4<1>, C4<1>;
L_0x27d9b20 .functor OR 1, L_0x27d98f0, L_0x27d9960, L_0x27d9ab0, C4<0>;
L_0x27d9cb0 .functor XOR 1, L_0x27d9d20, L_0x27d9e50, L_0x27d9500, C4<0>;
v0x2684110_0 .net "cin", 0 0, L_0x27d9500;  alias, 1 drivers
v0x2682fe0_0 .net "cout", 0 0, L_0x27d9b20;  alias, 1 drivers
v0x26830a0_0 .net "cout_0", 0 0, L_0x27d98f0;  1 drivers
v0x2680960_0 .net "cout_1", 0 0, L_0x27d9960;  1 drivers
v0x2680a20_0 .net "cout_2", 0 0, L_0x27d9ab0;  1 drivers
v0x2677060_0 .net "in0", 0 0, L_0x27d9d20;  1 drivers
v0x2677120_0 .net "in1", 0 0, L_0x27d9e50;  1 drivers
v0x25e4100_0 .net "sum", 0 0, L_0x27d9cb0;  1 drivers
S_0x2639f40 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27d9f80 .functor AND 1, L_0x27da370, L_0x27da530, C4<1>, C4<1>;
L_0x27da020 .functor AND 1, L_0x27da530, L_0x27d9b20, C4<1>, C4<1>;
L_0x27da150 .functor AND 1, L_0x27da370, L_0x27d9b20, C4<1>, C4<1>;
L_0x27da1c0 .functor OR 1, L_0x27d9f80, L_0x27da020, L_0x27da150, C4<0>;
L_0x27da300 .functor XOR 1, L_0x27da370, L_0x27da530, L_0x27d9b20, C4<0>;
v0x268a650_0 .net "cin", 0 0, L_0x27d9b20;  alias, 1 drivers
v0x268a740_0 .net "cout", 0 0, L_0x27da1c0;  alias, 1 drivers
v0x23ba260_0 .net "cout_0", 0 0, L_0x27d9f80;  1 drivers
v0x23ba330_0 .net "cout_1", 0 0, L_0x27da020;  1 drivers
v0x23ba3f0_0 .net "cout_2", 0 0, L_0x27da150;  1 drivers
v0x23ba4b0_0 .net "in0", 0 0, L_0x27da370;  1 drivers
v0x23ba570_0 .net "in1", 0 0, L_0x27da530;  1 drivers
v0x23ba630_0 .net "sum", 0 0, L_0x27da300;  1 drivers
S_0x2322e60 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27da740 .functor AND 1, L_0x27daac0, L_0x27dabf0, C4<1>, C4<1>;
L_0x27da810 .functor AND 1, L_0x27dabf0, L_0x27da1c0, C4<1>, C4<1>;
L_0x27da940 .functor AND 1, L_0x27daac0, L_0x27da1c0, C4<1>, C4<1>;
L_0x27da9b0 .functor OR 1, L_0x27da740, L_0x27da810, L_0x27da940, C4<0>;
L_0x27daa50 .functor XOR 1, L_0x27daac0, L_0x27dabf0, L_0x27da1c0, C4<0>;
v0x2323110_0 .net "cin", 0 0, L_0x27da1c0;  alias, 1 drivers
v0x23231b0_0 .net "cout", 0 0, L_0x27da9b0;  alias, 1 drivers
v0x23c1ef0_0 .net "cout_0", 0 0, L_0x27da740;  1 drivers
v0x23c1fc0_0 .net "cout_1", 0 0, L_0x27da810;  1 drivers
v0x23c2080_0 .net "cout_2", 0 0, L_0x27da940;  1 drivers
v0x23c2190_0 .net "in0", 0 0, L_0x27daac0;  1 drivers
v0x23c2250_0 .net "in1", 0 0, L_0x27dabf0;  1 drivers
v0x23a5880_0 .net "sum", 0 0, L_0x27daa50;  1 drivers
S_0x23a5a00 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27dad20 .functor AND 1, L_0x27db0f0, L_0x27db220, C4<1>, C4<1>;
L_0x27dadf0 .functor AND 1, L_0x27db220, L_0x27da9b0, C4<1>, C4<1>;
L_0x27daf20 .functor AND 1, L_0x27db0f0, L_0x27da9b0, C4<1>, C4<1>;
L_0x27daf90 .functor OR 1, L_0x27dad20, L_0x27dadf0, L_0x27daf20, C4<0>;
L_0x27db080 .functor XOR 1, L_0x27db0f0, L_0x27db220, L_0x27da9b0, C4<0>;
v0x23a5c60_0 .net "cin", 0 0, L_0x27da9b0;  alias, 1 drivers
v0x23c90d0_0 .net "cout", 0 0, L_0x27daf90;  alias, 1 drivers
v0x23c9170_0 .net "cout_0", 0 0, L_0x27dad20;  1 drivers
v0x23c9240_0 .net "cout_1", 0 0, L_0x27dadf0;  1 drivers
v0x23c9300_0 .net "cout_2", 0 0, L_0x27daf20;  1 drivers
v0x23c9410_0 .net "in0", 0 0, L_0x27db0f0;  1 drivers
v0x23d19d0_0 .net "in1", 0 0, L_0x27db220;  1 drivers
v0x23d1a90_0 .net "sum", 0 0, L_0x27db080;  1 drivers
S_0x23d1c10 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27db3c0 .functor AND 1, L_0x27db7e0, L_0x27db910, C4<1>, C4<1>;
L_0x27db490 .functor AND 1, L_0x27db910, L_0x27daf90, C4<1>, C4<1>;
L_0x27db5c0 .functor AND 1, L_0x27db7e0, L_0x27daf90, C4<1>, C4<1>;
L_0x27db630 .functor OR 1, L_0x27db3c0, L_0x27db490, L_0x27db5c0, C4<0>;
L_0x27db770 .functor XOR 1, L_0x27db7e0, L_0x27db910, L_0x27daf90, C4<0>;
v0x23ae400_0 .net "cin", 0 0, L_0x27daf90;  alias, 1 drivers
v0x23ae4f0_0 .net "cout", 0 0, L_0x27db630;  alias, 1 drivers
v0x23ae5b0_0 .net "cout_0", 0 0, L_0x27db3c0;  1 drivers
v0x23ae680_0 .net "cout_1", 0 0, L_0x27db490;  1 drivers
v0x23ae740_0 .net "cout_2", 0 0, L_0x27db5c0;  1 drivers
v0x23c3560_0 .net "in0", 0 0, L_0x27db7e0;  1 drivers
v0x23c3620_0 .net "in1", 0 0, L_0x27db910;  1 drivers
v0x23c36e0_0 .net "sum", 0 0, L_0x27db770;  1 drivers
S_0x23b05a0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x26ae5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27db350 .functor AND 1, L_0x27dbe30, L_0x27dc070, C4<1>, C4<1>;
L_0x27dbaa0 .functor AND 1, L_0x27dc070, L_0x27db630, C4<1>, C4<1>;
L_0x27dbbd0 .functor AND 1, L_0x27dbe30, L_0x27db630, C4<1>, C4<1>;
L_0x27dbc40 .functor OR 1, L_0x27db350, L_0x27dbaa0, L_0x27dbbd0, C4<0>;
L_0x27dbdc0 .functor XOR 1, L_0x27dbe30, L_0x27dc070, L_0x27db630, C4<0>;
v0x23b0800_0 .net "cin", 0 0, L_0x27db630;  alias, 1 drivers
v0x23b08c0_0 .net "cout", 0 0, L_0x27dbc40;  alias, 1 drivers
v0x23b0980_0 .net "cout_0", 0 0, L_0x27db350;  1 drivers
v0x23c3860_0 .net "cout_1", 0 0, L_0x27dbaa0;  1 drivers
v0x23c3920_0 .net "cout_2", 0 0, L_0x27dbbd0;  1 drivers
v0x23d3210_0 .net "in0", 0 0, L_0x27dbe30;  1 drivers
v0x23d32d0_0 .net "in1", 0 0, L_0x27dc070;  1 drivers
v0x23d3390_0 .net "sum", 0 0, L_0x27dbdc0;  1 drivers
S_0x23d6a10 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x25c4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x2707000_0 .net "in0", 7 0, L_0x27d8800;  alias, 1 drivers
v0x27070e0_0 .net "in1", 7 0, L_0x27dc2b0;  alias, 1 drivers
v0x27071b0_0 .net "out", 7 0, L_0x27df100;  1 drivers
v0x27072a0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
L_0x27dc970 .part L_0x27d8800, 0, 1;
L_0x27dca60 .part L_0x27dc2b0, 0, 1;
L_0x27dd000 .part L_0x27d8800, 1, 1;
L_0x27dd0f0 .part L_0x27dc2b0, 1, 1;
L_0x27dd4f0 .part L_0x27d8800, 2, 1;
L_0x27dd5e0 .part L_0x27dc2b0, 2, 1;
L_0x27dd9f0 .part L_0x27d8800, 3, 1;
L_0x27ddae0 .part L_0x27dc2b0, 3, 1;
L_0x27ddf00 .part L_0x27d8800, 4, 1;
L_0x27ddff0 .part L_0x27dc2b0, 4, 1;
L_0x27de4b0 .part L_0x27d8800, 5, 1;
L_0x27de5a0 .part L_0x27dc2b0, 5, 1;
L_0x27dea10 .part L_0x27d8800, 6, 1;
L_0x27deb00 .part L_0x27dc2b0, 6, 1;
L_0x27dee90 .part L_0x27d8800, 7, 1;
L_0x27def80 .part L_0x27dc2b0, 7, 1;
LS_0x27df100_0_0 .concat8 [ 1 1 1 1], L_0x27dc860, L_0x27dcef0, L_0x27dd3b0, L_0x27dd8b0;
LS_0x27df100_0_4 .concat8 [ 1 1 1 1], L_0x27dddc0, L_0x27de340, L_0x27de8a0, L_0x27ded20;
L_0x27df100 .concat8 [ 4 4 0 0], LS_0x27df100_0_0, LS_0x27df100_0_4;
S_0x23bd4b0 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27dc6c0 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27dc730 .functor AND 1, L_0x27dc6c0, L_0x27dc970, C4<1>, C4<1>;
L_0x27dc7f0 .functor AND 1, L_0x27d46e0, L_0x27dca60, C4<1>, C4<1>;
L_0x27dc860 .functor OR 1, L_0x27dc730, L_0x27dc7f0, C4<0>, C4<0>;
v0x23bd660_0 .net "in0", 0 0, L_0x27dc970;  1 drivers
v0x23bd740_0 .net "in1", 0 0, L_0x27dca60;  1 drivers
v0x23bd800_0 .net "minterm1", 0 0, L_0x27dc730;  1 drivers
v0x23d6ba0_0 .net "minterm2", 0 0, L_0x27dc7f0;  1 drivers
v0x23a25a0_0 .net "n_sel", 0 0, L_0x27dc6c0;  1 drivers
v0x23a26b0_0 .net "out", 0 0, L_0x27dc860;  1 drivers
v0x23a2790_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x23fb2f0 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27dcb90 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27dce10 .functor AND 1, L_0x27dcb90, L_0x27dd000, C4<1>, C4<1>;
L_0x27dce80 .functor AND 1, L_0x27d46e0, L_0x27dd0f0, C4<1>, C4<1>;
L_0x27dcef0 .functor OR 1, L_0x27dce10, L_0x27dce80, C4<0>, C4<0>;
v0x23fb4f0_0 .net "in0", 0 0, L_0x27dd000;  1 drivers
v0x23fb5b0_0 .net "in1", 0 0, L_0x27dd0f0;  1 drivers
v0x23fb670_0 .net "minterm1", 0 0, L_0x27dce10;  1 drivers
v0x23a2900_0 .net "minterm2", 0 0, L_0x27dce80;  1 drivers
v0x23562b0_0 .net "n_sel", 0 0, L_0x27dcb90;  1 drivers
v0x23563c0_0 .net "out", 0 0, L_0x27dcef0;  1 drivers
v0x23564a0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x23627a0 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27dd210 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27dd280 .functor AND 1, L_0x27dd210, L_0x27dd4f0, C4<1>, C4<1>;
L_0x27dd340 .functor AND 1, L_0x27d46e0, L_0x27dd5e0, C4<1>, C4<1>;
L_0x27dd3b0 .functor OR 1, L_0x27dd280, L_0x27dd340, C4<0>, C4<0>;
v0x2362980_0 .net "in0", 0 0, L_0x27dd4f0;  1 drivers
v0x2362a40_0 .net "in1", 0 0, L_0x27dd5e0;  1 drivers
v0x2362b00_0 .net "minterm1", 0 0, L_0x27dd280;  1 drivers
v0x23565c0_0 .net "minterm2", 0 0, L_0x27dd340;  1 drivers
v0x2356680_0 .net "n_sel", 0 0, L_0x27dd210;  1 drivers
v0x240ba10_0 .net "out", 0 0, L_0x27dd3b0;  1 drivers
v0x240bad0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x240bbf0 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27dd710 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27dd780 .functor AND 1, L_0x27dd710, L_0x27dd9f0, C4<1>, C4<1>;
L_0x27dd840 .functor AND 1, L_0x27d46e0, L_0x27ddae0, C4<1>, C4<1>;
L_0x27dd8b0 .functor OR 1, L_0x27dd780, L_0x27dd840, C4<0>, C4<0>;
v0x240bdf0_0 .net "in0", 0 0, L_0x27dd9f0;  1 drivers
v0x23c59f0_0 .net "in1", 0 0, L_0x27ddae0;  1 drivers
v0x23c5ab0_0 .net "minterm1", 0 0, L_0x27dd780;  1 drivers
v0x23c5b80_0 .net "minterm2", 0 0, L_0x27dd840;  1 drivers
v0x23c5c40_0 .net "n_sel", 0 0, L_0x27dd710;  1 drivers
v0x23c5d50_0 .net "out", 0 0, L_0x27dd8b0;  1 drivers
v0x2704dd0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x2704e70 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27ddc20 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27ddc90 .functor AND 1, L_0x27ddc20, L_0x27ddf00, C4<1>, C4<1>;
L_0x27ddd50 .functor AND 1, L_0x27d46e0, L_0x27ddff0, C4<1>, C4<1>;
L_0x27dddc0 .functor OR 1, L_0x27ddc90, L_0x27ddd50, C4<0>, C4<0>;
v0x2705000_0 .net "in0", 0 0, L_0x27ddf00;  1 drivers
v0x27050a0_0 .net "in1", 0 0, L_0x27ddff0;  1 drivers
v0x2705140_0 .net "minterm1", 0 0, L_0x27ddc90;  1 drivers
v0x27051e0_0 .net "minterm2", 0 0, L_0x27ddd50;  1 drivers
v0x2705280_0 .net "n_sel", 0 0, L_0x27ddc20;  1 drivers
v0x2705340_0 .net "out", 0 0, L_0x27dddc0;  1 drivers
v0x2705420_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x2705540 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27de1f0 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27de260 .functor AND 1, L_0x27de1f0, L_0x27de4b0, C4<1>, C4<1>;
L_0x27de2d0 .functor AND 1, L_0x27d46e0, L_0x27de5a0, C4<1>, C4<1>;
L_0x27de340 .functor OR 1, L_0x27de260, L_0x27de2d0, C4<0>, C4<0>;
v0x2705790_0 .net "in0", 0 0, L_0x27de4b0;  1 drivers
v0x2705870_0 .net "in1", 0 0, L_0x27de5a0;  1 drivers
v0x2705930_0 .net "minterm1", 0 0, L_0x27de260;  1 drivers
v0x2705a00_0 .net "minterm2", 0 0, L_0x27de2d0;  1 drivers
v0x2705ac0_0 .net "n_sel", 0 0, L_0x27de1f0;  1 drivers
v0x2705bd0_0 .net "out", 0 0, L_0x27de340;  1 drivers
v0x2705cb0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x2705dd0 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27de700 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27de770 .functor AND 1, L_0x27de700, L_0x27dea10, C4<1>, C4<1>;
L_0x27de830 .functor AND 1, L_0x27d46e0, L_0x27deb00, C4<1>, C4<1>;
L_0x27de8a0 .functor OR 1, L_0x27de770, L_0x27de830, C4<0>, C4<0>;
v0x2706020_0 .net "in0", 0 0, L_0x27dea10;  1 drivers
v0x2706100_0 .net "in1", 0 0, L_0x27deb00;  1 drivers
v0x27061c0_0 .net "minterm1", 0 0, L_0x27de770;  1 drivers
v0x2706290_0 .net "minterm2", 0 0, L_0x27de830;  1 drivers
v0x2706350_0 .net "n_sel", 0 0, L_0x27de700;  1 drivers
v0x2706460_0 .net "out", 0 0, L_0x27de8a0;  1 drivers
v0x2706540_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x2706770 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x23d6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27de690 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27debf0 .functor AND 1, L_0x27de690, L_0x27dee90, C4<1>, C4<1>;
L_0x27decb0 .functor AND 1, L_0x27d46e0, L_0x27def80, C4<1>, C4<1>;
L_0x27ded20 .functor OR 1, L_0x27debf0, L_0x27decb0, C4<0>, C4<0>;
v0x27069c0_0 .net "in0", 0 0, L_0x27dee90;  1 drivers
v0x2706aa0_0 .net "in1", 0 0, L_0x27def80;  1 drivers
v0x2706b60_0 .net "minterm1", 0 0, L_0x27debf0;  1 drivers
v0x2706c30_0 .net "minterm2", 0 0, L_0x27decb0;  1 drivers
v0x2706cf0_0 .net "n_sel", 0 0, L_0x27de690;  1 drivers
v0x2706e00_0 .net "out", 0 0, L_0x27ded20;  1 drivers
v0x2706ee0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x27073f0 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x25c4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27df5b0 .functor NOT 1, L_0x27d46e0, C4<0>, C4<0>, C4<0>;
L_0x27df620 .functor AND 1, L_0x27df5b0, L_0x27d8140, C4<1>, C4<1>;
L_0x27df6e0 .functor AND 1, L_0x27d46e0, L_0x27dbc40, C4<1>, C4<1>;
L_0x27df750 .functor OR 1, L_0x27df620, L_0x27df6e0, C4<0>, C4<0>;
v0x2707690_0 .net "in0", 0 0, L_0x27d8140;  alias, 1 drivers
v0x27077a0_0 .net "in1", 0 0, L_0x27dbc40;  alias, 1 drivers
v0x27078b0_0 .net "minterm1", 0 0, L_0x27df620;  1 drivers
v0x2707950_0 .net "minterm2", 0 0, L_0x27df6e0;  1 drivers
v0x27079f0_0 .net "n_sel", 0 0, L_0x27df5b0;  1 drivers
v0x2707b00_0 .net "out", 0 0, L_0x27df750;  alias, 1 drivers
v0x2707be0_0 .net "sel", 0 0, L_0x27d46e0;  alias, 1 drivers
S_0x2708850 .scope module, "alu" "ALU_32b" 8 142, 15 21 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 32 "out";
L_0x27a6a60 .functor BUFZ 1, L_0x27c3170, C4<0>, C4<0>, C4<0>;
L_0x7fe2436831c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2738210_0 .net/2u *"_ivl_2", 30 0, L_0x7fe2436831c8;  1 drivers
v0x2738310_0 .net *"_ivl_8", 0 0, L_0x27a6a60;  1 drivers
v0x27383f0_0 .net "add_out", 31 0, L_0x27c2fd0;  1 drivers
v0x27384e0_0 .net "eq_out", 0 0, L_0x27c3170;  1 drivers
v0x2738580_0 .net "in0", 31 0, v0x276a760_0;  alias, 1 drivers
v0x27386c0_0 .net "in1", 31 0, v0x2739bb0_0;  alias, 1 drivers
v0x27387d0_0 .net "mux_eq", 31 0, L_0x27a6970;  1 drivers
v0x2738890_0 .net "op", 0 0, v0x2606b90_0;  alias, 1 drivers
v0x2738980_0 .net "out", 31 0, v0x2737fa0_0;  alias, 1 drivers
L_0x27a6970 .concat8 [ 1 31 0 0], L_0x27a6a60, L_0x7fe2436831c8;
S_0x2708aa0 .scope module, "Adder" "Adder_32b_GL" 15 36, 9 11 0, S_0x2708850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /OUTPUT 32 "sum";
L_0x27c3070 .functor BUFZ 1, L_0x27c2d80, C4<0>, C4<0>, C4<0>;
v0x2737020_0 .net "cout", 0 0, L_0x27b4b70;  1 drivers
v0x27370e0_0 .net "in0", 31 0, v0x276a760_0;  alias, 1 drivers
v0x27371c0_0 .net "in1", 31 0, v0x2739bb0_0;  alias, 1 drivers
v0x2737280_0 .net "out", 0 0, L_0x27c2d80;  1 drivers
v0x2737370_0 .net "out_unused", 0 0, L_0x27c3070;  1 drivers
v0x27374a0_0 .net "sum", 31 0, L_0x27c2fd0;  alias, 1 drivers
L_0x27b4c80 .part v0x276a760_0, 0, 16;
L_0x27b4d20 .part v0x2739bb0_0, 0, 16;
L_0x27c2e90 .part v0x276a760_0, 16, 16;
L_0x27c2f30 .part v0x2739bb0_0, 16, 16;
L_0x27c2fd0 .concat8 [ 16 16 0 0], L_0x27b4890, L_0x27c2aa0;
S_0x2708cf0 .scope module, "Adder0" "AdderCarrySelect_16b_GL" 9 21, 10 13 0, S_0x2708aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x271f5d0_0 .net "carry0", 0 0, L_0x27a9ad0;  1 drivers
v0x271f690_0 .net "carry1", 0 0, L_0x27ad4e0;  1 drivers
v0x271f750_0 .net "carry2", 0 0, L_0x27b1020;  1 drivers
L_0x7fe2436832a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x271f7f0_0 .net "cin", 0 0, L_0x7fe2436832a0;  1 drivers
v0x271f8e0_0 .net "cout", 0 0, L_0x27b4b70;  alias, 1 drivers
v0x271f9d0_0 .net "in0", 15 0, L_0x27b4c80;  1 drivers
v0x271fa70_0 .net "in1", 15 0, L_0x27b4d20;  1 drivers
v0x271fb50_0 .net "sum", 15 0, L_0x27b4890;  1 drivers
v0x271fc50_0 .net "sum1", 7 0, L_0x27adb80;  1 drivers
v0x271fd10_0 .net "sum2", 7 0, L_0x27b1690;  1 drivers
L_0x27aa3d0 .part L_0x27b4c80, 0, 8;
L_0x27aa470 .part L_0x27b4d20, 0, 8;
L_0x27ade50 .part L_0x27b4c80, 8, 8;
L_0x27adf40 .part L_0x27b4d20, 8, 8;
L_0x27b1960 .part L_0x27b4c80, 8, 8;
L_0x27b1a00 .part L_0x27b4d20, 8, 8;
L_0x27b4890 .concat8 [ 8 8 0 0], L_0x27aa100, L_0x27b4520;
S_0x2708f70 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x2708cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x270dfa0_0 .net "carry0", 0 0, L_0x27a6d60;  1 drivers
v0x270e0b0_0 .net "carry1", 0 0, L_0x27a7320;  1 drivers
v0x270e1c0_0 .net "carry2", 0 0, L_0x27a7930;  1 drivers
v0x270e2b0_0 .net "carry3", 0 0, L_0x27a7f70;  1 drivers
v0x270e3a0_0 .net "carry4", 0 0, L_0x27a8760;  1 drivers
v0x270e4e0_0 .net "carry5", 0 0, L_0x27a8da0;  1 drivers
v0x270e5d0_0 .net "carry6", 0 0, L_0x27a9440;  1 drivers
v0x270e6c0_0 .net "cin", 0 0, L_0x7fe2436832a0;  alias, 1 drivers
v0x270e760_0 .net "cout", 0 0, L_0x27a9ad0;  alias, 1 drivers
v0x270e800_0 .net "in0", 7 0, L_0x27aa3d0;  1 drivers
v0x270e8a0_0 .net "in1", 7 0, L_0x27aa470;  1 drivers
v0x270e960_0 .net "sum", 7 0, L_0x27aa100;  1 drivers
L_0x27a6ee0 .part L_0x27aa3d0, 0, 1;
L_0x27a7010 .part L_0x27aa470, 0, 1;
L_0x27a74a0 .part L_0x27aa3d0, 1, 1;
L_0x27a75d0 .part L_0x27aa470, 1, 1;
L_0x27a7b30 .part L_0x27aa3d0, 2, 1;
L_0x27a7c60 .part L_0x27aa470, 2, 1;
L_0x27a8120 .part L_0x27aa3d0, 3, 1;
L_0x27a82e0 .part L_0x27aa470, 3, 1;
L_0x27a8870 .part L_0x27aa3d0, 4, 1;
L_0x27a89a0 .part L_0x27aa470, 4, 1;
L_0x27a8f00 .part L_0x27aa3d0, 5, 1;
L_0x27a9030 .part L_0x27aa470, 5, 1;
L_0x27a95f0 .part L_0x27aa3d0, 6, 1;
L_0x27a9720 .part L_0x27aa470, 6, 1;
L_0x27a9c80 .part L_0x27aa3d0, 7, 1;
L_0x27a9ec0 .part L_0x27aa470, 7, 1;
LS_0x27aa100_0_0 .concat8 [ 1 1 1 1], L_0x27a6e70, L_0x27a7430, L_0x27a7ac0, L_0x27a80b0;
LS_0x27aa100_0_4 .concat8 [ 1 1 1 1], L_0x27a8800, L_0x27a8e90, L_0x27a9580, L_0x27a9c10;
L_0x27aa100 .concat8 [ 4 4 0 0], LS_0x27aa100_0_0, LS_0x27aa100_0_4;
S_0x27091f0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a6b70 .functor AND 1, L_0x27a6ee0, L_0x27a7010, C4<1>, C4<1>;
L_0x27a6be0 .functor AND 1, L_0x27a7010, L_0x7fe2436832a0, C4<1>, C4<1>;
L_0x27a6ca0 .functor AND 1, L_0x27a6ee0, L_0x7fe2436832a0, C4<1>, C4<1>;
L_0x27a6d60 .functor OR 1, L_0x27a6b70, L_0x27a6be0, L_0x27a6ca0, C4<0>;
L_0x27a6e70 .functor XOR 1, L_0x27a6ee0, L_0x27a7010, L_0x7fe2436832a0, C4<0>;
v0x2709470_0 .net "cin", 0 0, L_0x7fe2436832a0;  alias, 1 drivers
v0x2709550_0 .net "cout", 0 0, L_0x27a6d60;  alias, 1 drivers
v0x2709630_0 .net "cout_0", 0 0, L_0x27a6b70;  1 drivers
v0x27096d0_0 .net "cout_1", 0 0, L_0x27a6be0;  1 drivers
v0x2709790_0 .net "cout_2", 0 0, L_0x27a6ca0;  1 drivers
v0x27098a0_0 .net "in0", 0 0, L_0x27a6ee0;  1 drivers
v0x2709960_0 .net "in1", 0 0, L_0x27a7010;  1 drivers
v0x2709a20_0 .net "sum", 0 0, L_0x27a6e70;  1 drivers
S_0x2709ba0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a7140 .functor AND 1, L_0x27a74a0, L_0x27a75d0, C4<1>, C4<1>;
L_0x27a71b0 .functor AND 1, L_0x27a75d0, L_0x27a6d60, C4<1>, C4<1>;
L_0x27a72b0 .functor AND 1, L_0x27a74a0, L_0x27a6d60, C4<1>, C4<1>;
L_0x27a7320 .functor OR 1, L_0x27a7140, L_0x27a71b0, L_0x27a72b0, C4<0>;
L_0x27a7430 .functor XOR 1, L_0x27a74a0, L_0x27a75d0, L_0x27a6d60, C4<0>;
v0x2709e20_0 .net "cin", 0 0, L_0x27a6d60;  alias, 1 drivers
v0x2709ef0_0 .net "cout", 0 0, L_0x27a7320;  alias, 1 drivers
v0x2709fb0_0 .net "cout_0", 0 0, L_0x27a7140;  1 drivers
v0x270a080_0 .net "cout_1", 0 0, L_0x27a71b0;  1 drivers
v0x270a140_0 .net "cout_2", 0 0, L_0x27a72b0;  1 drivers
v0x270a250_0 .net "in0", 0 0, L_0x27a74a0;  1 drivers
v0x270a310_0 .net "in1", 0 0, L_0x27a75d0;  1 drivers
v0x270a3d0_0 .net "sum", 0 0, L_0x27a7430;  1 drivers
S_0x270a550 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a7700 .functor AND 1, L_0x27a7b30, L_0x27a7c60, C4<1>, C4<1>;
L_0x27a7770 .functor AND 1, L_0x27a7c60, L_0x27a7320, C4<1>, C4<1>;
L_0x27a78c0 .functor AND 1, L_0x27a7b30, L_0x27a7320, C4<1>, C4<1>;
L_0x27a7930 .functor OR 1, L_0x27a7700, L_0x27a7770, L_0x27a78c0, C4<0>;
L_0x27a7ac0 .functor XOR 1, L_0x27a7b30, L_0x27a7c60, L_0x27a7320, C4<0>;
v0x270a7e0_0 .net "cin", 0 0, L_0x27a7320;  alias, 1 drivers
v0x270a8b0_0 .net "cout", 0 0, L_0x27a7930;  alias, 1 drivers
v0x270a970_0 .net "cout_0", 0 0, L_0x27a7700;  1 drivers
v0x270aa40_0 .net "cout_1", 0 0, L_0x27a7770;  1 drivers
v0x270ab00_0 .net "cout_2", 0 0, L_0x27a78c0;  1 drivers
v0x270ac10_0 .net "in0", 0 0, L_0x27a7b30;  1 drivers
v0x270acd0_0 .net "in1", 0 0, L_0x27a7c60;  1 drivers
v0x270ad90_0 .net "sum", 0 0, L_0x27a7ac0;  1 drivers
S_0x270af10 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a7d90 .functor AND 1, L_0x27a8120, L_0x27a82e0, C4<1>, C4<1>;
L_0x27a7e00 .functor AND 1, L_0x27a82e0, L_0x27a7930, C4<1>, C4<1>;
L_0x27a7f00 .functor AND 1, L_0x27a8120, L_0x27a7930, C4<1>, C4<1>;
L_0x27a7f70 .functor OR 1, L_0x27a7d90, L_0x27a7e00, L_0x27a7f00, C4<0>;
L_0x27a80b0 .functor XOR 1, L_0x27a8120, L_0x27a82e0, L_0x27a7930, C4<0>;
v0x270b170_0 .net "cin", 0 0, L_0x27a7930;  alias, 1 drivers
v0x270b260_0 .net "cout", 0 0, L_0x27a7f70;  alias, 1 drivers
v0x270b320_0 .net "cout_0", 0 0, L_0x27a7d90;  1 drivers
v0x270b3f0_0 .net "cout_1", 0 0, L_0x27a7e00;  1 drivers
v0x270b4b0_0 .net "cout_2", 0 0, L_0x27a7f00;  1 drivers
v0x270b5c0_0 .net "in0", 0 0, L_0x27a8120;  1 drivers
v0x270b680_0 .net "in1", 0 0, L_0x27a82e0;  1 drivers
v0x270b740_0 .net "sum", 0 0, L_0x27a80b0;  1 drivers
S_0x270b8c0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a84f0 .functor AND 1, L_0x27a8870, L_0x27a89a0, C4<1>, C4<1>;
L_0x27a85c0 .functor AND 1, L_0x27a89a0, L_0x27a7f70, C4<1>, C4<1>;
L_0x27a86f0 .functor AND 1, L_0x27a8870, L_0x27a7f70, C4<1>, C4<1>;
L_0x27a8760 .functor OR 1, L_0x27a84f0, L_0x27a85c0, L_0x27a86f0, C4<0>;
L_0x27a8800 .functor XOR 1, L_0x27a8870, L_0x27a89a0, L_0x27a7f70, C4<0>;
v0x270bb70_0 .net "cin", 0 0, L_0x27a7f70;  alias, 1 drivers
v0x270bc30_0 .net "cout", 0 0, L_0x27a8760;  alias, 1 drivers
v0x270bcf0_0 .net "cout_0", 0 0, L_0x27a84f0;  1 drivers
v0x270bdc0_0 .net "cout_1", 0 0, L_0x27a85c0;  1 drivers
v0x270be80_0 .net "cout_2", 0 0, L_0x27a86f0;  1 drivers
v0x270bf90_0 .net "in0", 0 0, L_0x27a8870;  1 drivers
v0x270c050_0 .net "in1", 0 0, L_0x27a89a0;  1 drivers
v0x270c110_0 .net "sum", 0 0, L_0x27a8800;  1 drivers
S_0x270c290 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a8b30 .functor AND 1, L_0x27a8f00, L_0x27a9030, C4<1>, C4<1>;
L_0x27a8c00 .functor AND 1, L_0x27a9030, L_0x27a8760, C4<1>, C4<1>;
L_0x27a8d30 .functor AND 1, L_0x27a8f00, L_0x27a8760, C4<1>, C4<1>;
L_0x27a8da0 .functor OR 1, L_0x27a8b30, L_0x27a8c00, L_0x27a8d30, C4<0>;
L_0x27a8e90 .functor XOR 1, L_0x27a8f00, L_0x27a9030, L_0x27a8760, C4<0>;
v0x270c4f0_0 .net "cin", 0 0, L_0x27a8760;  alias, 1 drivers
v0x270c5e0_0 .net "cout", 0 0, L_0x27a8da0;  alias, 1 drivers
v0x270c6a0_0 .net "cout_0", 0 0, L_0x27a8b30;  1 drivers
v0x270c770_0 .net "cout_1", 0 0, L_0x27a8c00;  1 drivers
v0x270c830_0 .net "cout_2", 0 0, L_0x27a8d30;  1 drivers
v0x270c940_0 .net "in0", 0 0, L_0x27a8f00;  1 drivers
v0x270ca00_0 .net "in1", 0 0, L_0x27a9030;  1 drivers
v0x270cac0_0 .net "sum", 0 0, L_0x27a8e90;  1 drivers
S_0x270cc40 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a91d0 .functor AND 1, L_0x27a95f0, L_0x27a9720, C4<1>, C4<1>;
L_0x27a92a0 .functor AND 1, L_0x27a9720, L_0x27a8da0, C4<1>, C4<1>;
L_0x27a93d0 .functor AND 1, L_0x27a95f0, L_0x27a8da0, C4<1>, C4<1>;
L_0x27a9440 .functor OR 1, L_0x27a91d0, L_0x27a92a0, L_0x27a93d0, C4<0>;
L_0x27a9580 .functor XOR 1, L_0x27a95f0, L_0x27a9720, L_0x27a8da0, C4<0>;
v0x270cea0_0 .net "cin", 0 0, L_0x27a8da0;  alias, 1 drivers
v0x270cf90_0 .net "cout", 0 0, L_0x27a9440;  alias, 1 drivers
v0x270d050_0 .net "cout_0", 0 0, L_0x27a91d0;  1 drivers
v0x270d120_0 .net "cout_1", 0 0, L_0x27a92a0;  1 drivers
v0x270d1e0_0 .net "cout_2", 0 0, L_0x27a93d0;  1 drivers
v0x270d2f0_0 .net "in0", 0 0, L_0x27a95f0;  1 drivers
v0x270d3b0_0 .net "in1", 0 0, L_0x27a9720;  1 drivers
v0x270d470_0 .net "sum", 0 0, L_0x27a9580;  1 drivers
S_0x270d5f0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2708f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27a9160 .functor AND 1, L_0x27a9c80, L_0x27a9ec0, C4<1>, C4<1>;
L_0x27a9930 .functor AND 1, L_0x27a9ec0, L_0x27a9440, C4<1>, C4<1>;
L_0x27a9a60 .functor AND 1, L_0x27a9c80, L_0x27a9440, C4<1>, C4<1>;
L_0x27a9ad0 .functor OR 1, L_0x27a9160, L_0x27a9930, L_0x27a9a60, C4<0>;
L_0x27a9c10 .functor XOR 1, L_0x27a9c80, L_0x27a9ec0, L_0x27a9440, C4<0>;
v0x270d850_0 .net "cin", 0 0, L_0x27a9440;  alias, 1 drivers
v0x270d940_0 .net "cout", 0 0, L_0x27a9ad0;  alias, 1 drivers
v0x270da00_0 .net "cout_0", 0 0, L_0x27a9160;  1 drivers
v0x270dad0_0 .net "cout_1", 0 0, L_0x27a9930;  1 drivers
v0x270db90_0 .net "cout_2", 0 0, L_0x27a9a60;  1 drivers
v0x270dca0_0 .net "in0", 0 0, L_0x27a9c80;  1 drivers
v0x270dd60_0 .net "in1", 0 0, L_0x27a9ec0;  1 drivers
v0x270de20_0 .net "sum", 0 0, L_0x27a9c10;  1 drivers
S_0x270eb00 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x2708cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2713a30_0 .net "carry0", 0 0, L_0x27aa750;  1 drivers
v0x2713b40_0 .net "carry1", 0 0, L_0x27aadf0;  1 drivers
v0x2713c50_0 .net "carry2", 0 0, L_0x27ab440;  1 drivers
v0x2713d40_0 .net "carry3", 0 0, L_0x27abae0;  1 drivers
v0x2713e30_0 .net "carry4", 0 0, L_0x27ac2d0;  1 drivers
v0x2713f70_0 .net "carry5", 0 0, L_0x27ac8b0;  1 drivers
v0x2714060_0 .net "carry6", 0 0, L_0x27acf50;  1 drivers
L_0x7fe243683210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2714150_0 .net "cin", 0 0, L_0x7fe243683210;  1 drivers
v0x27141f0_0 .net "cout", 0 0, L_0x27ad4e0;  alias, 1 drivers
v0x2714320_0 .net "in0", 7 0, L_0x27ade50;  1 drivers
v0x27143c0_0 .net "in1", 7 0, L_0x27adf40;  1 drivers
v0x2714480_0 .net "sum", 7 0, L_0x27adb80;  alias, 1 drivers
L_0x27aa920 .part L_0x27ade50, 0, 1;
L_0x27aaa50 .part L_0x27adf40, 0, 1;
L_0x27aaf50 .part L_0x27ade50, 1, 1;
L_0x27ab080 .part L_0x27adf40, 1, 1;
L_0x27ab640 .part L_0x27ade50, 2, 1;
L_0x27ab770 .part L_0x27adf40, 2, 1;
L_0x27abc90 .part L_0x27ade50, 3, 1;
L_0x27abe50 .part L_0x27adf40, 3, 1;
L_0x27ac3e0 .part L_0x27ade50, 4, 1;
L_0x27ac510 .part L_0x27adf40, 4, 1;
L_0x27aca10 .part L_0x27ade50, 5, 1;
L_0x27acb40 .part L_0x27adf40, 5, 1;
L_0x27ad030 .part L_0x27ade50, 6, 1;
L_0x27ad160 .part L_0x27adf40, 6, 1;
L_0x27ad700 .part L_0x27ade50, 7, 1;
L_0x27ad940 .part L_0x27adf40, 7, 1;
LS_0x27adb80_0_0 .concat8 [ 1 1 1 1], L_0x27aa8b0, L_0x27aaee0, L_0x27ab5d0, L_0x27abc20;
LS_0x27adb80_0_4 .concat8 [ 1 1 1 1], L_0x27ac370, L_0x27ac9a0, L_0x27acfc0, L_0x27ad690;
L_0x27adb80 .concat8 [ 4 4 0 0], LS_0x27adb80_0_0, LS_0x27adb80_0_4;
S_0x270ed30 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27aa510 .functor AND 1, L_0x27aa920, L_0x27aaa50, C4<1>, C4<1>;
L_0x27aa580 .functor AND 1, L_0x27aaa50, L_0x7fe243683210, C4<1>, C4<1>;
L_0x27aa690 .functor AND 1, L_0x27aa920, L_0x7fe243683210, C4<1>, C4<1>;
L_0x27aa750 .functor OR 1, L_0x27aa510, L_0x27aa580, L_0x27aa690, C4<0>;
L_0x27aa8b0 .functor XOR 1, L_0x27aa920, L_0x27aaa50, L_0x7fe243683210, C4<0>;
v0x270ef90_0 .net "cin", 0 0, L_0x7fe243683210;  alias, 1 drivers
v0x270f070_0 .net "cout", 0 0, L_0x27aa750;  alias, 1 drivers
v0x270f150_0 .net "cout_0", 0 0, L_0x27aa510;  1 drivers
v0x270f1f0_0 .net "cout_1", 0 0, L_0x27aa580;  1 drivers
v0x270f2b0_0 .net "cout_2", 0 0, L_0x27aa690;  1 drivers
v0x270f3c0_0 .net "in0", 0 0, L_0x27aa920;  1 drivers
v0x270f480_0 .net "in1", 0 0, L_0x27aaa50;  1 drivers
v0x270f540_0 .net "sum", 0 0, L_0x27aa8b0;  1 drivers
S_0x270f6c0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27aab80 .functor AND 1, L_0x27aaf50, L_0x27ab080, C4<1>, C4<1>;
L_0x27aac50 .functor AND 1, L_0x27ab080, L_0x27aa750, C4<1>, C4<1>;
L_0x27aad80 .functor AND 1, L_0x27aaf50, L_0x27aa750, C4<1>, C4<1>;
L_0x27aadf0 .functor OR 1, L_0x27aab80, L_0x27aac50, L_0x27aad80, C4<0>;
L_0x27aaee0 .functor XOR 1, L_0x27aaf50, L_0x27ab080, L_0x27aa750, C4<0>;
v0x270f940_0 .net "cin", 0 0, L_0x27aa750;  alias, 1 drivers
v0x270f9e0_0 .net "cout", 0 0, L_0x27aadf0;  alias, 1 drivers
v0x270faa0_0 .net "cout_0", 0 0, L_0x27aab80;  1 drivers
v0x270fb40_0 .net "cout_1", 0 0, L_0x27aac50;  1 drivers
v0x270fc00_0 .net "cout_2", 0 0, L_0x27aad80;  1 drivers
v0x270fd10_0 .net "in0", 0 0, L_0x27aaf50;  1 drivers
v0x270fdd0_0 .net "in1", 0 0, L_0x27ab080;  1 drivers
v0x270fe90_0 .net "sum", 0 0, L_0x27aaee0;  1 drivers
S_0x2710010 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ab1e0 .functor AND 1, L_0x27ab640, L_0x27ab770, C4<1>, C4<1>;
L_0x27ab250 .functor AND 1, L_0x27ab770, L_0x27aadf0, C4<1>, C4<1>;
L_0x27ab3d0 .functor AND 1, L_0x27ab640, L_0x27aadf0, C4<1>, C4<1>;
L_0x27ab440 .functor OR 1, L_0x27ab1e0, L_0x27ab250, L_0x27ab3d0, C4<0>;
L_0x27ab5d0 .functor XOR 1, L_0x27ab640, L_0x27ab770, L_0x27aadf0, C4<0>;
v0x2710270_0 .net "cin", 0 0, L_0x27aadf0;  alias, 1 drivers
v0x2710340_0 .net "cout", 0 0, L_0x27ab440;  alias, 1 drivers
v0x2710400_0 .net "cout_0", 0 0, L_0x27ab1e0;  1 drivers
v0x27104d0_0 .net "cout_1", 0 0, L_0x27ab250;  1 drivers
v0x2710590_0 .net "cout_2", 0 0, L_0x27ab3d0;  1 drivers
v0x27106a0_0 .net "in0", 0 0, L_0x27ab640;  1 drivers
v0x2710760_0 .net "in1", 0 0, L_0x27ab770;  1 drivers
v0x2710820_0 .net "sum", 0 0, L_0x27ab5d0;  1 drivers
S_0x27109a0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ab8a0 .functor AND 1, L_0x27abc90, L_0x27abe50, C4<1>, C4<1>;
L_0x27ab940 .functor AND 1, L_0x27abe50, L_0x27ab440, C4<1>, C4<1>;
L_0x27aba70 .functor AND 1, L_0x27abc90, L_0x27ab440, C4<1>, C4<1>;
L_0x27abae0 .functor OR 1, L_0x27ab8a0, L_0x27ab940, L_0x27aba70, C4<0>;
L_0x27abc20 .functor XOR 1, L_0x27abc90, L_0x27abe50, L_0x27ab440, C4<0>;
v0x2710c00_0 .net "cin", 0 0, L_0x27ab440;  alias, 1 drivers
v0x2710cf0_0 .net "cout", 0 0, L_0x27abae0;  alias, 1 drivers
v0x2710db0_0 .net "cout_0", 0 0, L_0x27ab8a0;  1 drivers
v0x2710e80_0 .net "cout_1", 0 0, L_0x27ab940;  1 drivers
v0x2710f40_0 .net "cout_2", 0 0, L_0x27aba70;  1 drivers
v0x2711050_0 .net "in0", 0 0, L_0x27abc90;  1 drivers
v0x2711110_0 .net "in1", 0 0, L_0x27abe50;  1 drivers
v0x27111d0_0 .net "sum", 0 0, L_0x27abc20;  1 drivers
S_0x2711350 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ac060 .functor AND 1, L_0x27ac3e0, L_0x27ac510, C4<1>, C4<1>;
L_0x27ac130 .functor AND 1, L_0x27ac510, L_0x27abae0, C4<1>, C4<1>;
L_0x27ac260 .functor AND 1, L_0x27ac3e0, L_0x27abae0, C4<1>, C4<1>;
L_0x27ac2d0 .functor OR 1, L_0x27ac060, L_0x27ac130, L_0x27ac260, C4<0>;
L_0x27ac370 .functor XOR 1, L_0x27ac3e0, L_0x27ac510, L_0x27abae0, C4<0>;
v0x2711600_0 .net "cin", 0 0, L_0x27abae0;  alias, 1 drivers
v0x27116c0_0 .net "cout", 0 0, L_0x27ac2d0;  alias, 1 drivers
v0x2711780_0 .net "cout_0", 0 0, L_0x27ac060;  1 drivers
v0x2711850_0 .net "cout_1", 0 0, L_0x27ac130;  1 drivers
v0x2711910_0 .net "cout_2", 0 0, L_0x27ac260;  1 drivers
v0x2711a20_0 .net "in0", 0 0, L_0x27ac3e0;  1 drivers
v0x2711ae0_0 .net "in1", 0 0, L_0x27ac510;  1 drivers
v0x2711ba0_0 .net "sum", 0 0, L_0x27ac370;  1 drivers
S_0x2711d20 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ac640 .functor AND 1, L_0x27aca10, L_0x27acb40, C4<1>, C4<1>;
L_0x27ac710 .functor AND 1, L_0x27acb40, L_0x27ac2d0, C4<1>, C4<1>;
L_0x27ac840 .functor AND 1, L_0x27aca10, L_0x27ac2d0, C4<1>, C4<1>;
L_0x27ac8b0 .functor OR 1, L_0x27ac640, L_0x27ac710, L_0x27ac840, C4<0>;
L_0x27ac9a0 .functor XOR 1, L_0x27aca10, L_0x27acb40, L_0x27ac2d0, C4<0>;
v0x2711f80_0 .net "cin", 0 0, L_0x27ac2d0;  alias, 1 drivers
v0x2712070_0 .net "cout", 0 0, L_0x27ac8b0;  alias, 1 drivers
v0x2712130_0 .net "cout_0", 0 0, L_0x27ac640;  1 drivers
v0x2712200_0 .net "cout_1", 0 0, L_0x27ac710;  1 drivers
v0x27122c0_0 .net "cout_2", 0 0, L_0x27ac840;  1 drivers
v0x27123d0_0 .net "in0", 0 0, L_0x27aca10;  1 drivers
v0x2712490_0 .net "in1", 0 0, L_0x27acb40;  1 drivers
v0x2712550_0 .net "sum", 0 0, L_0x27ac9a0;  1 drivers
S_0x27126d0 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27acce0 .functor AND 1, L_0x27ad030, L_0x27ad160, C4<1>, C4<1>;
L_0x27acdb0 .functor AND 1, L_0x27ad160, L_0x27ac8b0, C4<1>, C4<1>;
L_0x27acee0 .functor AND 1, L_0x27ad030, L_0x27ac8b0, C4<1>, C4<1>;
L_0x27acf50 .functor OR 1, L_0x27acce0, L_0x27acdb0, L_0x27acee0, C4<0>;
L_0x27acfc0 .functor XOR 1, L_0x27ad030, L_0x27ad160, L_0x27ac8b0, C4<0>;
v0x2712930_0 .net "cin", 0 0, L_0x27ac8b0;  alias, 1 drivers
v0x2712a20_0 .net "cout", 0 0, L_0x27acf50;  alias, 1 drivers
v0x2712ae0_0 .net "cout_0", 0 0, L_0x27acce0;  1 drivers
v0x2712bb0_0 .net "cout_1", 0 0, L_0x27acdb0;  1 drivers
v0x2712c70_0 .net "cout_2", 0 0, L_0x27acee0;  1 drivers
v0x2712d80_0 .net "in0", 0 0, L_0x27ad030;  1 drivers
v0x2712e40_0 .net "in1", 0 0, L_0x27ad160;  1 drivers
v0x2712f00_0 .net "sum", 0 0, L_0x27acfc0;  1 drivers
S_0x2713080 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x270eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27acc70 .functor AND 1, L_0x27ad700, L_0x27ad940, C4<1>, C4<1>;
L_0x27ad340 .functor AND 1, L_0x27ad940, L_0x27acf50, C4<1>, C4<1>;
L_0x27ad470 .functor AND 1, L_0x27ad700, L_0x27acf50, C4<1>, C4<1>;
L_0x27ad4e0 .functor OR 1, L_0x27acc70, L_0x27ad340, L_0x27ad470, C4<0>;
L_0x27ad690 .functor XOR 1, L_0x27ad700, L_0x27ad940, L_0x27acf50, C4<0>;
v0x27132e0_0 .net "cin", 0 0, L_0x27acf50;  alias, 1 drivers
v0x27133d0_0 .net "cout", 0 0, L_0x27ad4e0;  alias, 1 drivers
v0x2713490_0 .net "cout_0", 0 0, L_0x27acc70;  1 drivers
v0x2713560_0 .net "cout_1", 0 0, L_0x27ad340;  1 drivers
v0x2713620_0 .net "cout_2", 0 0, L_0x27ad470;  1 drivers
v0x2713730_0 .net "in0", 0 0, L_0x27ad700;  1 drivers
v0x27137f0_0 .net "in1", 0 0, L_0x27ad940;  1 drivers
v0x27138b0_0 .net "sum", 0 0, L_0x27ad690;  1 drivers
S_0x2714620 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x2708cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2719560_0 .net "carry0", 0 0, L_0x27ae270;  1 drivers
v0x2719670_0 .net "carry1", 0 0, L_0x27ae880;  1 drivers
v0x2719780_0 .net "carry2", 0 0, L_0x27aeea0;  1 drivers
v0x2719870_0 .net "carry3", 0 0, L_0x27af540;  1 drivers
v0x2719960_0 .net "carry4", 0 0, L_0x27afd30;  1 drivers
v0x2719aa0_0 .net "carry5", 0 0, L_0x27b0370;  1 drivers
v0x2719b90_0 .net "carry6", 0 0, L_0x27b0a10;  1 drivers
L_0x7fe243683258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2719c80_0 .net "cin", 0 0, L_0x7fe243683258;  1 drivers
v0x2719d20_0 .net "cout", 0 0, L_0x27b1020;  alias, 1 drivers
v0x2719e50_0 .net "in0", 7 0, L_0x27b1960;  1 drivers
v0x2719ef0_0 .net "in1", 7 0, L_0x27b1a00;  1 drivers
v0x2719fb0_0 .net "sum", 7 0, L_0x27b1690;  alias, 1 drivers
L_0x27ae440 .part L_0x27b1960, 0, 1;
L_0x27ae570 .part L_0x27b1a00, 0, 1;
L_0x27ae9e0 .part L_0x27b1960, 1, 1;
L_0x27aeb10 .part L_0x27b1a00, 1, 1;
L_0x27af0a0 .part L_0x27b1960, 2, 1;
L_0x27af1d0 .part L_0x27b1a00, 2, 1;
L_0x27af6f0 .part L_0x27b1960, 3, 1;
L_0x27af8b0 .part L_0x27b1a00, 3, 1;
L_0x27afe40 .part L_0x27b1960, 4, 1;
L_0x27aff70 .part L_0x27b1a00, 4, 1;
L_0x27b04d0 .part L_0x27b1960, 5, 1;
L_0x27b0600 .part L_0x27b1a00, 5, 1;
L_0x27b0bc0 .part L_0x27b1960, 6, 1;
L_0x27b0cf0 .part L_0x27b1a00, 6, 1;
L_0x27b1210 .part L_0x27b1960, 7, 1;
L_0x27b1450 .part L_0x27b1a00, 7, 1;
LS_0x27b1690_0_0 .concat8 [ 1 1 1 1], L_0x27ae3d0, L_0x27ae970, L_0x27af030, L_0x27af680;
LS_0x27b1690_0_4 .concat8 [ 1 1 1 1], L_0x27afdd0, L_0x27b0460, L_0x27b0b50, L_0x27b11a0;
L_0x27b1690 .concat8 [ 4 4 0 0], LS_0x27b1690_0_0, LS_0x27b1690_0_4;
S_0x2714830 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ae030 .functor AND 1, L_0x27ae440, L_0x27ae570, C4<1>, C4<1>;
L_0x27ae0a0 .functor AND 1, L_0x27ae570, L_0x7fe243683258, C4<1>, C4<1>;
L_0x27ae1b0 .functor AND 1, L_0x27ae440, L_0x7fe243683258, C4<1>, C4<1>;
L_0x27ae270 .functor OR 1, L_0x27ae030, L_0x27ae0a0, L_0x27ae1b0, C4<0>;
L_0x27ae3d0 .functor XOR 1, L_0x27ae440, L_0x27ae570, L_0x7fe243683258, C4<0>;
v0x2714a90_0 .net "cin", 0 0, L_0x7fe243683258;  alias, 1 drivers
v0x2714b70_0 .net "cout", 0 0, L_0x27ae270;  alias, 1 drivers
v0x2714c50_0 .net "cout_0", 0 0, L_0x27ae030;  1 drivers
v0x2714cf0_0 .net "cout_1", 0 0, L_0x27ae0a0;  1 drivers
v0x2714db0_0 .net "cout_2", 0 0, L_0x27ae1b0;  1 drivers
v0x2714ec0_0 .net "in0", 0 0, L_0x27ae440;  1 drivers
v0x2714f80_0 .net "in1", 0 0, L_0x27ae570;  1 drivers
v0x2715040_0 .net "sum", 0 0, L_0x27ae3d0;  1 drivers
S_0x27151c0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ae6a0 .functor AND 1, L_0x27ae9e0, L_0x27aeb10, C4<1>, C4<1>;
L_0x27ae710 .functor AND 1, L_0x27aeb10, L_0x27ae270, C4<1>, C4<1>;
L_0x27ae810 .functor AND 1, L_0x27ae9e0, L_0x27ae270, C4<1>, C4<1>;
L_0x27ae880 .functor OR 1, L_0x27ae6a0, L_0x27ae710, L_0x27ae810, C4<0>;
L_0x27ae970 .functor XOR 1, L_0x27ae9e0, L_0x27aeb10, L_0x27ae270, C4<0>;
v0x2715440_0 .net "cin", 0 0, L_0x27ae270;  alias, 1 drivers
v0x27154e0_0 .net "cout", 0 0, L_0x27ae880;  alias, 1 drivers
v0x27155a0_0 .net "cout_0", 0 0, L_0x27ae6a0;  1 drivers
v0x2715640_0 .net "cout_1", 0 0, L_0x27ae710;  1 drivers
v0x2715700_0 .net "cout_2", 0 0, L_0x27ae810;  1 drivers
v0x2715810_0 .net "in0", 0 0, L_0x27ae9e0;  1 drivers
v0x27158d0_0 .net "in1", 0 0, L_0x27aeb10;  1 drivers
v0x2715990_0 .net "sum", 0 0, L_0x27ae970;  1 drivers
S_0x2715b10 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27aec70 .functor AND 1, L_0x27af0a0, L_0x27af1d0, C4<1>, C4<1>;
L_0x27aece0 .functor AND 1, L_0x27af1d0, L_0x27ae880, C4<1>, C4<1>;
L_0x27aee30 .functor AND 1, L_0x27af0a0, L_0x27ae880, C4<1>, C4<1>;
L_0x27aeea0 .functor OR 1, L_0x27aec70, L_0x27aece0, L_0x27aee30, C4<0>;
L_0x27af030 .functor XOR 1, L_0x27af0a0, L_0x27af1d0, L_0x27ae880, C4<0>;
v0x2715da0_0 .net "cin", 0 0, L_0x27ae880;  alias, 1 drivers
v0x2715e70_0 .net "cout", 0 0, L_0x27aeea0;  alias, 1 drivers
v0x2715f30_0 .net "cout_0", 0 0, L_0x27aec70;  1 drivers
v0x2716000_0 .net "cout_1", 0 0, L_0x27aece0;  1 drivers
v0x27160c0_0 .net "cout_2", 0 0, L_0x27aee30;  1 drivers
v0x27161d0_0 .net "in0", 0 0, L_0x27af0a0;  1 drivers
v0x2716290_0 .net "in1", 0 0, L_0x27af1d0;  1 drivers
v0x2716350_0 .net "sum", 0 0, L_0x27af030;  1 drivers
S_0x27164d0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27af300 .functor AND 1, L_0x27af6f0, L_0x27af8b0, C4<1>, C4<1>;
L_0x27af3a0 .functor AND 1, L_0x27af8b0, L_0x27aeea0, C4<1>, C4<1>;
L_0x27af4d0 .functor AND 1, L_0x27af6f0, L_0x27aeea0, C4<1>, C4<1>;
L_0x27af540 .functor OR 1, L_0x27af300, L_0x27af3a0, L_0x27af4d0, C4<0>;
L_0x27af680 .functor XOR 1, L_0x27af6f0, L_0x27af8b0, L_0x27aeea0, C4<0>;
v0x2716730_0 .net "cin", 0 0, L_0x27aeea0;  alias, 1 drivers
v0x2716820_0 .net "cout", 0 0, L_0x27af540;  alias, 1 drivers
v0x27168e0_0 .net "cout_0", 0 0, L_0x27af300;  1 drivers
v0x27169b0_0 .net "cout_1", 0 0, L_0x27af3a0;  1 drivers
v0x2716a70_0 .net "cout_2", 0 0, L_0x27af4d0;  1 drivers
v0x2716b80_0 .net "in0", 0 0, L_0x27af6f0;  1 drivers
v0x2716c40_0 .net "in1", 0 0, L_0x27af8b0;  1 drivers
v0x2716d00_0 .net "sum", 0 0, L_0x27af680;  1 drivers
S_0x2716e80 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27afac0 .functor AND 1, L_0x27afe40, L_0x27aff70, C4<1>, C4<1>;
L_0x27afb90 .functor AND 1, L_0x27aff70, L_0x27af540, C4<1>, C4<1>;
L_0x27afcc0 .functor AND 1, L_0x27afe40, L_0x27af540, C4<1>, C4<1>;
L_0x27afd30 .functor OR 1, L_0x27afac0, L_0x27afb90, L_0x27afcc0, C4<0>;
L_0x27afdd0 .functor XOR 1, L_0x27afe40, L_0x27aff70, L_0x27af540, C4<0>;
v0x2717130_0 .net "cin", 0 0, L_0x27af540;  alias, 1 drivers
v0x27171f0_0 .net "cout", 0 0, L_0x27afd30;  alias, 1 drivers
v0x27172b0_0 .net "cout_0", 0 0, L_0x27afac0;  1 drivers
v0x2717380_0 .net "cout_1", 0 0, L_0x27afb90;  1 drivers
v0x2717440_0 .net "cout_2", 0 0, L_0x27afcc0;  1 drivers
v0x2717550_0 .net "in0", 0 0, L_0x27afe40;  1 drivers
v0x2717610_0 .net "in1", 0 0, L_0x27aff70;  1 drivers
v0x27176d0_0 .net "sum", 0 0, L_0x27afdd0;  1 drivers
S_0x2717850 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b0100 .functor AND 1, L_0x27b04d0, L_0x27b0600, C4<1>, C4<1>;
L_0x27b01d0 .functor AND 1, L_0x27b0600, L_0x27afd30, C4<1>, C4<1>;
L_0x27b0300 .functor AND 1, L_0x27b04d0, L_0x27afd30, C4<1>, C4<1>;
L_0x27b0370 .functor OR 1, L_0x27b0100, L_0x27b01d0, L_0x27b0300, C4<0>;
L_0x27b0460 .functor XOR 1, L_0x27b04d0, L_0x27b0600, L_0x27afd30, C4<0>;
v0x2717ab0_0 .net "cin", 0 0, L_0x27afd30;  alias, 1 drivers
v0x2717ba0_0 .net "cout", 0 0, L_0x27b0370;  alias, 1 drivers
v0x2717c60_0 .net "cout_0", 0 0, L_0x27b0100;  1 drivers
v0x2717d30_0 .net "cout_1", 0 0, L_0x27b01d0;  1 drivers
v0x2717df0_0 .net "cout_2", 0 0, L_0x27b0300;  1 drivers
v0x2717f00_0 .net "in0", 0 0, L_0x27b04d0;  1 drivers
v0x2717fc0_0 .net "in1", 0 0, L_0x27b0600;  1 drivers
v0x2718080_0 .net "sum", 0 0, L_0x27b0460;  1 drivers
S_0x2718200 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b07a0 .functor AND 1, L_0x27b0bc0, L_0x27b0cf0, C4<1>, C4<1>;
L_0x27b0870 .functor AND 1, L_0x27b0cf0, L_0x27b0370, C4<1>, C4<1>;
L_0x27b09a0 .functor AND 1, L_0x27b0bc0, L_0x27b0370, C4<1>, C4<1>;
L_0x27b0a10 .functor OR 1, L_0x27b07a0, L_0x27b0870, L_0x27b09a0, C4<0>;
L_0x27b0b50 .functor XOR 1, L_0x27b0bc0, L_0x27b0cf0, L_0x27b0370, C4<0>;
v0x2718460_0 .net "cin", 0 0, L_0x27b0370;  alias, 1 drivers
v0x2718550_0 .net "cout", 0 0, L_0x27b0a10;  alias, 1 drivers
v0x2718610_0 .net "cout_0", 0 0, L_0x27b07a0;  1 drivers
v0x27186e0_0 .net "cout_1", 0 0, L_0x27b0870;  1 drivers
v0x27187a0_0 .net "cout_2", 0 0, L_0x27b09a0;  1 drivers
v0x27188b0_0 .net "in0", 0 0, L_0x27b0bc0;  1 drivers
v0x2718970_0 .net "in1", 0 0, L_0x27b0cf0;  1 drivers
v0x2718a30_0 .net "sum", 0 0, L_0x27b0b50;  1 drivers
S_0x2718bb0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2714620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b0730 .functor AND 1, L_0x27b1210, L_0x27b1450, C4<1>, C4<1>;
L_0x27b0e80 .functor AND 1, L_0x27b1450, L_0x27b0a10, C4<1>, C4<1>;
L_0x27b0fb0 .functor AND 1, L_0x27b1210, L_0x27b0a10, C4<1>, C4<1>;
L_0x27b1020 .functor OR 1, L_0x27b0730, L_0x27b0e80, L_0x27b0fb0, C4<0>;
L_0x27b11a0 .functor XOR 1, L_0x27b1210, L_0x27b1450, L_0x27b0a10, C4<0>;
v0x2718e10_0 .net "cin", 0 0, L_0x27b0a10;  alias, 1 drivers
v0x2718f00_0 .net "cout", 0 0, L_0x27b1020;  alias, 1 drivers
v0x2718fc0_0 .net "cout_0", 0 0, L_0x27b0730;  1 drivers
v0x2719090_0 .net "cout_1", 0 0, L_0x27b0e80;  1 drivers
v0x2719150_0 .net "cout_2", 0 0, L_0x27b0fb0;  1 drivers
v0x2719260_0 .net "in0", 0 0, L_0x27b1210;  1 drivers
v0x2719320_0 .net "in1", 0 0, L_0x27b1450;  1 drivers
v0x27193e0_0 .net "sum", 0 0, L_0x27b11a0;  1 drivers
S_0x271a150 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x2708cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x271e8d0_0 .net "in0", 7 0, L_0x27adb80;  alias, 1 drivers
v0x271e9b0_0 .net "in1", 7 0, L_0x27b1690;  alias, 1 drivers
v0x271ea80_0 .net "out", 7 0, L_0x27b4520;  1 drivers
v0x271eb70_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
L_0x27b1d00 .part L_0x27adb80, 0, 1;
L_0x27b1e80 .part L_0x27b1690, 0, 1;
L_0x27b2420 .part L_0x27adb80, 1, 1;
L_0x27b2510 .part L_0x27b1690, 1, 1;
L_0x27b2910 .part L_0x27adb80, 2, 1;
L_0x27b2a00 .part L_0x27b1690, 2, 1;
L_0x27b2e10 .part L_0x27adb80, 3, 1;
L_0x27b2f00 .part L_0x27b1690, 3, 1;
L_0x27b3320 .part L_0x27adb80, 4, 1;
L_0x27b3410 .part L_0x27b1690, 4, 1;
L_0x27b38d0 .part L_0x27adb80, 5, 1;
L_0x27b39c0 .part L_0x27b1690, 5, 1;
L_0x27b3e30 .part L_0x27adb80, 6, 1;
L_0x27b3f20 .part L_0x27b1690, 6, 1;
L_0x27b42b0 .part L_0x27adb80, 7, 1;
L_0x27b43a0 .part L_0x27b1690, 7, 1;
LS_0x27b4520_0_0 .concat8 [ 1 1 1 1], L_0x27b1bf0, L_0x27b2310, L_0x27b27d0, L_0x27b2cd0;
LS_0x27b4520_0_4 .concat8 [ 1 1 1 1], L_0x27b31e0, L_0x27b3760, L_0x27b3cc0, L_0x27b4140;
L_0x27b4520 .concat8 [ 4 4 0 0], LS_0x27b4520_0_0, LS_0x27b4520_0_4;
S_0x271a350 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b1aa0 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b1b10 .functor AND 1, L_0x27b1aa0, L_0x27b1d00, C4<1>, C4<1>;
L_0x27b1b80 .functor AND 1, L_0x27a9ad0, L_0x27b1e80, C4<1>, C4<1>;
L_0x27b1bf0 .functor OR 1, L_0x27b1b10, L_0x27b1b80, C4<0>, C4<0>;
v0x271a5c0_0 .net "in0", 0 0, L_0x27b1d00;  1 drivers
v0x271a6a0_0 .net "in1", 0 0, L_0x27b1e80;  1 drivers
v0x271a760_0 .net "minterm1", 0 0, L_0x27b1b10;  1 drivers
v0x271a800_0 .net "minterm2", 0 0, L_0x27b1b80;  1 drivers
v0x271a8c0_0 .net "n_sel", 0 0, L_0x27b1aa0;  1 drivers
v0x271a9d0_0 .net "out", 0 0, L_0x27b1bf0;  1 drivers
v0x271aab0_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271ac20 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b1fb0 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b2230 .functor AND 1, L_0x27b1fb0, L_0x27b2420, C4<1>, C4<1>;
L_0x27b22a0 .functor AND 1, L_0x27a9ad0, L_0x27b2510, C4<1>, C4<1>;
L_0x27b2310 .functor OR 1, L_0x27b2230, L_0x27b22a0, C4<0>, C4<0>;
v0x271ae90_0 .net "in0", 0 0, L_0x27b2420;  1 drivers
v0x271af50_0 .net "in1", 0 0, L_0x27b2510;  1 drivers
v0x271b010_0 .net "minterm1", 0 0, L_0x27b2230;  1 drivers
v0x271b0b0_0 .net "minterm2", 0 0, L_0x27b22a0;  1 drivers
v0x271b170_0 .net "n_sel", 0 0, L_0x27b1fb0;  1 drivers
v0x271b280_0 .net "out", 0 0, L_0x27b2310;  1 drivers
v0x271b360_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271b480 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b2630 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b26a0 .functor AND 1, L_0x27b2630, L_0x27b2910, C4<1>, C4<1>;
L_0x27b2760 .functor AND 1, L_0x27a9ad0, L_0x27b2a00, C4<1>, C4<1>;
L_0x27b27d0 .functor OR 1, L_0x27b26a0, L_0x27b2760, C4<0>, C4<0>;
v0x271b6d0_0 .net "in0", 0 0, L_0x27b2910;  1 drivers
v0x271b790_0 .net "in1", 0 0, L_0x27b2a00;  1 drivers
v0x271b850_0 .net "minterm1", 0 0, L_0x27b26a0;  1 drivers
v0x271b8f0_0 .net "minterm2", 0 0, L_0x27b2760;  1 drivers
v0x271b9b0_0 .net "n_sel", 0 0, L_0x27b2630;  1 drivers
v0x271bac0_0 .net "out", 0 0, L_0x27b27d0;  1 drivers
v0x271bba0_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271bcc0 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b2b30 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b2ba0 .functor AND 1, L_0x27b2b30, L_0x27b2e10, C4<1>, C4<1>;
L_0x27b2c60 .functor AND 1, L_0x27a9ad0, L_0x27b2f00, C4<1>, C4<1>;
L_0x27b2cd0 .functor OR 1, L_0x27b2ba0, L_0x27b2c60, C4<0>, C4<0>;
v0x271bec0_0 .net "in0", 0 0, L_0x27b2e10;  1 drivers
v0x271bfa0_0 .net "in1", 0 0, L_0x27b2f00;  1 drivers
v0x271c060_0 .net "minterm1", 0 0, L_0x27b2ba0;  1 drivers
v0x271c100_0 .net "minterm2", 0 0, L_0x27b2c60;  1 drivers
v0x271c1c0_0 .net "n_sel", 0 0, L_0x27b2b30;  1 drivers
v0x271c2d0_0 .net "out", 0 0, L_0x27b2cd0;  1 drivers
v0x271c440_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271c560 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b3040 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b30b0 .functor AND 1, L_0x27b3040, L_0x27b3320, C4<1>, C4<1>;
L_0x27b3170 .functor AND 1, L_0x27a9ad0, L_0x27b3410, C4<1>, C4<1>;
L_0x27b31e0 .functor OR 1, L_0x27b30b0, L_0x27b3170, C4<0>, C4<0>;
v0x271c800_0 .net "in0", 0 0, L_0x27b3320;  1 drivers
v0x271c8e0_0 .net "in1", 0 0, L_0x27b3410;  1 drivers
v0x271c9a0_0 .net "minterm1", 0 0, L_0x27b30b0;  1 drivers
v0x271ca40_0 .net "minterm2", 0 0, L_0x27b3170;  1 drivers
v0x271cb00_0 .net "n_sel", 0 0, L_0x27b3040;  1 drivers
v0x271cc10_0 .net "out", 0 0, L_0x27b31e0;  1 drivers
v0x271ccf0_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271ce10 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b3610 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b3680 .functor AND 1, L_0x27b3610, L_0x27b38d0, C4<1>, C4<1>;
L_0x27b36f0 .functor AND 1, L_0x27a9ad0, L_0x27b39c0, C4<1>, C4<1>;
L_0x27b3760 .functor OR 1, L_0x27b3680, L_0x27b36f0, C4<0>, C4<0>;
v0x271d060_0 .net "in0", 0 0, L_0x27b38d0;  1 drivers
v0x271d140_0 .net "in1", 0 0, L_0x27b39c0;  1 drivers
v0x271d200_0 .net "minterm1", 0 0, L_0x27b3680;  1 drivers
v0x271d2d0_0 .net "minterm2", 0 0, L_0x27b36f0;  1 drivers
v0x271d390_0 .net "n_sel", 0 0, L_0x27b3610;  1 drivers
v0x271d4a0_0 .net "out", 0 0, L_0x27b3760;  1 drivers
v0x271d580_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271d6a0 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b3b20 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b3b90 .functor AND 1, L_0x27b3b20, L_0x27b3e30, C4<1>, C4<1>;
L_0x27b3c50 .functor AND 1, L_0x27a9ad0, L_0x27b3f20, C4<1>, C4<1>;
L_0x27b3cc0 .functor OR 1, L_0x27b3b90, L_0x27b3c50, C4<0>, C4<0>;
v0x271d8f0_0 .net "in0", 0 0, L_0x27b3e30;  1 drivers
v0x271d9d0_0 .net "in1", 0 0, L_0x27b3f20;  1 drivers
v0x271da90_0 .net "minterm1", 0 0, L_0x27b3b90;  1 drivers
v0x271db60_0 .net "minterm2", 0 0, L_0x27b3c50;  1 drivers
v0x271dc20_0 .net "n_sel", 0 0, L_0x27b3b20;  1 drivers
v0x271dd30_0 .net "out", 0 0, L_0x27b3cc0;  1 drivers
v0x271de10_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271e040 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x271a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b3ab0 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b4010 .functor AND 1, L_0x27b3ab0, L_0x27b42b0, C4<1>, C4<1>;
L_0x27b40d0 .functor AND 1, L_0x27a9ad0, L_0x27b43a0, C4<1>, C4<1>;
L_0x27b4140 .functor OR 1, L_0x27b4010, L_0x27b40d0, C4<0>, C4<0>;
v0x271e290_0 .net "in0", 0 0, L_0x27b42b0;  1 drivers
v0x271e370_0 .net "in1", 0 0, L_0x27b43a0;  1 drivers
v0x271e430_0 .net "minterm1", 0 0, L_0x27b4010;  1 drivers
v0x271e500_0 .net "minterm2", 0 0, L_0x27b40d0;  1 drivers
v0x271e5c0_0 .net "n_sel", 0 0, L_0x27b3ab0;  1 drivers
v0x271e6d0_0 .net "out", 0 0, L_0x27b4140;  1 drivers
v0x271e7b0_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271ecc0 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x2708cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27b49d0 .functor NOT 1, L_0x27a9ad0, C4<0>, C4<0>, C4<0>;
L_0x27b4a40 .functor AND 1, L_0x27b49d0, L_0x27ad4e0, C4<1>, C4<1>;
L_0x27b4b00 .functor AND 1, L_0x27a9ad0, L_0x27b1020, C4<1>, C4<1>;
L_0x27b4b70 .functor OR 1, L_0x27b4a40, L_0x27b4b00, C4<0>, C4<0>;
v0x271ef60_0 .net "in0", 0 0, L_0x27ad4e0;  alias, 1 drivers
v0x271f070_0 .net "in1", 0 0, L_0x27b1020;  alias, 1 drivers
v0x271f180_0 .net "minterm1", 0 0, L_0x27b4a40;  1 drivers
v0x271f220_0 .net "minterm2", 0 0, L_0x27b4b00;  1 drivers
v0x271f2c0_0 .net "n_sel", 0 0, L_0x27b49d0;  1 drivers
v0x271f3d0_0 .net "out", 0 0, L_0x27b4b70;  alias, 1 drivers
v0x271f4b0_0 .net "sel", 0 0, L_0x27a9ad0;  alias, 1 drivers
S_0x271fec0 .scope module, "Adder1" "AdderCarrySelect_16b_GL" 9 30, 10 13 0, S_0x2708aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x27367d0_0 .net "carry0", 0 0, L_0x27b7d30;  1 drivers
v0x2736890_0 .net "carry1", 0 0, L_0x27bb7c0;  1 drivers
v0x2736950_0 .net "carry2", 0 0, L_0x27bf270;  1 drivers
v0x27369f0_0 .net "cin", 0 0, L_0x27b4b70;  alias, 1 drivers
v0x2736a90_0 .net "cout", 0 0, L_0x27c2d80;  alias, 1 drivers
v0x2736b30_0 .net "in0", 15 0, L_0x27c2e90;  1 drivers
v0x2736bd0_0 .net "in1", 15 0, L_0x27c2f30;  1 drivers
v0x2736cb0_0 .net "sum", 15 0, L_0x27c2aa0;  1 drivers
v0x2736db0_0 .net "sum1", 7 0, L_0x27bbe30;  1 drivers
v0x2736e70_0 .net "sum2", 7 0, L_0x27bf8e0;  1 drivers
L_0x27b8630 .part L_0x27c2e90, 0, 8;
L_0x27b86d0 .part L_0x27c2f30, 0, 8;
L_0x27bc100 .part L_0x27c2e90, 8, 8;
L_0x27bc1f0 .part L_0x27c2f30, 8, 8;
L_0x27bfbb0 .part L_0x27c2e90, 8, 8;
L_0x27bfc50 .part L_0x27c2f30, 8, 8;
L_0x27c2aa0 .concat8 [ 8 8 0 0], L_0x27b8360, L_0x27c2730;
S_0x2720140 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x271fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2725120_0 .net "carry0", 0 0, L_0x27b5020;  1 drivers
v0x2725230_0 .net "carry1", 0 0, L_0x27b55a0;  1 drivers
v0x2725340_0 .net "carry2", 0 0, L_0x27b5c10;  1 drivers
v0x2725430_0 .net "carry3", 0 0, L_0x27b62b0;  1 drivers
v0x2725520_0 .net "carry4", 0 0, L_0x27b6aa0;  1 drivers
v0x2725660_0 .net "carry5", 0 0, L_0x27b7080;  1 drivers
v0x2725750_0 .net "carry6", 0 0, L_0x27b7720;  1 drivers
v0x2725840_0 .net "cin", 0 0, L_0x27b4b70;  alias, 1 drivers
v0x27258e0_0 .net "cout", 0 0, L_0x27b7d30;  alias, 1 drivers
v0x2725a10_0 .net "in0", 7 0, L_0x27b8630;  1 drivers
v0x2725ab0_0 .net "in1", 7 0, L_0x27b86d0;  1 drivers
v0x2725b90_0 .net "sum", 7 0, L_0x27b8360;  1 drivers
L_0x27b51f0 .part L_0x27b8630, 0, 1;
L_0x27b5290 .part L_0x27b86d0, 0, 1;
L_0x27b5750 .part L_0x27b8630, 1, 1;
L_0x27b5880 .part L_0x27b86d0, 1, 1;
L_0x27b5e10 .part L_0x27b8630, 2, 1;
L_0x27b5f40 .part L_0x27b86d0, 2, 1;
L_0x27b6460 .part L_0x27b8630, 3, 1;
L_0x27b6620 .part L_0x27b86d0, 3, 1;
L_0x27b6bb0 .part L_0x27b8630, 4, 1;
L_0x27b6ce0 .part L_0x27b86d0, 4, 1;
L_0x27b71e0 .part L_0x27b8630, 5, 1;
L_0x27b7310 .part L_0x27b86d0, 5, 1;
L_0x27b78d0 .part L_0x27b8630, 6, 1;
L_0x27b7a00 .part L_0x27b86d0, 6, 1;
L_0x27b7ee0 .part L_0x27b8630, 7, 1;
L_0x27b8120 .part L_0x27b86d0, 7, 1;
LS_0x27b8360_0_0 .concat8 [ 1 1 1 1], L_0x27b5180, L_0x27b56e0, L_0x27b5da0, L_0x27b63f0;
LS_0x27b8360_0_4 .concat8 [ 1 1 1 1], L_0x27b6b40, L_0x27b7170, L_0x27b7860, L_0x27b7e70;
L_0x27b8360 .concat8 [ 4 4 0 0], LS_0x27b8360_0_0, LS_0x27b8360_0_4;
S_0x27203a0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b4dc0 .functor AND 1, L_0x27b51f0, L_0x27b5290, C4<1>, C4<1>;
L_0x27b4e30 .functor AND 1, L_0x27b5290, L_0x27b4b70, C4<1>, C4<1>;
L_0x27b4ea0 .functor AND 1, L_0x27b51f0, L_0x27b4b70, C4<1>, C4<1>;
L_0x27b5020 .functor OR 1, L_0x27b4dc0, L_0x27b4e30, L_0x27b4ea0, C4<0>;
L_0x27b5180 .functor XOR 1, L_0x27b51f0, L_0x27b5290, L_0x27b4b70, C4<0>;
v0x2720620_0 .net "cin", 0 0, L_0x27b4b70;  alias, 1 drivers
v0x2720730_0 .net "cout", 0 0, L_0x27b5020;  alias, 1 drivers
v0x2720810_0 .net "cout_0", 0 0, L_0x27b4dc0;  1 drivers
v0x27208b0_0 .net "cout_1", 0 0, L_0x27b4e30;  1 drivers
v0x2720970_0 .net "cout_2", 0 0, L_0x27b4ea0;  1 drivers
v0x2720a80_0 .net "in0", 0 0, L_0x27b51f0;  1 drivers
v0x2720b40_0 .net "in1", 0 0, L_0x27b5290;  1 drivers
v0x2720c00_0 .net "sum", 0 0, L_0x27b5180;  1 drivers
S_0x2720d80 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b53c0 .functor AND 1, L_0x27b5750, L_0x27b5880, C4<1>, C4<1>;
L_0x27b5430 .functor AND 1, L_0x27b5880, L_0x27b5020, C4<1>, C4<1>;
L_0x27b5530 .functor AND 1, L_0x27b5750, L_0x27b5020, C4<1>, C4<1>;
L_0x27b55a0 .functor OR 1, L_0x27b53c0, L_0x27b5430, L_0x27b5530, C4<0>;
L_0x27b56e0 .functor XOR 1, L_0x27b5750, L_0x27b5880, L_0x27b5020, C4<0>;
v0x2721000_0 .net "cin", 0 0, L_0x27b5020;  alias, 1 drivers
v0x27210a0_0 .net "cout", 0 0, L_0x27b55a0;  alias, 1 drivers
v0x2721160_0 .net "cout_0", 0 0, L_0x27b53c0;  1 drivers
v0x2721200_0 .net "cout_1", 0 0, L_0x27b5430;  1 drivers
v0x27212c0_0 .net "cout_2", 0 0, L_0x27b5530;  1 drivers
v0x27213d0_0 .net "in0", 0 0, L_0x27b5750;  1 drivers
v0x2721490_0 .net "in1", 0 0, L_0x27b5880;  1 drivers
v0x2721550_0 .net "sum", 0 0, L_0x27b56e0;  1 drivers
S_0x27216d0 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b59e0 .functor AND 1, L_0x27b5e10, L_0x27b5f40, C4<1>, C4<1>;
L_0x27b5a50 .functor AND 1, L_0x27b5f40, L_0x27b55a0, C4<1>, C4<1>;
L_0x27b5ba0 .functor AND 1, L_0x27b5e10, L_0x27b55a0, C4<1>, C4<1>;
L_0x27b5c10 .functor OR 1, L_0x27b59e0, L_0x27b5a50, L_0x27b5ba0, C4<0>;
L_0x27b5da0 .functor XOR 1, L_0x27b5e10, L_0x27b5f40, L_0x27b55a0, C4<0>;
v0x2721960_0 .net "cin", 0 0, L_0x27b55a0;  alias, 1 drivers
v0x2721a30_0 .net "cout", 0 0, L_0x27b5c10;  alias, 1 drivers
v0x2721af0_0 .net "cout_0", 0 0, L_0x27b59e0;  1 drivers
v0x2721bc0_0 .net "cout_1", 0 0, L_0x27b5a50;  1 drivers
v0x2721c80_0 .net "cout_2", 0 0, L_0x27b5ba0;  1 drivers
v0x2721d90_0 .net "in0", 0 0, L_0x27b5e10;  1 drivers
v0x2721e50_0 .net "in1", 0 0, L_0x27b5f40;  1 drivers
v0x2721f10_0 .net "sum", 0 0, L_0x27b5da0;  1 drivers
S_0x2722090 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b6070 .functor AND 1, L_0x27b6460, L_0x27b6620, C4<1>, C4<1>;
L_0x27b6110 .functor AND 1, L_0x27b6620, L_0x27b5c10, C4<1>, C4<1>;
L_0x27b6240 .functor AND 1, L_0x27b6460, L_0x27b5c10, C4<1>, C4<1>;
L_0x27b62b0 .functor OR 1, L_0x27b6070, L_0x27b6110, L_0x27b6240, C4<0>;
L_0x27b63f0 .functor XOR 1, L_0x27b6460, L_0x27b6620, L_0x27b5c10, C4<0>;
v0x27222f0_0 .net "cin", 0 0, L_0x27b5c10;  alias, 1 drivers
v0x27223e0_0 .net "cout", 0 0, L_0x27b62b0;  alias, 1 drivers
v0x27224a0_0 .net "cout_0", 0 0, L_0x27b6070;  1 drivers
v0x2722570_0 .net "cout_1", 0 0, L_0x27b6110;  1 drivers
v0x2722630_0 .net "cout_2", 0 0, L_0x27b6240;  1 drivers
v0x2722740_0 .net "in0", 0 0, L_0x27b6460;  1 drivers
v0x2722800_0 .net "in1", 0 0, L_0x27b6620;  1 drivers
v0x27228c0_0 .net "sum", 0 0, L_0x27b63f0;  1 drivers
S_0x2722a40 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b6830 .functor AND 1, L_0x27b6bb0, L_0x27b6ce0, C4<1>, C4<1>;
L_0x27b6900 .functor AND 1, L_0x27b6ce0, L_0x27b62b0, C4<1>, C4<1>;
L_0x27b6a30 .functor AND 1, L_0x27b6bb0, L_0x27b62b0, C4<1>, C4<1>;
L_0x27b6aa0 .functor OR 1, L_0x27b6830, L_0x27b6900, L_0x27b6a30, C4<0>;
L_0x27b6b40 .functor XOR 1, L_0x27b6bb0, L_0x27b6ce0, L_0x27b62b0, C4<0>;
v0x2722cf0_0 .net "cin", 0 0, L_0x27b62b0;  alias, 1 drivers
v0x2722db0_0 .net "cout", 0 0, L_0x27b6aa0;  alias, 1 drivers
v0x2722e70_0 .net "cout_0", 0 0, L_0x27b6830;  1 drivers
v0x2722f40_0 .net "cout_1", 0 0, L_0x27b6900;  1 drivers
v0x2723000_0 .net "cout_2", 0 0, L_0x27b6a30;  1 drivers
v0x2723110_0 .net "in0", 0 0, L_0x27b6bb0;  1 drivers
v0x27231d0_0 .net "in1", 0 0, L_0x27b6ce0;  1 drivers
v0x2723290_0 .net "sum", 0 0, L_0x27b6b40;  1 drivers
S_0x2723410 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b6e10 .functor AND 1, L_0x27b71e0, L_0x27b7310, C4<1>, C4<1>;
L_0x27b6ee0 .functor AND 1, L_0x27b7310, L_0x27b6aa0, C4<1>, C4<1>;
L_0x27b7010 .functor AND 1, L_0x27b71e0, L_0x27b6aa0, C4<1>, C4<1>;
L_0x27b7080 .functor OR 1, L_0x27b6e10, L_0x27b6ee0, L_0x27b7010, C4<0>;
L_0x27b7170 .functor XOR 1, L_0x27b71e0, L_0x27b7310, L_0x27b6aa0, C4<0>;
v0x2723670_0 .net "cin", 0 0, L_0x27b6aa0;  alias, 1 drivers
v0x2723760_0 .net "cout", 0 0, L_0x27b7080;  alias, 1 drivers
v0x2723820_0 .net "cout_0", 0 0, L_0x27b6e10;  1 drivers
v0x27238f0_0 .net "cout_1", 0 0, L_0x27b6ee0;  1 drivers
v0x27239b0_0 .net "cout_2", 0 0, L_0x27b7010;  1 drivers
v0x2723ac0_0 .net "in0", 0 0, L_0x27b71e0;  1 drivers
v0x2723b80_0 .net "in1", 0 0, L_0x27b7310;  1 drivers
v0x2723c40_0 .net "sum", 0 0, L_0x27b7170;  1 drivers
S_0x2723dc0 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b74b0 .functor AND 1, L_0x27b78d0, L_0x27b7a00, C4<1>, C4<1>;
L_0x27b7580 .functor AND 1, L_0x27b7a00, L_0x27b7080, C4<1>, C4<1>;
L_0x27b76b0 .functor AND 1, L_0x27b78d0, L_0x27b7080, C4<1>, C4<1>;
L_0x27b7720 .functor OR 1, L_0x27b74b0, L_0x27b7580, L_0x27b76b0, C4<0>;
L_0x27b7860 .functor XOR 1, L_0x27b78d0, L_0x27b7a00, L_0x27b7080, C4<0>;
v0x2724020_0 .net "cin", 0 0, L_0x27b7080;  alias, 1 drivers
v0x2724110_0 .net "cout", 0 0, L_0x27b7720;  alias, 1 drivers
v0x27241d0_0 .net "cout_0", 0 0, L_0x27b74b0;  1 drivers
v0x27242a0_0 .net "cout_1", 0 0, L_0x27b7580;  1 drivers
v0x2724360_0 .net "cout_2", 0 0, L_0x27b76b0;  1 drivers
v0x2724470_0 .net "in0", 0 0, L_0x27b78d0;  1 drivers
v0x2724530_0 .net "in1", 0 0, L_0x27b7a00;  1 drivers
v0x27245f0_0 .net "sum", 0 0, L_0x27b7860;  1 drivers
S_0x2724770 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2720140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b7440 .functor AND 1, L_0x27b7ee0, L_0x27b8120, C4<1>, C4<1>;
L_0x27b7b90 .functor AND 1, L_0x27b8120, L_0x27b7720, C4<1>, C4<1>;
L_0x27b7cc0 .functor AND 1, L_0x27b7ee0, L_0x27b7720, C4<1>, C4<1>;
L_0x27b7d30 .functor OR 1, L_0x27b7440, L_0x27b7b90, L_0x27b7cc0, C4<0>;
L_0x27b7e70 .functor XOR 1, L_0x27b7ee0, L_0x27b8120, L_0x27b7720, C4<0>;
v0x27249d0_0 .net "cin", 0 0, L_0x27b7720;  alias, 1 drivers
v0x2724ac0_0 .net "cout", 0 0, L_0x27b7d30;  alias, 1 drivers
v0x2724b80_0 .net "cout_0", 0 0, L_0x27b7440;  1 drivers
v0x2724c50_0 .net "cout_1", 0 0, L_0x27b7b90;  1 drivers
v0x2724d10_0 .net "cout_2", 0 0, L_0x27b7cc0;  1 drivers
v0x2724e20_0 .net "in0", 0 0, L_0x27b7ee0;  1 drivers
v0x2724ee0_0 .net "in1", 0 0, L_0x27b8120;  1 drivers
v0x2724fa0_0 .net "sum", 0 0, L_0x27b7e70;  1 drivers
S_0x2725d30 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x271fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x272ac30_0 .net "carry0", 0 0, L_0x27b89b0;  1 drivers
v0x272ad40_0 .net "carry1", 0 0, L_0x27b9050;  1 drivers
v0x272ae50_0 .net "carry2", 0 0, L_0x27b96a0;  1 drivers
v0x272af40_0 .net "carry3", 0 0, L_0x27b9d40;  1 drivers
v0x272b030_0 .net "carry4", 0 0, L_0x27ba530;  1 drivers
v0x272b170_0 .net "carry5", 0 0, L_0x27bab10;  1 drivers
v0x272b260_0 .net "carry6", 0 0, L_0x27bb1b0;  1 drivers
L_0x7fe2436832e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x272b350_0 .net "cin", 0 0, L_0x7fe2436832e8;  1 drivers
v0x272b3f0_0 .net "cout", 0 0, L_0x27bb7c0;  alias, 1 drivers
v0x272b520_0 .net "in0", 7 0, L_0x27bc100;  1 drivers
v0x272b5c0_0 .net "in1", 7 0, L_0x27bc1f0;  1 drivers
v0x272b680_0 .net "sum", 7 0, L_0x27bbe30;  alias, 1 drivers
L_0x27b8b80 .part L_0x27bc100, 0, 1;
L_0x27b8cb0 .part L_0x27bc1f0, 0, 1;
L_0x27b91b0 .part L_0x27bc100, 1, 1;
L_0x27b92e0 .part L_0x27bc1f0, 1, 1;
L_0x27b98a0 .part L_0x27bc100, 2, 1;
L_0x27b99d0 .part L_0x27bc1f0, 2, 1;
L_0x27b9ef0 .part L_0x27bc100, 3, 1;
L_0x27ba0b0 .part L_0x27bc1f0, 3, 1;
L_0x27ba640 .part L_0x27bc100, 4, 1;
L_0x27ba770 .part L_0x27bc1f0, 4, 1;
L_0x27bac70 .part L_0x27bc100, 5, 1;
L_0x27bada0 .part L_0x27bc1f0, 5, 1;
L_0x27bb360 .part L_0x27bc100, 6, 1;
L_0x27bb490 .part L_0x27bc1f0, 6, 1;
L_0x27bb9b0 .part L_0x27bc100, 7, 1;
L_0x27bbbf0 .part L_0x27bc1f0, 7, 1;
LS_0x27bbe30_0_0 .concat8 [ 1 1 1 1], L_0x27b8b10, L_0x27b9140, L_0x27b9830, L_0x27b9e80;
LS_0x27bbe30_0_4 .concat8 [ 1 1 1 1], L_0x27ba5d0, L_0x27bac00, L_0x27bb2f0, L_0x27bb940;
L_0x27bbe30 .concat8 [ 4 4 0 0], LS_0x27bbe30_0_0, LS_0x27bbe30_0_4;
S_0x2725f60 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b8770 .functor AND 1, L_0x27b8b80, L_0x27b8cb0, C4<1>, C4<1>;
L_0x27b87e0 .functor AND 1, L_0x27b8cb0, L_0x7fe2436832e8, C4<1>, C4<1>;
L_0x27b88f0 .functor AND 1, L_0x27b8b80, L_0x7fe2436832e8, C4<1>, C4<1>;
L_0x27b89b0 .functor OR 1, L_0x27b8770, L_0x27b87e0, L_0x27b88f0, C4<0>;
L_0x27b8b10 .functor XOR 1, L_0x27b8b80, L_0x27b8cb0, L_0x7fe2436832e8, C4<0>;
v0x27261c0_0 .net "cin", 0 0, L_0x7fe2436832e8;  alias, 1 drivers
v0x27262a0_0 .net "cout", 0 0, L_0x27b89b0;  alias, 1 drivers
v0x2726380_0 .net "cout_0", 0 0, L_0x27b8770;  1 drivers
v0x2726420_0 .net "cout_1", 0 0, L_0x27b87e0;  1 drivers
v0x27264e0_0 .net "cout_2", 0 0, L_0x27b88f0;  1 drivers
v0x27265f0_0 .net "in0", 0 0, L_0x27b8b80;  1 drivers
v0x27266b0_0 .net "in1", 0 0, L_0x27b8cb0;  1 drivers
v0x2726770_0 .net "sum", 0 0, L_0x27b8b10;  1 drivers
S_0x27268f0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b8de0 .functor AND 1, L_0x27b91b0, L_0x27b92e0, C4<1>, C4<1>;
L_0x27b8eb0 .functor AND 1, L_0x27b92e0, L_0x27b89b0, C4<1>, C4<1>;
L_0x27b8fe0 .functor AND 1, L_0x27b91b0, L_0x27b89b0, C4<1>, C4<1>;
L_0x27b9050 .functor OR 1, L_0x27b8de0, L_0x27b8eb0, L_0x27b8fe0, C4<0>;
L_0x27b9140 .functor XOR 1, L_0x27b91b0, L_0x27b92e0, L_0x27b89b0, C4<0>;
v0x2726b70_0 .net "cin", 0 0, L_0x27b89b0;  alias, 1 drivers
v0x2726c10_0 .net "cout", 0 0, L_0x27b9050;  alias, 1 drivers
v0x2726cd0_0 .net "cout_0", 0 0, L_0x27b8de0;  1 drivers
v0x2726d70_0 .net "cout_1", 0 0, L_0x27b8eb0;  1 drivers
v0x2726e30_0 .net "cout_2", 0 0, L_0x27b8fe0;  1 drivers
v0x2726f40_0 .net "in0", 0 0, L_0x27b91b0;  1 drivers
v0x2727000_0 .net "in1", 0 0, L_0x27b92e0;  1 drivers
v0x27270c0_0 .net "sum", 0 0, L_0x27b9140;  1 drivers
S_0x2727240 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b9440 .functor AND 1, L_0x27b98a0, L_0x27b99d0, C4<1>, C4<1>;
L_0x27b94b0 .functor AND 1, L_0x27b99d0, L_0x27b9050, C4<1>, C4<1>;
L_0x27b9630 .functor AND 1, L_0x27b98a0, L_0x27b9050, C4<1>, C4<1>;
L_0x27b96a0 .functor OR 1, L_0x27b9440, L_0x27b94b0, L_0x27b9630, C4<0>;
L_0x27b9830 .functor XOR 1, L_0x27b98a0, L_0x27b99d0, L_0x27b9050, C4<0>;
v0x27274a0_0 .net "cin", 0 0, L_0x27b9050;  alias, 1 drivers
v0x2727540_0 .net "cout", 0 0, L_0x27b96a0;  alias, 1 drivers
v0x2727600_0 .net "cout_0", 0 0, L_0x27b9440;  1 drivers
v0x27276d0_0 .net "cout_1", 0 0, L_0x27b94b0;  1 drivers
v0x2727790_0 .net "cout_2", 0 0, L_0x27b9630;  1 drivers
v0x27278a0_0 .net "in0", 0 0, L_0x27b98a0;  1 drivers
v0x2727960_0 .net "in1", 0 0, L_0x27b99d0;  1 drivers
v0x2727a20_0 .net "sum", 0 0, L_0x27b9830;  1 drivers
S_0x2727ba0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27b9b00 .functor AND 1, L_0x27b9ef0, L_0x27ba0b0, C4<1>, C4<1>;
L_0x27b9ba0 .functor AND 1, L_0x27ba0b0, L_0x27b96a0, C4<1>, C4<1>;
L_0x27b9cd0 .functor AND 1, L_0x27b9ef0, L_0x27b96a0, C4<1>, C4<1>;
L_0x27b9d40 .functor OR 1, L_0x27b9b00, L_0x27b9ba0, L_0x27b9cd0, C4<0>;
L_0x27b9e80 .functor XOR 1, L_0x27b9ef0, L_0x27ba0b0, L_0x27b96a0, C4<0>;
v0x2727e00_0 .net "cin", 0 0, L_0x27b96a0;  alias, 1 drivers
v0x2727ef0_0 .net "cout", 0 0, L_0x27b9d40;  alias, 1 drivers
v0x2727fb0_0 .net "cout_0", 0 0, L_0x27b9b00;  1 drivers
v0x2728080_0 .net "cout_1", 0 0, L_0x27b9ba0;  1 drivers
v0x2728140_0 .net "cout_2", 0 0, L_0x27b9cd0;  1 drivers
v0x2728250_0 .net "in0", 0 0, L_0x27b9ef0;  1 drivers
v0x2728310_0 .net "in1", 0 0, L_0x27ba0b0;  1 drivers
v0x27283d0_0 .net "sum", 0 0, L_0x27b9e80;  1 drivers
S_0x2728550 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ba2c0 .functor AND 1, L_0x27ba640, L_0x27ba770, C4<1>, C4<1>;
L_0x27ba390 .functor AND 1, L_0x27ba770, L_0x27b9d40, C4<1>, C4<1>;
L_0x27ba4c0 .functor AND 1, L_0x27ba640, L_0x27b9d40, C4<1>, C4<1>;
L_0x27ba530 .functor OR 1, L_0x27ba2c0, L_0x27ba390, L_0x27ba4c0, C4<0>;
L_0x27ba5d0 .functor XOR 1, L_0x27ba640, L_0x27ba770, L_0x27b9d40, C4<0>;
v0x2728800_0 .net "cin", 0 0, L_0x27b9d40;  alias, 1 drivers
v0x27288c0_0 .net "cout", 0 0, L_0x27ba530;  alias, 1 drivers
v0x2728980_0 .net "cout_0", 0 0, L_0x27ba2c0;  1 drivers
v0x2728a50_0 .net "cout_1", 0 0, L_0x27ba390;  1 drivers
v0x2728b10_0 .net "cout_2", 0 0, L_0x27ba4c0;  1 drivers
v0x2728c20_0 .net "in0", 0 0, L_0x27ba640;  1 drivers
v0x2728ce0_0 .net "in1", 0 0, L_0x27ba770;  1 drivers
v0x2728da0_0 .net "sum", 0 0, L_0x27ba5d0;  1 drivers
S_0x2728f20 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27ba8a0 .functor AND 1, L_0x27bac70, L_0x27bada0, C4<1>, C4<1>;
L_0x27ba970 .functor AND 1, L_0x27bada0, L_0x27ba530, C4<1>, C4<1>;
L_0x27baaa0 .functor AND 1, L_0x27bac70, L_0x27ba530, C4<1>, C4<1>;
L_0x27bab10 .functor OR 1, L_0x27ba8a0, L_0x27ba970, L_0x27baaa0, C4<0>;
L_0x27bac00 .functor XOR 1, L_0x27bac70, L_0x27bada0, L_0x27ba530, C4<0>;
v0x2729180_0 .net "cin", 0 0, L_0x27ba530;  alias, 1 drivers
v0x2729270_0 .net "cout", 0 0, L_0x27bab10;  alias, 1 drivers
v0x2729330_0 .net "cout_0", 0 0, L_0x27ba8a0;  1 drivers
v0x2729400_0 .net "cout_1", 0 0, L_0x27ba970;  1 drivers
v0x27294c0_0 .net "cout_2", 0 0, L_0x27baaa0;  1 drivers
v0x27295d0_0 .net "in0", 0 0, L_0x27bac70;  1 drivers
v0x2729690_0 .net "in1", 0 0, L_0x27bada0;  1 drivers
v0x2729750_0 .net "sum", 0 0, L_0x27bac00;  1 drivers
S_0x27298d0 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27baf40 .functor AND 1, L_0x27bb360, L_0x27bb490, C4<1>, C4<1>;
L_0x27bb010 .functor AND 1, L_0x27bb490, L_0x27bab10, C4<1>, C4<1>;
L_0x27bb140 .functor AND 1, L_0x27bb360, L_0x27bab10, C4<1>, C4<1>;
L_0x27bb1b0 .functor OR 1, L_0x27baf40, L_0x27bb010, L_0x27bb140, C4<0>;
L_0x27bb2f0 .functor XOR 1, L_0x27bb360, L_0x27bb490, L_0x27bab10, C4<0>;
v0x2729b30_0 .net "cin", 0 0, L_0x27bab10;  alias, 1 drivers
v0x2729c20_0 .net "cout", 0 0, L_0x27bb1b0;  alias, 1 drivers
v0x2729ce0_0 .net "cout_0", 0 0, L_0x27baf40;  1 drivers
v0x2729db0_0 .net "cout_1", 0 0, L_0x27bb010;  1 drivers
v0x2729e70_0 .net "cout_2", 0 0, L_0x27bb140;  1 drivers
v0x2729f80_0 .net "in0", 0 0, L_0x27bb360;  1 drivers
v0x272a040_0 .net "in1", 0 0, L_0x27bb490;  1 drivers
v0x272a100_0 .net "sum", 0 0, L_0x27bb2f0;  1 drivers
S_0x272a280 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2725d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27baed0 .functor AND 1, L_0x27bb9b0, L_0x27bbbf0, C4<1>, C4<1>;
L_0x27bb620 .functor AND 1, L_0x27bbbf0, L_0x27bb1b0, C4<1>, C4<1>;
L_0x27bb750 .functor AND 1, L_0x27bb9b0, L_0x27bb1b0, C4<1>, C4<1>;
L_0x27bb7c0 .functor OR 1, L_0x27baed0, L_0x27bb620, L_0x27bb750, C4<0>;
L_0x27bb940 .functor XOR 1, L_0x27bb9b0, L_0x27bbbf0, L_0x27bb1b0, C4<0>;
v0x272a4e0_0 .net "cin", 0 0, L_0x27bb1b0;  alias, 1 drivers
v0x272a5d0_0 .net "cout", 0 0, L_0x27bb7c0;  alias, 1 drivers
v0x272a690_0 .net "cout_0", 0 0, L_0x27baed0;  1 drivers
v0x272a760_0 .net "cout_1", 0 0, L_0x27bb620;  1 drivers
v0x272a820_0 .net "cout_2", 0 0, L_0x27bb750;  1 drivers
v0x272a930_0 .net "in0", 0 0, L_0x27bb9b0;  1 drivers
v0x272a9f0_0 .net "in1", 0 0, L_0x27bbbf0;  1 drivers
v0x272aab0_0 .net "sum", 0 0, L_0x27bb940;  1 drivers
S_0x272b820 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x271fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2730760_0 .net "carry0", 0 0, L_0x27bc520;  1 drivers
v0x2730870_0 .net "carry1", 0 0, L_0x27bcb30;  1 drivers
v0x2730980_0 .net "carry2", 0 0, L_0x27bd150;  1 drivers
v0x2730a70_0 .net "carry3", 0 0, L_0x27bd7f0;  1 drivers
v0x2730b60_0 .net "carry4", 0 0, L_0x27bdfe0;  1 drivers
v0x2730ca0_0 .net "carry5", 0 0, L_0x27be5c0;  1 drivers
v0x2730d90_0 .net "carry6", 0 0, L_0x27bec60;  1 drivers
L_0x7fe243683330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2730e80_0 .net "cin", 0 0, L_0x7fe243683330;  1 drivers
v0x2730f20_0 .net "cout", 0 0, L_0x27bf270;  alias, 1 drivers
v0x2731050_0 .net "in0", 7 0, L_0x27bfbb0;  1 drivers
v0x27310f0_0 .net "in1", 7 0, L_0x27bfc50;  1 drivers
v0x27311b0_0 .net "sum", 7 0, L_0x27bf8e0;  alias, 1 drivers
L_0x27bc6f0 .part L_0x27bfbb0, 0, 1;
L_0x27bc820 .part L_0x27bfc50, 0, 1;
L_0x27bcc90 .part L_0x27bfbb0, 1, 1;
L_0x27bcdc0 .part L_0x27bfc50, 1, 1;
L_0x27bd350 .part L_0x27bfbb0, 2, 1;
L_0x27bd480 .part L_0x27bfc50, 2, 1;
L_0x27bd9a0 .part L_0x27bfbb0, 3, 1;
L_0x27bdb60 .part L_0x27bfc50, 3, 1;
L_0x27be0f0 .part L_0x27bfbb0, 4, 1;
L_0x27be220 .part L_0x27bfc50, 4, 1;
L_0x27be720 .part L_0x27bfbb0, 5, 1;
L_0x27be850 .part L_0x27bfc50, 5, 1;
L_0x27bee10 .part L_0x27bfbb0, 6, 1;
L_0x27bef40 .part L_0x27bfc50, 6, 1;
L_0x27bf460 .part L_0x27bfbb0, 7, 1;
L_0x27bf6a0 .part L_0x27bfc50, 7, 1;
LS_0x27bf8e0_0_0 .concat8 [ 1 1 1 1], L_0x27bc680, L_0x27bcc20, L_0x27bd2e0, L_0x27bd930;
LS_0x27bf8e0_0_4 .concat8 [ 1 1 1 1], L_0x27be080, L_0x27be6b0, L_0x27beda0, L_0x27bf3f0;
L_0x27bf8e0 .concat8 [ 4 4 0 0], LS_0x27bf8e0_0_0, LS_0x27bf8e0_0_4;
S_0x272ba30 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27bc2e0 .functor AND 1, L_0x27bc6f0, L_0x27bc820, C4<1>, C4<1>;
L_0x27bc350 .functor AND 1, L_0x27bc820, L_0x7fe243683330, C4<1>, C4<1>;
L_0x27bc460 .functor AND 1, L_0x27bc6f0, L_0x7fe243683330, C4<1>, C4<1>;
L_0x27bc520 .functor OR 1, L_0x27bc2e0, L_0x27bc350, L_0x27bc460, C4<0>;
L_0x27bc680 .functor XOR 1, L_0x27bc6f0, L_0x27bc820, L_0x7fe243683330, C4<0>;
v0x272bc90_0 .net "cin", 0 0, L_0x7fe243683330;  alias, 1 drivers
v0x272bd70_0 .net "cout", 0 0, L_0x27bc520;  alias, 1 drivers
v0x272be50_0 .net "cout_0", 0 0, L_0x27bc2e0;  1 drivers
v0x272bef0_0 .net "cout_1", 0 0, L_0x27bc350;  1 drivers
v0x272bfb0_0 .net "cout_2", 0 0, L_0x27bc460;  1 drivers
v0x272c0c0_0 .net "in0", 0 0, L_0x27bc6f0;  1 drivers
v0x272c180_0 .net "in1", 0 0, L_0x27bc820;  1 drivers
v0x272c240_0 .net "sum", 0 0, L_0x27bc680;  1 drivers
S_0x272c3c0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27bc950 .functor AND 1, L_0x27bcc90, L_0x27bcdc0, C4<1>, C4<1>;
L_0x27bc9c0 .functor AND 1, L_0x27bcdc0, L_0x27bc520, C4<1>, C4<1>;
L_0x27bcac0 .functor AND 1, L_0x27bcc90, L_0x27bc520, C4<1>, C4<1>;
L_0x27bcb30 .functor OR 1, L_0x27bc950, L_0x27bc9c0, L_0x27bcac0, C4<0>;
L_0x27bcc20 .functor XOR 1, L_0x27bcc90, L_0x27bcdc0, L_0x27bc520, C4<0>;
v0x272c640_0 .net "cin", 0 0, L_0x27bc520;  alias, 1 drivers
v0x272c6e0_0 .net "cout", 0 0, L_0x27bcb30;  alias, 1 drivers
v0x272c7a0_0 .net "cout_0", 0 0, L_0x27bc950;  1 drivers
v0x272c840_0 .net "cout_1", 0 0, L_0x27bc9c0;  1 drivers
v0x272c900_0 .net "cout_2", 0 0, L_0x27bcac0;  1 drivers
v0x272ca10_0 .net "in0", 0 0, L_0x27bcc90;  1 drivers
v0x272cad0_0 .net "in1", 0 0, L_0x27bcdc0;  1 drivers
v0x272cb90_0 .net "sum", 0 0, L_0x27bcc20;  1 drivers
S_0x272cd10 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27bcf20 .functor AND 1, L_0x27bd350, L_0x27bd480, C4<1>, C4<1>;
L_0x27bcf90 .functor AND 1, L_0x27bd480, L_0x27bcb30, C4<1>, C4<1>;
L_0x27bd0e0 .functor AND 1, L_0x27bd350, L_0x27bcb30, C4<1>, C4<1>;
L_0x27bd150 .functor OR 1, L_0x27bcf20, L_0x27bcf90, L_0x27bd0e0, C4<0>;
L_0x27bd2e0 .functor XOR 1, L_0x27bd350, L_0x27bd480, L_0x27bcb30, C4<0>;
v0x272cfa0_0 .net "cin", 0 0, L_0x27bcb30;  alias, 1 drivers
v0x272d070_0 .net "cout", 0 0, L_0x27bd150;  alias, 1 drivers
v0x272d130_0 .net "cout_0", 0 0, L_0x27bcf20;  1 drivers
v0x272d200_0 .net "cout_1", 0 0, L_0x27bcf90;  1 drivers
v0x272d2c0_0 .net "cout_2", 0 0, L_0x27bd0e0;  1 drivers
v0x272d3d0_0 .net "in0", 0 0, L_0x27bd350;  1 drivers
v0x272d490_0 .net "in1", 0 0, L_0x27bd480;  1 drivers
v0x272d550_0 .net "sum", 0 0, L_0x27bd2e0;  1 drivers
S_0x272d6d0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27bd5b0 .functor AND 1, L_0x27bd9a0, L_0x27bdb60, C4<1>, C4<1>;
L_0x27bd650 .functor AND 1, L_0x27bdb60, L_0x27bd150, C4<1>, C4<1>;
L_0x27bd780 .functor AND 1, L_0x27bd9a0, L_0x27bd150, C4<1>, C4<1>;
L_0x27bd7f0 .functor OR 1, L_0x27bd5b0, L_0x27bd650, L_0x27bd780, C4<0>;
L_0x27bd930 .functor XOR 1, L_0x27bd9a0, L_0x27bdb60, L_0x27bd150, C4<0>;
v0x272d930_0 .net "cin", 0 0, L_0x27bd150;  alias, 1 drivers
v0x272da20_0 .net "cout", 0 0, L_0x27bd7f0;  alias, 1 drivers
v0x272dae0_0 .net "cout_0", 0 0, L_0x27bd5b0;  1 drivers
v0x272dbb0_0 .net "cout_1", 0 0, L_0x27bd650;  1 drivers
v0x272dc70_0 .net "cout_2", 0 0, L_0x27bd780;  1 drivers
v0x272dd80_0 .net "in0", 0 0, L_0x27bd9a0;  1 drivers
v0x272de40_0 .net "in1", 0 0, L_0x27bdb60;  1 drivers
v0x272df00_0 .net "sum", 0 0, L_0x27bd930;  1 drivers
S_0x272e080 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27bdd70 .functor AND 1, L_0x27be0f0, L_0x27be220, C4<1>, C4<1>;
L_0x27bde40 .functor AND 1, L_0x27be220, L_0x27bd7f0, C4<1>, C4<1>;
L_0x27bdf70 .functor AND 1, L_0x27be0f0, L_0x27bd7f0, C4<1>, C4<1>;
L_0x27bdfe0 .functor OR 1, L_0x27bdd70, L_0x27bde40, L_0x27bdf70, C4<0>;
L_0x27be080 .functor XOR 1, L_0x27be0f0, L_0x27be220, L_0x27bd7f0, C4<0>;
v0x272e330_0 .net "cin", 0 0, L_0x27bd7f0;  alias, 1 drivers
v0x272e3f0_0 .net "cout", 0 0, L_0x27bdfe0;  alias, 1 drivers
v0x272e4b0_0 .net "cout_0", 0 0, L_0x27bdd70;  1 drivers
v0x272e580_0 .net "cout_1", 0 0, L_0x27bde40;  1 drivers
v0x272e640_0 .net "cout_2", 0 0, L_0x27bdf70;  1 drivers
v0x272e750_0 .net "in0", 0 0, L_0x27be0f0;  1 drivers
v0x272e810_0 .net "in1", 0 0, L_0x27be220;  1 drivers
v0x272e8d0_0 .net "sum", 0 0, L_0x27be080;  1 drivers
S_0x272ea50 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27be350 .functor AND 1, L_0x27be720, L_0x27be850, C4<1>, C4<1>;
L_0x27be420 .functor AND 1, L_0x27be850, L_0x27bdfe0, C4<1>, C4<1>;
L_0x27be550 .functor AND 1, L_0x27be720, L_0x27bdfe0, C4<1>, C4<1>;
L_0x27be5c0 .functor OR 1, L_0x27be350, L_0x27be420, L_0x27be550, C4<0>;
L_0x27be6b0 .functor XOR 1, L_0x27be720, L_0x27be850, L_0x27bdfe0, C4<0>;
v0x272ecb0_0 .net "cin", 0 0, L_0x27bdfe0;  alias, 1 drivers
v0x272eda0_0 .net "cout", 0 0, L_0x27be5c0;  alias, 1 drivers
v0x272ee60_0 .net "cout_0", 0 0, L_0x27be350;  1 drivers
v0x272ef30_0 .net "cout_1", 0 0, L_0x27be420;  1 drivers
v0x272eff0_0 .net "cout_2", 0 0, L_0x27be550;  1 drivers
v0x272f100_0 .net "in0", 0 0, L_0x27be720;  1 drivers
v0x272f1c0_0 .net "in1", 0 0, L_0x27be850;  1 drivers
v0x272f280_0 .net "sum", 0 0, L_0x27be6b0;  1 drivers
S_0x272f400 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27be9f0 .functor AND 1, L_0x27bee10, L_0x27bef40, C4<1>, C4<1>;
L_0x27beac0 .functor AND 1, L_0x27bef40, L_0x27be5c0, C4<1>, C4<1>;
L_0x27bebf0 .functor AND 1, L_0x27bee10, L_0x27be5c0, C4<1>, C4<1>;
L_0x27bec60 .functor OR 1, L_0x27be9f0, L_0x27beac0, L_0x27bebf0, C4<0>;
L_0x27beda0 .functor XOR 1, L_0x27bee10, L_0x27bef40, L_0x27be5c0, C4<0>;
v0x272f660_0 .net "cin", 0 0, L_0x27be5c0;  alias, 1 drivers
v0x272f750_0 .net "cout", 0 0, L_0x27bec60;  alias, 1 drivers
v0x272f810_0 .net "cout_0", 0 0, L_0x27be9f0;  1 drivers
v0x272f8e0_0 .net "cout_1", 0 0, L_0x27beac0;  1 drivers
v0x272f9a0_0 .net "cout_2", 0 0, L_0x27bebf0;  1 drivers
v0x272fab0_0 .net "in0", 0 0, L_0x27bee10;  1 drivers
v0x272fb70_0 .net "in1", 0 0, L_0x27bef40;  1 drivers
v0x272fc30_0 .net "sum", 0 0, L_0x27beda0;  1 drivers
S_0x272fdb0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x272b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27be980 .functor AND 1, L_0x27bf460, L_0x27bf6a0, C4<1>, C4<1>;
L_0x27bf0d0 .functor AND 1, L_0x27bf6a0, L_0x27bec60, C4<1>, C4<1>;
L_0x27bf200 .functor AND 1, L_0x27bf460, L_0x27bec60, C4<1>, C4<1>;
L_0x27bf270 .functor OR 1, L_0x27be980, L_0x27bf0d0, L_0x27bf200, C4<0>;
L_0x27bf3f0 .functor XOR 1, L_0x27bf460, L_0x27bf6a0, L_0x27bec60, C4<0>;
v0x2730010_0 .net "cin", 0 0, L_0x27bec60;  alias, 1 drivers
v0x2730100_0 .net "cout", 0 0, L_0x27bf270;  alias, 1 drivers
v0x27301c0_0 .net "cout_0", 0 0, L_0x27be980;  1 drivers
v0x2730290_0 .net "cout_1", 0 0, L_0x27bf0d0;  1 drivers
v0x2730350_0 .net "cout_2", 0 0, L_0x27bf200;  1 drivers
v0x2730460_0 .net "in0", 0 0, L_0x27bf460;  1 drivers
v0x2730520_0 .net "in1", 0 0, L_0x27bf6a0;  1 drivers
v0x27305e0_0 .net "sum", 0 0, L_0x27bf3f0;  1 drivers
S_0x2731350 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x271fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x2735ad0_0 .net "in0", 7 0, L_0x27bbe30;  alias, 1 drivers
v0x2735bb0_0 .net "in1", 7 0, L_0x27bf8e0;  alias, 1 drivers
v0x2735c80_0 .net "out", 7 0, L_0x27c2730;  1 drivers
v0x2735d70_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
L_0x27bffa0 .part L_0x27bbe30, 0, 1;
L_0x27c0090 .part L_0x27bf8e0, 0, 1;
L_0x27c0630 .part L_0x27bbe30, 1, 1;
L_0x27c0720 .part L_0x27bf8e0, 1, 1;
L_0x27c0b20 .part L_0x27bbe30, 2, 1;
L_0x27c0c10 .part L_0x27bf8e0, 2, 1;
L_0x27c1020 .part L_0x27bbe30, 3, 1;
L_0x27c1110 .part L_0x27bf8e0, 3, 1;
L_0x27c1530 .part L_0x27bbe30, 4, 1;
L_0x27c1620 .part L_0x27bf8e0, 4, 1;
L_0x27c1ae0 .part L_0x27bbe30, 5, 1;
L_0x27c1bd0 .part L_0x27bf8e0, 5, 1;
L_0x27c2040 .part L_0x27bbe30, 6, 1;
L_0x27c2130 .part L_0x27bf8e0, 6, 1;
L_0x27c24c0 .part L_0x27bbe30, 7, 1;
L_0x27c25b0 .part L_0x27bf8e0, 7, 1;
LS_0x27c2730_0_0 .concat8 [ 1 1 1 1], L_0x27bfe90, L_0x27c0520, L_0x27c09e0, L_0x27c0ee0;
LS_0x27c2730_0_4 .concat8 [ 1 1 1 1], L_0x27c13f0, L_0x27c1970, L_0x27c1ed0, L_0x27c2350;
L_0x27c2730 .concat8 [ 4 4 0 0], LS_0x27c2730_0_0, LS_0x27c2730_0_4;
S_0x2731550 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27bfcf0 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27bfd60 .functor AND 1, L_0x27bfcf0, L_0x27bffa0, C4<1>, C4<1>;
L_0x27bfe20 .functor AND 1, L_0x27b7d30, L_0x27c0090, C4<1>, C4<1>;
L_0x27bfe90 .functor OR 1, L_0x27bfd60, L_0x27bfe20, C4<0>, C4<0>;
v0x27317c0_0 .net "in0", 0 0, L_0x27bffa0;  1 drivers
v0x27318a0_0 .net "in1", 0 0, L_0x27c0090;  1 drivers
v0x2731960_0 .net "minterm1", 0 0, L_0x27bfd60;  1 drivers
v0x2731a00_0 .net "minterm2", 0 0, L_0x27bfe20;  1 drivers
v0x2731ac0_0 .net "n_sel", 0 0, L_0x27bfcf0;  1 drivers
v0x2731bd0_0 .net "out", 0 0, L_0x27bfe90;  1 drivers
v0x2731cb0_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2731e20 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c01c0 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c0440 .functor AND 1, L_0x27c01c0, L_0x27c0630, C4<1>, C4<1>;
L_0x27c04b0 .functor AND 1, L_0x27b7d30, L_0x27c0720, C4<1>, C4<1>;
L_0x27c0520 .functor OR 1, L_0x27c0440, L_0x27c04b0, C4<0>, C4<0>;
v0x2732090_0 .net "in0", 0 0, L_0x27c0630;  1 drivers
v0x2732150_0 .net "in1", 0 0, L_0x27c0720;  1 drivers
v0x2732210_0 .net "minterm1", 0 0, L_0x27c0440;  1 drivers
v0x27322b0_0 .net "minterm2", 0 0, L_0x27c04b0;  1 drivers
v0x2732370_0 .net "n_sel", 0 0, L_0x27c01c0;  1 drivers
v0x2732480_0 .net "out", 0 0, L_0x27c0520;  1 drivers
v0x2732560_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2732680 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c0840 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c08b0 .functor AND 1, L_0x27c0840, L_0x27c0b20, C4<1>, C4<1>;
L_0x27c0970 .functor AND 1, L_0x27b7d30, L_0x27c0c10, C4<1>, C4<1>;
L_0x27c09e0 .functor OR 1, L_0x27c08b0, L_0x27c0970, C4<0>, C4<0>;
v0x27328d0_0 .net "in0", 0 0, L_0x27c0b20;  1 drivers
v0x2732990_0 .net "in1", 0 0, L_0x27c0c10;  1 drivers
v0x2732a50_0 .net "minterm1", 0 0, L_0x27c08b0;  1 drivers
v0x2732af0_0 .net "minterm2", 0 0, L_0x27c0970;  1 drivers
v0x2732bb0_0 .net "n_sel", 0 0, L_0x27c0840;  1 drivers
v0x2732cc0_0 .net "out", 0 0, L_0x27c09e0;  1 drivers
v0x2732da0_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2732ec0 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c0d40 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c0db0 .functor AND 1, L_0x27c0d40, L_0x27c1020, C4<1>, C4<1>;
L_0x27c0e70 .functor AND 1, L_0x27b7d30, L_0x27c1110, C4<1>, C4<1>;
L_0x27c0ee0 .functor OR 1, L_0x27c0db0, L_0x27c0e70, C4<0>, C4<0>;
v0x27330c0_0 .net "in0", 0 0, L_0x27c1020;  1 drivers
v0x27331a0_0 .net "in1", 0 0, L_0x27c1110;  1 drivers
v0x2733260_0 .net "minterm1", 0 0, L_0x27c0db0;  1 drivers
v0x2733300_0 .net "minterm2", 0 0, L_0x27c0e70;  1 drivers
v0x27333c0_0 .net "n_sel", 0 0, L_0x27c0d40;  1 drivers
v0x27334d0_0 .net "out", 0 0, L_0x27c0ee0;  1 drivers
v0x2733640_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2733760 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c1250 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c12c0 .functor AND 1, L_0x27c1250, L_0x27c1530, C4<1>, C4<1>;
L_0x27c1380 .functor AND 1, L_0x27b7d30, L_0x27c1620, C4<1>, C4<1>;
L_0x27c13f0 .functor OR 1, L_0x27c12c0, L_0x27c1380, C4<0>, C4<0>;
v0x2733a00_0 .net "in0", 0 0, L_0x27c1530;  1 drivers
v0x2733ae0_0 .net "in1", 0 0, L_0x27c1620;  1 drivers
v0x2733ba0_0 .net "minterm1", 0 0, L_0x27c12c0;  1 drivers
v0x2733c40_0 .net "minterm2", 0 0, L_0x27c1380;  1 drivers
v0x2733d00_0 .net "n_sel", 0 0, L_0x27c1250;  1 drivers
v0x2733e10_0 .net "out", 0 0, L_0x27c13f0;  1 drivers
v0x2733ef0_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2734010 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c1820 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c1890 .functor AND 1, L_0x27c1820, L_0x27c1ae0, C4<1>, C4<1>;
L_0x27c1900 .functor AND 1, L_0x27b7d30, L_0x27c1bd0, C4<1>, C4<1>;
L_0x27c1970 .functor OR 1, L_0x27c1890, L_0x27c1900, C4<0>, C4<0>;
v0x2734260_0 .net "in0", 0 0, L_0x27c1ae0;  1 drivers
v0x2734340_0 .net "in1", 0 0, L_0x27c1bd0;  1 drivers
v0x2734400_0 .net "minterm1", 0 0, L_0x27c1890;  1 drivers
v0x27344d0_0 .net "minterm2", 0 0, L_0x27c1900;  1 drivers
v0x2734590_0 .net "n_sel", 0 0, L_0x27c1820;  1 drivers
v0x27346a0_0 .net "out", 0 0, L_0x27c1970;  1 drivers
v0x2734780_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x27348a0 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c1d30 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c1da0 .functor AND 1, L_0x27c1d30, L_0x27c2040, C4<1>, C4<1>;
L_0x27c1e60 .functor AND 1, L_0x27b7d30, L_0x27c2130, C4<1>, C4<1>;
L_0x27c1ed0 .functor OR 1, L_0x27c1da0, L_0x27c1e60, C4<0>, C4<0>;
v0x2734af0_0 .net "in0", 0 0, L_0x27c2040;  1 drivers
v0x2734bd0_0 .net "in1", 0 0, L_0x27c2130;  1 drivers
v0x2734c90_0 .net "minterm1", 0 0, L_0x27c1da0;  1 drivers
v0x2734d60_0 .net "minterm2", 0 0, L_0x27c1e60;  1 drivers
v0x2734e20_0 .net "n_sel", 0 0, L_0x27c1d30;  1 drivers
v0x2734f30_0 .net "out", 0 0, L_0x27c1ed0;  1 drivers
v0x2735010_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2735240 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x2731350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c1cc0 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c2220 .functor AND 1, L_0x27c1cc0, L_0x27c24c0, C4<1>, C4<1>;
L_0x27c22e0 .functor AND 1, L_0x27b7d30, L_0x27c25b0, C4<1>, C4<1>;
L_0x27c2350 .functor OR 1, L_0x27c2220, L_0x27c22e0, C4<0>, C4<0>;
v0x2735490_0 .net "in0", 0 0, L_0x27c24c0;  1 drivers
v0x2735570_0 .net "in1", 0 0, L_0x27c25b0;  1 drivers
v0x2735630_0 .net "minterm1", 0 0, L_0x27c2220;  1 drivers
v0x2735700_0 .net "minterm2", 0 0, L_0x27c22e0;  1 drivers
v0x27357c0_0 .net "n_sel", 0 0, L_0x27c1cc0;  1 drivers
v0x27358d0_0 .net "out", 0 0, L_0x27c2350;  1 drivers
v0x27359b0_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x2735ec0 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x271fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27c2be0 .functor NOT 1, L_0x27b7d30, C4<0>, C4<0>, C4<0>;
L_0x27c2c50 .functor AND 1, L_0x27c2be0, L_0x27bb7c0, C4<1>, C4<1>;
L_0x27c2d10 .functor AND 1, L_0x27b7d30, L_0x27bf270, C4<1>, C4<1>;
L_0x27c2d80 .functor OR 1, L_0x27c2c50, L_0x27c2d10, C4<0>, C4<0>;
v0x2736160_0 .net "in0", 0 0, L_0x27bb7c0;  alias, 1 drivers
v0x2736270_0 .net "in1", 0 0, L_0x27bf270;  alias, 1 drivers
v0x2736380_0 .net "minterm1", 0 0, L_0x27c2c50;  1 drivers
v0x2736420_0 .net "minterm2", 0 0, L_0x27c2d10;  1 drivers
v0x27364c0_0 .net "n_sel", 0 0, L_0x27c2be0;  1 drivers
v0x27365d0_0 .net "out", 0 0, L_0x27c2d80;  alias, 1 drivers
v0x27366b0_0 .net "sel", 0 0, L_0x27b7d30;  alias, 1 drivers
S_0x27376b0 .scope module, "Eqcomp" "EqComparator_32b_RTL" 15 43, 16 10 0, S_0x2708850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /OUTPUT 1 "eq";
v0x27378e0_0 .net "eq", 0 0, L_0x27c3170;  alias, 1 drivers
v0x27379e0_0 .net "in0", 31 0, v0x276a760_0;  alias, 1 drivers
v0x2737aa0_0 .net "in1", 31 0, v0x2739bb0_0;  alias, 1 drivers
L_0x27c3170 .cmp/eq 32, v0x276a760_0, v0x2739bb0_0;
S_0x2737b80 .scope module, "Mux" "Mux2_32b_RTL" 15 50, 17 10 0, S_0x2708850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x2737df0_0 .net "in0", 31 0, L_0x27c2fd0;  alias, 1 drivers
v0x2737ee0_0 .net "in1", 31 0, L_0x27a6970;  alias, 1 drivers
v0x2737fa0_0 .var "out", 31 0;
v0x27380b0_0 .net "sel", 0 0, v0x2606b90_0;  alias, 1 drivers
E_0x2649090 .event anyedge, v0x2606b90_0, v0x27374a0_0, v0x2737ee0_0;
S_0x2738b30 .scope module, "immgen" "ImmGen_RTL" 8 120, 18 17 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 2 "imm_type";
    .port_info 2 /OUTPUT 32 "imm";
v0x2738d80_0 .var "imm", 31 0;
v0x2738e80_0 .net "imm_type", 1 0, v0x25f92b0_0;  alias, 1 drivers
v0x2738f50_0 .net "inst", 31 0, L_0x2795450;  alias, 1 drivers
v0x2739050_0 .net "inst[6:0]_unused", 6 0, L_0x27a67c0;  1 drivers
E_0x2656110/0 .event anyedge, v0x25f92b0_0, v0x25f9350_0, v0x25f9350_0, v0x25f9350_0;
E_0x2656110/1 .event anyedge, v0x25f9350_0, v0x25f9350_0, v0x25f9350_0, v0x25f9350_0;
E_0x2656110 .event/or E_0x2656110/0, E_0x2656110/1;
L_0x27a67c0 .part L_0x2795450, 0, 7;
S_0x2739170 .scope module, "mul" "Multiplier_32x32b_RTL" 8 156, 19 10 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /OUTPUT 32 "prod";
v0x27393a0_0 .net "in0", 31 0, v0x276a760_0;  alias, 1 drivers
v0x2739480_0 .net "in1", 31 0, v0x276a920_0;  alias, 1 drivers
v0x2739560_0 .net "prod", 31 0, L_0x27c3500;  alias, 1 drivers
L_0x27c3500 .arith/mult 32, v0x276a760_0, v0x276a920_0;
S_0x27396f0 .scope module, "op2_mux" "Mux2_32b_RTL" 8 131, 17 10 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x27399b0_0 .net "in0", 31 0, v0x276a920_0;  alias, 1 drivers
v0x2739ac0_0 .net "in1", 31 0, v0x2738d80_0;  alias, 1 drivers
v0x2739bb0_0 .var "out", 31 0;
v0x2739c70_0 .net "sel", 0 0, v0x26001b0_0;  alias, 1 drivers
E_0x265ca50 .event anyedge, v0x26001b0_0, v0x2739480_0, v0x2708470_0;
S_0x2739dd0 .scope module, "pc_adder" "Adder_32b_GL" 8 78, 9 11 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /OUTPUT 32 "sum";
L_0x27963b0 .functor BUFZ 1, L_0x2796030, C4<0>, C4<0>, C4<0>;
v0x2768470_0 .net "cout", 0 0, L_0x2787a30;  1 drivers
v0x2768530_0 .net "in0", 31 0, v0x2769840_0;  alias, 1 drivers
L_0x7fe243683180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27685f0_0 .net "in1", 31 0, L_0x7fe243683180;  1 drivers
v0x2768690_0 .net "out", 0 0, L_0x2796030;  1 drivers
v0x2768780_0 .net "out_unused", 0 0, L_0x27963b0;  1 drivers
v0x27688b0_0 .net "sum", 31 0, L_0x2796280;  alias, 1 drivers
L_0x2787b40 .part v0x2769840_0, 0, 16;
L_0x2787be0 .part L_0x7fe243683180, 0, 16;
L_0x2796140 .part v0x2769840_0, 16, 16;
L_0x27961e0 .part L_0x7fe243683180, 16, 16;
L_0x2796280 .concat8 [ 16 16 0 0], L_0x2787750, L_0x2795d50;
S_0x273a020 .scope module, "Adder0" "AdderCarrySelect_16b_GL" 9 21, 10 13 0, S_0x2739dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x2750a20_0 .net "carry0", 0 0, L_0x277c680;  1 drivers
v0x2750ae0_0 .net "carry1", 0 0, L_0x2780230;  1 drivers
v0x2750ba0_0 .net "carry2", 0 0, L_0x2783e00;  1 drivers
L_0x7fe2436830a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2750c40_0 .net "cin", 0 0, L_0x7fe2436830a8;  1 drivers
v0x2750d30_0 .net "cout", 0 0, L_0x2787a30;  alias, 1 drivers
v0x2750e20_0 .net "in0", 15 0, L_0x2787b40;  1 drivers
v0x2750ec0_0 .net "in1", 15 0, L_0x2787be0;  1 drivers
v0x2750fa0_0 .net "sum", 15 0, L_0x2787750;  1 drivers
v0x27510a0_0 .net "sum1", 7 0, L_0x27808a0;  1 drivers
v0x2751160_0 .net "sum2", 7 0, L_0x2784470;  1 drivers
L_0x277cf80 .part L_0x2787b40, 0, 8;
L_0x277d020 .part L_0x2787be0, 0, 8;
L_0x2780b70 .part L_0x2787b40, 8, 8;
L_0x2780c60 .part L_0x2787be0, 8, 8;
L_0x2784740 .part L_0x2787b40, 8, 8;
L_0x27847e0 .part L_0x2787be0, 8, 8;
L_0x2787750 .concat8 [ 8 8 0 0], L_0x277ccb0, L_0x27873e0;
S_0x273a2a0 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x273a020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x273f360_0 .net "carry0", 0 0, L_0x2779720;  1 drivers
v0x273f470_0 .net "carry1", 0 0, L_0x2779da0;  1 drivers
v0x273f580_0 .net "carry2", 0 0, L_0x277a440;  1 drivers
v0x273f670_0 .net "carry3", 0 0, L_0x277ab20;  1 drivers
v0x273f760_0 .net "carry4", 0 0, L_0x277b310;  1 drivers
v0x273f8a0_0 .net "carry5", 0 0, L_0x277b950;  1 drivers
v0x273f990_0 .net "carry6", 0 0, L_0x277bff0;  1 drivers
v0x273fa80_0 .net "cin", 0 0, L_0x7fe2436830a8;  alias, 1 drivers
v0x273fb20_0 .net "cout", 0 0, L_0x277c680;  alias, 1 drivers
v0x273fc50_0 .net "in0", 7 0, L_0x277cf80;  1 drivers
v0x273fcf0_0 .net "in1", 7 0, L_0x277d020;  1 drivers
v0x273fdb0_0 .net "sum", 7 0, L_0x277ccb0;  1 drivers
L_0x27798d0 .part L_0x277cf80, 0, 1;
L_0x2779a00 .part L_0x277d020, 0, 1;
L_0x2779f50 .part L_0x277cf80, 1, 1;
L_0x277a080 .part L_0x277d020, 1, 1;
L_0x277a640 .part L_0x277cf80, 2, 1;
L_0x277a770 .part L_0x277d020, 2, 1;
L_0x277acd0 .part L_0x277cf80, 3, 1;
L_0x277ae90 .part L_0x277d020, 3, 1;
L_0x277b420 .part L_0x277cf80, 4, 1;
L_0x277b550 .part L_0x277d020, 4, 1;
L_0x277bab0 .part L_0x277cf80, 5, 1;
L_0x277bbe0 .part L_0x277d020, 5, 1;
L_0x277c1a0 .part L_0x277cf80, 6, 1;
L_0x277c2d0 .part L_0x277d020, 6, 1;
L_0x277c830 .part L_0x277cf80, 7, 1;
L_0x277ca70 .part L_0x277d020, 7, 1;
LS_0x277ccb0_0_0 .concat8 [ 1 1 1 1], L_0x2779860, L_0x2779ee0, L_0x277a5d0, L_0x277ac60;
LS_0x277ccb0_0_4 .concat8 [ 1 1 1 1], L_0x277b3b0, L_0x277ba40, L_0x277c130, L_0x277c7c0;
L_0x277ccb0 .concat8 [ 4 4 0 0], LS_0x277ccb0_0_0, LS_0x277ccb0_0_4;
S_0x273a550 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2779520 .functor AND 1, L_0x27798d0, L_0x2779a00, C4<1>, C4<1>;
L_0x27795b0 .functor AND 1, L_0x2779a00, L_0x7fe2436830a8, C4<1>, C4<1>;
L_0x2779620 .functor AND 1, L_0x27798d0, L_0x7fe2436830a8, C4<1>, C4<1>;
L_0x2779720 .functor OR 1, L_0x2779520, L_0x27795b0, L_0x2779620, C4<0>;
L_0x2779860 .functor XOR 1, L_0x27798d0, L_0x2779a00, L_0x7fe2436830a8, C4<0>;
v0x273a800_0 .net "cin", 0 0, L_0x7fe2436830a8;  alias, 1 drivers
v0x273a8e0_0 .net "cout", 0 0, L_0x2779720;  alias, 1 drivers
v0x273a9c0_0 .net "cout_0", 0 0, L_0x2779520;  1 drivers
v0x273aa90_0 .net "cout_1", 0 0, L_0x27795b0;  1 drivers
v0x273ab50_0 .net "cout_2", 0 0, L_0x2779620;  1 drivers
v0x273ac60_0 .net "in0", 0 0, L_0x27798d0;  1 drivers
v0x273ad20_0 .net "in1", 0 0, L_0x2779a00;  1 drivers
v0x273ade0_0 .net "sum", 0 0, L_0x2779860;  1 drivers
S_0x273af60 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2779b30 .functor AND 1, L_0x2779f50, L_0x277a080, C4<1>, C4<1>;
L_0x2779c00 .functor AND 1, L_0x277a080, L_0x2779720, C4<1>, C4<1>;
L_0x2779d30 .functor AND 1, L_0x2779f50, L_0x2779720, C4<1>, C4<1>;
L_0x2779da0 .functor OR 1, L_0x2779b30, L_0x2779c00, L_0x2779d30, C4<0>;
L_0x2779ee0 .functor XOR 1, L_0x2779f50, L_0x277a080, L_0x2779720, C4<0>;
v0x273b1e0_0 .net "cin", 0 0, L_0x2779720;  alias, 1 drivers
v0x273b2b0_0 .net "cout", 0 0, L_0x2779da0;  alias, 1 drivers
v0x273b370_0 .net "cout_0", 0 0, L_0x2779b30;  1 drivers
v0x273b440_0 .net "cout_1", 0 0, L_0x2779c00;  1 drivers
v0x273b500_0 .net "cout_2", 0 0, L_0x2779d30;  1 drivers
v0x273b610_0 .net "in0", 0 0, L_0x2779f50;  1 drivers
v0x273b6d0_0 .net "in1", 0 0, L_0x277a080;  1 drivers
v0x273b790_0 .net "sum", 0 0, L_0x2779ee0;  1 drivers
S_0x273b910 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277a1e0 .functor AND 1, L_0x277a640, L_0x277a770, C4<1>, C4<1>;
L_0x277a250 .functor AND 1, L_0x277a770, L_0x2779da0, C4<1>, C4<1>;
L_0x277a3d0 .functor AND 1, L_0x277a640, L_0x2779da0, C4<1>, C4<1>;
L_0x277a440 .functor OR 1, L_0x277a1e0, L_0x277a250, L_0x277a3d0, C4<0>;
L_0x277a5d0 .functor XOR 1, L_0x277a640, L_0x277a770, L_0x2779da0, C4<0>;
v0x273bba0_0 .net "cin", 0 0, L_0x2779da0;  alias, 1 drivers
v0x273bc70_0 .net "cout", 0 0, L_0x277a440;  alias, 1 drivers
v0x273bd30_0 .net "cout_0", 0 0, L_0x277a1e0;  1 drivers
v0x273be00_0 .net "cout_1", 0 0, L_0x277a250;  1 drivers
v0x273bec0_0 .net "cout_2", 0 0, L_0x277a3d0;  1 drivers
v0x273bfd0_0 .net "in0", 0 0, L_0x277a640;  1 drivers
v0x273c090_0 .net "in1", 0 0, L_0x277a770;  1 drivers
v0x273c150_0 .net "sum", 0 0, L_0x277a5d0;  1 drivers
S_0x273c2d0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277a8e0 .functor AND 1, L_0x277acd0, L_0x277ae90, C4<1>, C4<1>;
L_0x277a980 .functor AND 1, L_0x277ae90, L_0x277a440, C4<1>, C4<1>;
L_0x277aab0 .functor AND 1, L_0x277acd0, L_0x277a440, C4<1>, C4<1>;
L_0x277ab20 .functor OR 1, L_0x277a8e0, L_0x277a980, L_0x277aab0, C4<0>;
L_0x277ac60 .functor XOR 1, L_0x277acd0, L_0x277ae90, L_0x277a440, C4<0>;
v0x273c530_0 .net "cin", 0 0, L_0x277a440;  alias, 1 drivers
v0x273c620_0 .net "cout", 0 0, L_0x277ab20;  alias, 1 drivers
v0x273c6e0_0 .net "cout_0", 0 0, L_0x277a8e0;  1 drivers
v0x273c7b0_0 .net "cout_1", 0 0, L_0x277a980;  1 drivers
v0x273c870_0 .net "cout_2", 0 0, L_0x277aab0;  1 drivers
v0x273c980_0 .net "in0", 0 0, L_0x277acd0;  1 drivers
v0x273ca40_0 .net "in1", 0 0, L_0x277ae90;  1 drivers
v0x273cb00_0 .net "sum", 0 0, L_0x277ac60;  1 drivers
S_0x273cc80 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277b0a0 .functor AND 1, L_0x277b420, L_0x277b550, C4<1>, C4<1>;
L_0x277b170 .functor AND 1, L_0x277b550, L_0x277ab20, C4<1>, C4<1>;
L_0x277b2a0 .functor AND 1, L_0x277b420, L_0x277ab20, C4<1>, C4<1>;
L_0x277b310 .functor OR 1, L_0x277b0a0, L_0x277b170, L_0x277b2a0, C4<0>;
L_0x277b3b0 .functor XOR 1, L_0x277b420, L_0x277b550, L_0x277ab20, C4<0>;
v0x273cf30_0 .net "cin", 0 0, L_0x277ab20;  alias, 1 drivers
v0x273cff0_0 .net "cout", 0 0, L_0x277b310;  alias, 1 drivers
v0x273d0b0_0 .net "cout_0", 0 0, L_0x277b0a0;  1 drivers
v0x273d180_0 .net "cout_1", 0 0, L_0x277b170;  1 drivers
v0x273d240_0 .net "cout_2", 0 0, L_0x277b2a0;  1 drivers
v0x273d350_0 .net "in0", 0 0, L_0x277b420;  1 drivers
v0x273d410_0 .net "in1", 0 0, L_0x277b550;  1 drivers
v0x273d4d0_0 .net "sum", 0 0, L_0x277b3b0;  1 drivers
S_0x273d650 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277b6e0 .functor AND 1, L_0x277bab0, L_0x277bbe0, C4<1>, C4<1>;
L_0x277b7b0 .functor AND 1, L_0x277bbe0, L_0x277b310, C4<1>, C4<1>;
L_0x277b8e0 .functor AND 1, L_0x277bab0, L_0x277b310, C4<1>, C4<1>;
L_0x277b950 .functor OR 1, L_0x277b6e0, L_0x277b7b0, L_0x277b8e0, C4<0>;
L_0x277ba40 .functor XOR 1, L_0x277bab0, L_0x277bbe0, L_0x277b310, C4<0>;
v0x273d8b0_0 .net "cin", 0 0, L_0x277b310;  alias, 1 drivers
v0x273d9a0_0 .net "cout", 0 0, L_0x277b950;  alias, 1 drivers
v0x273da60_0 .net "cout_0", 0 0, L_0x277b6e0;  1 drivers
v0x273db30_0 .net "cout_1", 0 0, L_0x277b7b0;  1 drivers
v0x273dbf0_0 .net "cout_2", 0 0, L_0x277b8e0;  1 drivers
v0x273dd00_0 .net "in0", 0 0, L_0x277bab0;  1 drivers
v0x273ddc0_0 .net "in1", 0 0, L_0x277bbe0;  1 drivers
v0x273de80_0 .net "sum", 0 0, L_0x277ba40;  1 drivers
S_0x273e000 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277bd80 .functor AND 1, L_0x277c1a0, L_0x277c2d0, C4<1>, C4<1>;
L_0x277be50 .functor AND 1, L_0x277c2d0, L_0x277b950, C4<1>, C4<1>;
L_0x277bf80 .functor AND 1, L_0x277c1a0, L_0x277b950, C4<1>, C4<1>;
L_0x277bff0 .functor OR 1, L_0x277bd80, L_0x277be50, L_0x277bf80, C4<0>;
L_0x277c130 .functor XOR 1, L_0x277c1a0, L_0x277c2d0, L_0x277b950, C4<0>;
v0x273e260_0 .net "cin", 0 0, L_0x277b950;  alias, 1 drivers
v0x273e350_0 .net "cout", 0 0, L_0x277bff0;  alias, 1 drivers
v0x273e410_0 .net "cout_0", 0 0, L_0x277bd80;  1 drivers
v0x273e4e0_0 .net "cout_1", 0 0, L_0x277be50;  1 drivers
v0x273e5a0_0 .net "cout_2", 0 0, L_0x277bf80;  1 drivers
v0x273e6b0_0 .net "in0", 0 0, L_0x277c1a0;  1 drivers
v0x273e770_0 .net "in1", 0 0, L_0x277c2d0;  1 drivers
v0x273e830_0 .net "sum", 0 0, L_0x277c130;  1 drivers
S_0x273e9b0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x273a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277bd10 .functor AND 1, L_0x277c830, L_0x277ca70, C4<1>, C4<1>;
L_0x277c4e0 .functor AND 1, L_0x277ca70, L_0x277bff0, C4<1>, C4<1>;
L_0x277c610 .functor AND 1, L_0x277c830, L_0x277bff0, C4<1>, C4<1>;
L_0x277c680 .functor OR 1, L_0x277bd10, L_0x277c4e0, L_0x277c610, C4<0>;
L_0x277c7c0 .functor XOR 1, L_0x277c830, L_0x277ca70, L_0x277bff0, C4<0>;
v0x273ec10_0 .net "cin", 0 0, L_0x277bff0;  alias, 1 drivers
v0x273ed00_0 .net "cout", 0 0, L_0x277c680;  alias, 1 drivers
v0x273edc0_0 .net "cout_0", 0 0, L_0x277bd10;  1 drivers
v0x273ee90_0 .net "cout_1", 0 0, L_0x277c4e0;  1 drivers
v0x273ef50_0 .net "cout_2", 0 0, L_0x277c610;  1 drivers
v0x273f060_0 .net "in0", 0 0, L_0x277c830;  1 drivers
v0x273f120_0 .net "in1", 0 0, L_0x277ca70;  1 drivers
v0x273f1e0_0 .net "sum", 0 0, L_0x277c7c0;  1 drivers
S_0x273ff50 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x273a020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2744e80_0 .net "carry0", 0 0, L_0x277d300;  1 drivers
v0x2744f90_0 .net "carry1", 0 0, L_0x277d9a0;  1 drivers
v0x27450a0_0 .net "carry2", 0 0, L_0x277dff0;  1 drivers
v0x2745190_0 .net "carry3", 0 0, L_0x277e6d0;  1 drivers
v0x2745280_0 .net "carry4", 0 0, L_0x277eec0;  1 drivers
v0x27453c0_0 .net "carry5", 0 0, L_0x277f500;  1 drivers
v0x27454b0_0 .net "carry6", 0 0, L_0x277fba0;  1 drivers
L_0x7fe243683018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27455a0_0 .net "cin", 0 0, L_0x7fe243683018;  1 drivers
v0x2745640_0 .net "cout", 0 0, L_0x2780230;  alias, 1 drivers
v0x2745770_0 .net "in0", 7 0, L_0x2780b70;  1 drivers
v0x2745810_0 .net "in1", 7 0, L_0x2780c60;  1 drivers
v0x27458d0_0 .net "sum", 7 0, L_0x27808a0;  alias, 1 drivers
L_0x277d4d0 .part L_0x2780b70, 0, 1;
L_0x277d600 .part L_0x2780c60, 0, 1;
L_0x277db00 .part L_0x2780b70, 1, 1;
L_0x277dc30 .part L_0x2780c60, 1, 1;
L_0x277e1f0 .part L_0x2780b70, 2, 1;
L_0x277e320 .part L_0x2780c60, 2, 1;
L_0x277e880 .part L_0x2780b70, 3, 1;
L_0x277ea40 .part L_0x2780c60, 3, 1;
L_0x277efd0 .part L_0x2780b70, 4, 1;
L_0x277f100 .part L_0x2780c60, 4, 1;
L_0x277f660 .part L_0x2780b70, 5, 1;
L_0x277f790 .part L_0x2780c60, 5, 1;
L_0x277fd50 .part L_0x2780b70, 6, 1;
L_0x277fe80 .part L_0x2780c60, 6, 1;
L_0x2780420 .part L_0x2780b70, 7, 1;
L_0x2780660 .part L_0x2780c60, 7, 1;
LS_0x27808a0_0_0 .concat8 [ 1 1 1 1], L_0x277d460, L_0x277da90, L_0x277e180, L_0x277e810;
LS_0x27808a0_0_4 .concat8 [ 1 1 1 1], L_0x277ef60, L_0x277f5f0, L_0x277fce0, L_0x27803b0;
L_0x27808a0 .concat8 [ 4 4 0 0], LS_0x27808a0_0_0, LS_0x27808a0_0_4;
S_0x2740180 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277d0c0 .functor AND 1, L_0x277d4d0, L_0x277d600, C4<1>, C4<1>;
L_0x277d130 .functor AND 1, L_0x277d600, L_0x7fe243683018, C4<1>, C4<1>;
L_0x277d240 .functor AND 1, L_0x277d4d0, L_0x7fe243683018, C4<1>, C4<1>;
L_0x277d300 .functor OR 1, L_0x277d0c0, L_0x277d130, L_0x277d240, C4<0>;
L_0x277d460 .functor XOR 1, L_0x277d4d0, L_0x277d600, L_0x7fe243683018, C4<0>;
v0x27403e0_0 .net "cin", 0 0, L_0x7fe243683018;  alias, 1 drivers
v0x27404c0_0 .net "cout", 0 0, L_0x277d300;  alias, 1 drivers
v0x27405a0_0 .net "cout_0", 0 0, L_0x277d0c0;  1 drivers
v0x2740640_0 .net "cout_1", 0 0, L_0x277d130;  1 drivers
v0x2740700_0 .net "cout_2", 0 0, L_0x277d240;  1 drivers
v0x2740810_0 .net "in0", 0 0, L_0x277d4d0;  1 drivers
v0x27408d0_0 .net "in1", 0 0, L_0x277d600;  1 drivers
v0x2740990_0 .net "sum", 0 0, L_0x277d460;  1 drivers
S_0x2740b10 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277d730 .functor AND 1, L_0x277db00, L_0x277dc30, C4<1>, C4<1>;
L_0x277d800 .functor AND 1, L_0x277dc30, L_0x277d300, C4<1>, C4<1>;
L_0x277d930 .functor AND 1, L_0x277db00, L_0x277d300, C4<1>, C4<1>;
L_0x277d9a0 .functor OR 1, L_0x277d730, L_0x277d800, L_0x277d930, C4<0>;
L_0x277da90 .functor XOR 1, L_0x277db00, L_0x277dc30, L_0x277d300, C4<0>;
v0x2740d90_0 .net "cin", 0 0, L_0x277d300;  alias, 1 drivers
v0x2740e30_0 .net "cout", 0 0, L_0x277d9a0;  alias, 1 drivers
v0x2740ef0_0 .net "cout_0", 0 0, L_0x277d730;  1 drivers
v0x2740f90_0 .net "cout_1", 0 0, L_0x277d800;  1 drivers
v0x2741050_0 .net "cout_2", 0 0, L_0x277d930;  1 drivers
v0x2741160_0 .net "in0", 0 0, L_0x277db00;  1 drivers
v0x2741220_0 .net "in1", 0 0, L_0x277dc30;  1 drivers
v0x27412e0_0 .net "sum", 0 0, L_0x277da90;  1 drivers
S_0x2741460 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277dd90 .functor AND 1, L_0x277e1f0, L_0x277e320, C4<1>, C4<1>;
L_0x277de00 .functor AND 1, L_0x277e320, L_0x277d9a0, C4<1>, C4<1>;
L_0x277df80 .functor AND 1, L_0x277e1f0, L_0x277d9a0, C4<1>, C4<1>;
L_0x277dff0 .functor OR 1, L_0x277dd90, L_0x277de00, L_0x277df80, C4<0>;
L_0x277e180 .functor XOR 1, L_0x277e1f0, L_0x277e320, L_0x277d9a0, C4<0>;
v0x27416c0_0 .net "cin", 0 0, L_0x277d9a0;  alias, 1 drivers
v0x2741790_0 .net "cout", 0 0, L_0x277dff0;  alias, 1 drivers
v0x2741850_0 .net "cout_0", 0 0, L_0x277dd90;  1 drivers
v0x2741920_0 .net "cout_1", 0 0, L_0x277de00;  1 drivers
v0x27419e0_0 .net "cout_2", 0 0, L_0x277df80;  1 drivers
v0x2741af0_0 .net "in0", 0 0, L_0x277e1f0;  1 drivers
v0x2741bb0_0 .net "in1", 0 0, L_0x277e320;  1 drivers
v0x2741c70_0 .net "sum", 0 0, L_0x277e180;  1 drivers
S_0x2741df0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277e490 .functor AND 1, L_0x277e880, L_0x277ea40, C4<1>, C4<1>;
L_0x277e530 .functor AND 1, L_0x277ea40, L_0x277dff0, C4<1>, C4<1>;
L_0x277e660 .functor AND 1, L_0x277e880, L_0x277dff0, C4<1>, C4<1>;
L_0x277e6d0 .functor OR 1, L_0x277e490, L_0x277e530, L_0x277e660, C4<0>;
L_0x277e810 .functor XOR 1, L_0x277e880, L_0x277ea40, L_0x277dff0, C4<0>;
v0x2742050_0 .net "cin", 0 0, L_0x277dff0;  alias, 1 drivers
v0x2742140_0 .net "cout", 0 0, L_0x277e6d0;  alias, 1 drivers
v0x2742200_0 .net "cout_0", 0 0, L_0x277e490;  1 drivers
v0x27422d0_0 .net "cout_1", 0 0, L_0x277e530;  1 drivers
v0x2742390_0 .net "cout_2", 0 0, L_0x277e660;  1 drivers
v0x27424a0_0 .net "in0", 0 0, L_0x277e880;  1 drivers
v0x2742560_0 .net "in1", 0 0, L_0x277ea40;  1 drivers
v0x2742620_0 .net "sum", 0 0, L_0x277e810;  1 drivers
S_0x27427a0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277ec50 .functor AND 1, L_0x277efd0, L_0x277f100, C4<1>, C4<1>;
L_0x277ed20 .functor AND 1, L_0x277f100, L_0x277e6d0, C4<1>, C4<1>;
L_0x277ee50 .functor AND 1, L_0x277efd0, L_0x277e6d0, C4<1>, C4<1>;
L_0x277eec0 .functor OR 1, L_0x277ec50, L_0x277ed20, L_0x277ee50, C4<0>;
L_0x277ef60 .functor XOR 1, L_0x277efd0, L_0x277f100, L_0x277e6d0, C4<0>;
v0x2742a50_0 .net "cin", 0 0, L_0x277e6d0;  alias, 1 drivers
v0x2742b10_0 .net "cout", 0 0, L_0x277eec0;  alias, 1 drivers
v0x2742bd0_0 .net "cout_0", 0 0, L_0x277ec50;  1 drivers
v0x2742ca0_0 .net "cout_1", 0 0, L_0x277ed20;  1 drivers
v0x2742d60_0 .net "cout_2", 0 0, L_0x277ee50;  1 drivers
v0x2742e70_0 .net "in0", 0 0, L_0x277efd0;  1 drivers
v0x2742f30_0 .net "in1", 0 0, L_0x277f100;  1 drivers
v0x2742ff0_0 .net "sum", 0 0, L_0x277ef60;  1 drivers
S_0x2743170 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277f290 .functor AND 1, L_0x277f660, L_0x277f790, C4<1>, C4<1>;
L_0x277f360 .functor AND 1, L_0x277f790, L_0x277eec0, C4<1>, C4<1>;
L_0x277f490 .functor AND 1, L_0x277f660, L_0x277eec0, C4<1>, C4<1>;
L_0x277f500 .functor OR 1, L_0x277f290, L_0x277f360, L_0x277f490, C4<0>;
L_0x277f5f0 .functor XOR 1, L_0x277f660, L_0x277f790, L_0x277eec0, C4<0>;
v0x27433d0_0 .net "cin", 0 0, L_0x277eec0;  alias, 1 drivers
v0x27434c0_0 .net "cout", 0 0, L_0x277f500;  alias, 1 drivers
v0x2743580_0 .net "cout_0", 0 0, L_0x277f290;  1 drivers
v0x2743650_0 .net "cout_1", 0 0, L_0x277f360;  1 drivers
v0x2743710_0 .net "cout_2", 0 0, L_0x277f490;  1 drivers
v0x2743820_0 .net "in0", 0 0, L_0x277f660;  1 drivers
v0x27438e0_0 .net "in1", 0 0, L_0x277f790;  1 drivers
v0x27439a0_0 .net "sum", 0 0, L_0x277f5f0;  1 drivers
S_0x2743b20 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277f930 .functor AND 1, L_0x277fd50, L_0x277fe80, C4<1>, C4<1>;
L_0x277fa00 .functor AND 1, L_0x277fe80, L_0x277f500, C4<1>, C4<1>;
L_0x277fb30 .functor AND 1, L_0x277fd50, L_0x277f500, C4<1>, C4<1>;
L_0x277fba0 .functor OR 1, L_0x277f930, L_0x277fa00, L_0x277fb30, C4<0>;
L_0x277fce0 .functor XOR 1, L_0x277fd50, L_0x277fe80, L_0x277f500, C4<0>;
v0x2743d80_0 .net "cin", 0 0, L_0x277f500;  alias, 1 drivers
v0x2743e70_0 .net "cout", 0 0, L_0x277fba0;  alias, 1 drivers
v0x2743f30_0 .net "cout_0", 0 0, L_0x277f930;  1 drivers
v0x2744000_0 .net "cout_1", 0 0, L_0x277fa00;  1 drivers
v0x27440c0_0 .net "cout_2", 0 0, L_0x277fb30;  1 drivers
v0x27441d0_0 .net "in0", 0 0, L_0x277fd50;  1 drivers
v0x2744290_0 .net "in1", 0 0, L_0x277fe80;  1 drivers
v0x2744350_0 .net "sum", 0 0, L_0x277fce0;  1 drivers
S_0x27444d0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x273ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x277f8c0 .functor AND 1, L_0x2780420, L_0x2780660, C4<1>, C4<1>;
L_0x2780090 .functor AND 1, L_0x2780660, L_0x277fba0, C4<1>, C4<1>;
L_0x27801c0 .functor AND 1, L_0x2780420, L_0x277fba0, C4<1>, C4<1>;
L_0x2780230 .functor OR 1, L_0x277f8c0, L_0x2780090, L_0x27801c0, C4<0>;
L_0x27803b0 .functor XOR 1, L_0x2780420, L_0x2780660, L_0x277fba0, C4<0>;
v0x2744730_0 .net "cin", 0 0, L_0x277fba0;  alias, 1 drivers
v0x2744820_0 .net "cout", 0 0, L_0x2780230;  alias, 1 drivers
v0x27448e0_0 .net "cout_0", 0 0, L_0x277f8c0;  1 drivers
v0x27449b0_0 .net "cout_1", 0 0, L_0x2780090;  1 drivers
v0x2744a70_0 .net "cout_2", 0 0, L_0x27801c0;  1 drivers
v0x2744b80_0 .net "in0", 0 0, L_0x2780420;  1 drivers
v0x2744c40_0 .net "in1", 0 0, L_0x2780660;  1 drivers
v0x2744d00_0 .net "sum", 0 0, L_0x27803b0;  1 drivers
S_0x2745a70 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x273a020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x274a9b0_0 .net "carry0", 0 0, L_0x2780f90;  1 drivers
v0x274aac0_0 .net "carry1", 0 0, L_0x27815a0;  1 drivers
v0x274abd0_0 .net "carry2", 0 0, L_0x2781bc0;  1 drivers
v0x274acc0_0 .net "carry3", 0 0, L_0x27822a0;  1 drivers
v0x274adb0_0 .net "carry4", 0 0, L_0x2782a90;  1 drivers
v0x274aef0_0 .net "carry5", 0 0, L_0x27830d0;  1 drivers
v0x274afe0_0 .net "carry6", 0 0, L_0x2783770;  1 drivers
L_0x7fe243683060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x274b0d0_0 .net "cin", 0 0, L_0x7fe243683060;  1 drivers
v0x274b170_0 .net "cout", 0 0, L_0x2783e00;  alias, 1 drivers
v0x274b2a0_0 .net "in0", 7 0, L_0x2784740;  1 drivers
v0x274b340_0 .net "in1", 7 0, L_0x27847e0;  1 drivers
v0x274b400_0 .net "sum", 7 0, L_0x2784470;  alias, 1 drivers
L_0x2781160 .part L_0x2784740, 0, 1;
L_0x2781290 .part L_0x27847e0, 0, 1;
L_0x2781700 .part L_0x2784740, 1, 1;
L_0x2781830 .part L_0x27847e0, 1, 1;
L_0x2781dc0 .part L_0x2784740, 2, 1;
L_0x2781ef0 .part L_0x27847e0, 2, 1;
L_0x2782450 .part L_0x2784740, 3, 1;
L_0x2782610 .part L_0x27847e0, 3, 1;
L_0x2782ba0 .part L_0x2784740, 4, 1;
L_0x2782cd0 .part L_0x27847e0, 4, 1;
L_0x2783230 .part L_0x2784740, 5, 1;
L_0x2783360 .part L_0x27847e0, 5, 1;
L_0x2783920 .part L_0x2784740, 6, 1;
L_0x2783a50 .part L_0x27847e0, 6, 1;
L_0x2783ff0 .part L_0x2784740, 7, 1;
L_0x2784230 .part L_0x27847e0, 7, 1;
LS_0x2784470_0_0 .concat8 [ 1 1 1 1], L_0x27810f0, L_0x2781690, L_0x2781d50, L_0x27823e0;
LS_0x2784470_0_4 .concat8 [ 1 1 1 1], L_0x2782b30, L_0x27831c0, L_0x27838b0, L_0x2783f80;
L_0x2784470 .concat8 [ 4 4 0 0], LS_0x2784470_0_0, LS_0x2784470_0_4;
S_0x2745c80 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2780d50 .functor AND 1, L_0x2781160, L_0x2781290, C4<1>, C4<1>;
L_0x2780dc0 .functor AND 1, L_0x2781290, L_0x7fe243683060, C4<1>, C4<1>;
L_0x2780ed0 .functor AND 1, L_0x2781160, L_0x7fe243683060, C4<1>, C4<1>;
L_0x2780f90 .functor OR 1, L_0x2780d50, L_0x2780dc0, L_0x2780ed0, C4<0>;
L_0x27810f0 .functor XOR 1, L_0x2781160, L_0x2781290, L_0x7fe243683060, C4<0>;
v0x2745ee0_0 .net "cin", 0 0, L_0x7fe243683060;  alias, 1 drivers
v0x2745fc0_0 .net "cout", 0 0, L_0x2780f90;  alias, 1 drivers
v0x27460a0_0 .net "cout_0", 0 0, L_0x2780d50;  1 drivers
v0x2746140_0 .net "cout_1", 0 0, L_0x2780dc0;  1 drivers
v0x2746200_0 .net "cout_2", 0 0, L_0x2780ed0;  1 drivers
v0x2746310_0 .net "in0", 0 0, L_0x2781160;  1 drivers
v0x27463d0_0 .net "in1", 0 0, L_0x2781290;  1 drivers
v0x2746490_0 .net "sum", 0 0, L_0x27810f0;  1 drivers
S_0x2746610 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27813c0 .functor AND 1, L_0x2781700, L_0x2781830, C4<1>, C4<1>;
L_0x2781430 .functor AND 1, L_0x2781830, L_0x2780f90, C4<1>, C4<1>;
L_0x2781530 .functor AND 1, L_0x2781700, L_0x2780f90, C4<1>, C4<1>;
L_0x27815a0 .functor OR 1, L_0x27813c0, L_0x2781430, L_0x2781530, C4<0>;
L_0x2781690 .functor XOR 1, L_0x2781700, L_0x2781830, L_0x2780f90, C4<0>;
v0x2746890_0 .net "cin", 0 0, L_0x2780f90;  alias, 1 drivers
v0x2746930_0 .net "cout", 0 0, L_0x27815a0;  alias, 1 drivers
v0x27469f0_0 .net "cout_0", 0 0, L_0x27813c0;  1 drivers
v0x2746a90_0 .net "cout_1", 0 0, L_0x2781430;  1 drivers
v0x2746b50_0 .net "cout_2", 0 0, L_0x2781530;  1 drivers
v0x2746c60_0 .net "in0", 0 0, L_0x2781700;  1 drivers
v0x2746d20_0 .net "in1", 0 0, L_0x2781830;  1 drivers
v0x2746de0_0 .net "sum", 0 0, L_0x2781690;  1 drivers
S_0x2746f60 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2781990 .functor AND 1, L_0x2781dc0, L_0x2781ef0, C4<1>, C4<1>;
L_0x2781a00 .functor AND 1, L_0x2781ef0, L_0x27815a0, C4<1>, C4<1>;
L_0x2781b50 .functor AND 1, L_0x2781dc0, L_0x27815a0, C4<1>, C4<1>;
L_0x2781bc0 .functor OR 1, L_0x2781990, L_0x2781a00, L_0x2781b50, C4<0>;
L_0x2781d50 .functor XOR 1, L_0x2781dc0, L_0x2781ef0, L_0x27815a0, C4<0>;
v0x27471f0_0 .net "cin", 0 0, L_0x27815a0;  alias, 1 drivers
v0x27472c0_0 .net "cout", 0 0, L_0x2781bc0;  alias, 1 drivers
v0x2747380_0 .net "cout_0", 0 0, L_0x2781990;  1 drivers
v0x2747450_0 .net "cout_1", 0 0, L_0x2781a00;  1 drivers
v0x2747510_0 .net "cout_2", 0 0, L_0x2781b50;  1 drivers
v0x2747620_0 .net "in0", 0 0, L_0x2781dc0;  1 drivers
v0x27476e0_0 .net "in1", 0 0, L_0x2781ef0;  1 drivers
v0x27477a0_0 .net "sum", 0 0, L_0x2781d50;  1 drivers
S_0x2747920 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2782060 .functor AND 1, L_0x2782450, L_0x2782610, C4<1>, C4<1>;
L_0x2782100 .functor AND 1, L_0x2782610, L_0x2781bc0, C4<1>, C4<1>;
L_0x2782230 .functor AND 1, L_0x2782450, L_0x2781bc0, C4<1>, C4<1>;
L_0x27822a0 .functor OR 1, L_0x2782060, L_0x2782100, L_0x2782230, C4<0>;
L_0x27823e0 .functor XOR 1, L_0x2782450, L_0x2782610, L_0x2781bc0, C4<0>;
v0x2747b80_0 .net "cin", 0 0, L_0x2781bc0;  alias, 1 drivers
v0x2747c70_0 .net "cout", 0 0, L_0x27822a0;  alias, 1 drivers
v0x2747d30_0 .net "cout_0", 0 0, L_0x2782060;  1 drivers
v0x2747e00_0 .net "cout_1", 0 0, L_0x2782100;  1 drivers
v0x2747ec0_0 .net "cout_2", 0 0, L_0x2782230;  1 drivers
v0x2747fd0_0 .net "in0", 0 0, L_0x2782450;  1 drivers
v0x2748090_0 .net "in1", 0 0, L_0x2782610;  1 drivers
v0x2748150_0 .net "sum", 0 0, L_0x27823e0;  1 drivers
S_0x27482d0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2782820 .functor AND 1, L_0x2782ba0, L_0x2782cd0, C4<1>, C4<1>;
L_0x27828f0 .functor AND 1, L_0x2782cd0, L_0x27822a0, C4<1>, C4<1>;
L_0x2782a20 .functor AND 1, L_0x2782ba0, L_0x27822a0, C4<1>, C4<1>;
L_0x2782a90 .functor OR 1, L_0x2782820, L_0x27828f0, L_0x2782a20, C4<0>;
L_0x2782b30 .functor XOR 1, L_0x2782ba0, L_0x2782cd0, L_0x27822a0, C4<0>;
v0x2748580_0 .net "cin", 0 0, L_0x27822a0;  alias, 1 drivers
v0x2748640_0 .net "cout", 0 0, L_0x2782a90;  alias, 1 drivers
v0x2748700_0 .net "cout_0", 0 0, L_0x2782820;  1 drivers
v0x27487d0_0 .net "cout_1", 0 0, L_0x27828f0;  1 drivers
v0x2748890_0 .net "cout_2", 0 0, L_0x2782a20;  1 drivers
v0x27489a0_0 .net "in0", 0 0, L_0x2782ba0;  1 drivers
v0x2748a60_0 .net "in1", 0 0, L_0x2782cd0;  1 drivers
v0x2748b20_0 .net "sum", 0 0, L_0x2782b30;  1 drivers
S_0x2748ca0 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2782e60 .functor AND 1, L_0x2783230, L_0x2783360, C4<1>, C4<1>;
L_0x2782f30 .functor AND 1, L_0x2783360, L_0x2782a90, C4<1>, C4<1>;
L_0x2783060 .functor AND 1, L_0x2783230, L_0x2782a90, C4<1>, C4<1>;
L_0x27830d0 .functor OR 1, L_0x2782e60, L_0x2782f30, L_0x2783060, C4<0>;
L_0x27831c0 .functor XOR 1, L_0x2783230, L_0x2783360, L_0x2782a90, C4<0>;
v0x2748f00_0 .net "cin", 0 0, L_0x2782a90;  alias, 1 drivers
v0x2748ff0_0 .net "cout", 0 0, L_0x27830d0;  alias, 1 drivers
v0x27490b0_0 .net "cout_0", 0 0, L_0x2782e60;  1 drivers
v0x2749180_0 .net "cout_1", 0 0, L_0x2782f30;  1 drivers
v0x2749240_0 .net "cout_2", 0 0, L_0x2783060;  1 drivers
v0x2749350_0 .net "in0", 0 0, L_0x2783230;  1 drivers
v0x2749410_0 .net "in1", 0 0, L_0x2783360;  1 drivers
v0x27494d0_0 .net "sum", 0 0, L_0x27831c0;  1 drivers
S_0x2749650 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2783500 .functor AND 1, L_0x2783920, L_0x2783a50, C4<1>, C4<1>;
L_0x27835d0 .functor AND 1, L_0x2783a50, L_0x27830d0, C4<1>, C4<1>;
L_0x2783700 .functor AND 1, L_0x2783920, L_0x27830d0, C4<1>, C4<1>;
L_0x2783770 .functor OR 1, L_0x2783500, L_0x27835d0, L_0x2783700, C4<0>;
L_0x27838b0 .functor XOR 1, L_0x2783920, L_0x2783a50, L_0x27830d0, C4<0>;
v0x27498b0_0 .net "cin", 0 0, L_0x27830d0;  alias, 1 drivers
v0x27499a0_0 .net "cout", 0 0, L_0x2783770;  alias, 1 drivers
v0x2749a60_0 .net "cout_0", 0 0, L_0x2783500;  1 drivers
v0x2749b30_0 .net "cout_1", 0 0, L_0x27835d0;  1 drivers
v0x2749bf0_0 .net "cout_2", 0 0, L_0x2783700;  1 drivers
v0x2749d00_0 .net "in0", 0 0, L_0x2783920;  1 drivers
v0x2749dc0_0 .net "in1", 0 0, L_0x2783a50;  1 drivers
v0x2749e80_0 .net "sum", 0 0, L_0x27838b0;  1 drivers
S_0x274a000 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2745a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2783490 .functor AND 1, L_0x2783ff0, L_0x2784230, C4<1>, C4<1>;
L_0x2783c60 .functor AND 1, L_0x2784230, L_0x2783770, C4<1>, C4<1>;
L_0x2783d90 .functor AND 1, L_0x2783ff0, L_0x2783770, C4<1>, C4<1>;
L_0x2783e00 .functor OR 1, L_0x2783490, L_0x2783c60, L_0x2783d90, C4<0>;
L_0x2783f80 .functor XOR 1, L_0x2783ff0, L_0x2784230, L_0x2783770, C4<0>;
v0x274a260_0 .net "cin", 0 0, L_0x2783770;  alias, 1 drivers
v0x274a350_0 .net "cout", 0 0, L_0x2783e00;  alias, 1 drivers
v0x274a410_0 .net "cout_0", 0 0, L_0x2783490;  1 drivers
v0x274a4e0_0 .net "cout_1", 0 0, L_0x2783c60;  1 drivers
v0x274a5a0_0 .net "cout_2", 0 0, L_0x2783d90;  1 drivers
v0x274a6b0_0 .net "in0", 0 0, L_0x2783ff0;  1 drivers
v0x274a770_0 .net "in1", 0 0, L_0x2784230;  1 drivers
v0x274a830_0 .net "sum", 0 0, L_0x2783f80;  1 drivers
S_0x274b5a0 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x273a020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x274fd20_0 .net "in0", 7 0, L_0x27808a0;  alias, 1 drivers
v0x274fe00_0 .net "in1", 7 0, L_0x2784470;  alias, 1 drivers
v0x274fed0_0 .net "out", 7 0, L_0x27873e0;  1 drivers
v0x274ffc0_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
L_0x2784b70 .part L_0x27808a0, 0, 1;
L_0x2784c60 .part L_0x2784470, 0, 1;
L_0x2785200 .part L_0x27808a0, 1, 1;
L_0x27852f0 .part L_0x2784470, 1, 1;
L_0x27856f0 .part L_0x27808a0, 2, 1;
L_0x27857e0 .part L_0x2784470, 2, 1;
L_0x2785bf0 .part L_0x27808a0, 3, 1;
L_0x2785ce0 .part L_0x2784470, 3, 1;
L_0x2786100 .part L_0x27808a0, 4, 1;
L_0x27861f0 .part L_0x2784470, 4, 1;
L_0x2786710 .part L_0x27808a0, 5, 1;
L_0x2786800 .part L_0x2784470, 5, 1;
L_0x2786c70 .part L_0x27808a0, 6, 1;
L_0x2786d60 .part L_0x2784470, 6, 1;
L_0x2787170 .part L_0x27808a0, 7, 1;
L_0x2787260 .part L_0x2784470, 7, 1;
LS_0x27873e0_0_0 .concat8 [ 1 1 1 1], L_0x2784a60, L_0x27850f0, L_0x27855b0, L_0x2785ab0;
LS_0x27873e0_0_4 .concat8 [ 1 1 1 1], L_0x2785fc0, L_0x27865a0, L_0x2786b00, L_0x2787000;
L_0x27873e0 .concat8 [ 4 4 0 0], LS_0x27873e0_0_0, LS_0x27873e0_0_4;
S_0x274b7a0 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27848c0 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2784930 .functor AND 1, L_0x27848c0, L_0x2784b70, C4<1>, C4<1>;
L_0x27849f0 .functor AND 1, L_0x277c680, L_0x2784c60, C4<1>, C4<1>;
L_0x2784a60 .functor OR 1, L_0x2784930, L_0x27849f0, C4<0>, C4<0>;
v0x274ba10_0 .net "in0", 0 0, L_0x2784b70;  1 drivers
v0x274baf0_0 .net "in1", 0 0, L_0x2784c60;  1 drivers
v0x274bbb0_0 .net "minterm1", 0 0, L_0x2784930;  1 drivers
v0x274bc50_0 .net "minterm2", 0 0, L_0x27849f0;  1 drivers
v0x274bd10_0 .net "n_sel", 0 0, L_0x27848c0;  1 drivers
v0x274be20_0 .net "out", 0 0, L_0x2784a60;  1 drivers
v0x274bf00_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274c070 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2784d90 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2785010 .functor AND 1, L_0x2784d90, L_0x2785200, C4<1>, C4<1>;
L_0x2785080 .functor AND 1, L_0x277c680, L_0x27852f0, C4<1>, C4<1>;
L_0x27850f0 .functor OR 1, L_0x2785010, L_0x2785080, C4<0>, C4<0>;
v0x274c2e0_0 .net "in0", 0 0, L_0x2785200;  1 drivers
v0x274c3a0_0 .net "in1", 0 0, L_0x27852f0;  1 drivers
v0x274c460_0 .net "minterm1", 0 0, L_0x2785010;  1 drivers
v0x274c500_0 .net "minterm2", 0 0, L_0x2785080;  1 drivers
v0x274c5c0_0 .net "n_sel", 0 0, L_0x2784d90;  1 drivers
v0x274c6d0_0 .net "out", 0 0, L_0x27850f0;  1 drivers
v0x274c7b0_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274c8d0 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2785410 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2785480 .functor AND 1, L_0x2785410, L_0x27856f0, C4<1>, C4<1>;
L_0x2785540 .functor AND 1, L_0x277c680, L_0x27857e0, C4<1>, C4<1>;
L_0x27855b0 .functor OR 1, L_0x2785480, L_0x2785540, C4<0>, C4<0>;
v0x274cb20_0 .net "in0", 0 0, L_0x27856f0;  1 drivers
v0x274cbe0_0 .net "in1", 0 0, L_0x27857e0;  1 drivers
v0x274cca0_0 .net "minterm1", 0 0, L_0x2785480;  1 drivers
v0x274cd40_0 .net "minterm2", 0 0, L_0x2785540;  1 drivers
v0x274ce00_0 .net "n_sel", 0 0, L_0x2785410;  1 drivers
v0x274cf10_0 .net "out", 0 0, L_0x27855b0;  1 drivers
v0x274cff0_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274d110 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2785910 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2785980 .functor AND 1, L_0x2785910, L_0x2785bf0, C4<1>, C4<1>;
L_0x2785a40 .functor AND 1, L_0x277c680, L_0x2785ce0, C4<1>, C4<1>;
L_0x2785ab0 .functor OR 1, L_0x2785980, L_0x2785a40, C4<0>, C4<0>;
v0x274d310_0 .net "in0", 0 0, L_0x2785bf0;  1 drivers
v0x274d3f0_0 .net "in1", 0 0, L_0x2785ce0;  1 drivers
v0x274d4b0_0 .net "minterm1", 0 0, L_0x2785980;  1 drivers
v0x274d550_0 .net "minterm2", 0 0, L_0x2785a40;  1 drivers
v0x274d610_0 .net "n_sel", 0 0, L_0x2785910;  1 drivers
v0x274d720_0 .net "out", 0 0, L_0x2785ab0;  1 drivers
v0x274d890_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274d9b0 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2785e20 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2785e90 .functor AND 1, L_0x2785e20, L_0x2786100, C4<1>, C4<1>;
L_0x2785f50 .functor AND 1, L_0x277c680, L_0x27861f0, C4<1>, C4<1>;
L_0x2785fc0 .functor OR 1, L_0x2785e90, L_0x2785f50, C4<0>, C4<0>;
v0x274dc50_0 .net "in0", 0 0, L_0x2786100;  1 drivers
v0x274dd30_0 .net "in1", 0 0, L_0x27861f0;  1 drivers
v0x274ddf0_0 .net "minterm1", 0 0, L_0x2785e90;  1 drivers
v0x274de90_0 .net "minterm2", 0 0, L_0x2785f50;  1 drivers
v0x274df50_0 .net "n_sel", 0 0, L_0x2785e20;  1 drivers
v0x274e060_0 .net "out", 0 0, L_0x2785fc0;  1 drivers
v0x274e140_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274e260 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2786450 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x27864c0 .functor AND 1, L_0x2786450, L_0x2786710, C4<1>, C4<1>;
L_0x2786530 .functor AND 1, L_0x277c680, L_0x2786800, C4<1>, C4<1>;
L_0x27865a0 .functor OR 1, L_0x27864c0, L_0x2786530, C4<0>, C4<0>;
v0x274e4b0_0 .net "in0", 0 0, L_0x2786710;  1 drivers
v0x274e590_0 .net "in1", 0 0, L_0x2786800;  1 drivers
v0x274e650_0 .net "minterm1", 0 0, L_0x27864c0;  1 drivers
v0x274e720_0 .net "minterm2", 0 0, L_0x2786530;  1 drivers
v0x274e7e0_0 .net "n_sel", 0 0, L_0x2786450;  1 drivers
v0x274e8f0_0 .net "out", 0 0, L_0x27865a0;  1 drivers
v0x274e9d0_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274eaf0 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2786960 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x27869d0 .functor AND 1, L_0x2786960, L_0x2786c70, C4<1>, C4<1>;
L_0x2786a90 .functor AND 1, L_0x277c680, L_0x2786d60, C4<1>, C4<1>;
L_0x2786b00 .functor OR 1, L_0x27869d0, L_0x2786a90, C4<0>, C4<0>;
v0x274ed40_0 .net "in0", 0 0, L_0x2786c70;  1 drivers
v0x274ee20_0 .net "in1", 0 0, L_0x2786d60;  1 drivers
v0x274eee0_0 .net "minterm1", 0 0, L_0x27869d0;  1 drivers
v0x274efb0_0 .net "minterm2", 0 0, L_0x2786a90;  1 drivers
v0x274f070_0 .net "n_sel", 0 0, L_0x2786960;  1 drivers
v0x274f180_0 .net "out", 0 0, L_0x2786b00;  1 drivers
v0x274f260_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x274f490 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x274b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27868f0 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2786ed0 .functor AND 1, L_0x27868f0, L_0x2787170, C4<1>, C4<1>;
L_0x2786f90 .functor AND 1, L_0x277c680, L_0x2787260, C4<1>, C4<1>;
L_0x2787000 .functor OR 1, L_0x2786ed0, L_0x2786f90, C4<0>, C4<0>;
v0x274f6e0_0 .net "in0", 0 0, L_0x2787170;  1 drivers
v0x274f7c0_0 .net "in1", 0 0, L_0x2787260;  1 drivers
v0x274f880_0 .net "minterm1", 0 0, L_0x2786ed0;  1 drivers
v0x274f950_0 .net "minterm2", 0 0, L_0x2786f90;  1 drivers
v0x274fa10_0 .net "n_sel", 0 0, L_0x27868f0;  1 drivers
v0x274fb20_0 .net "out", 0 0, L_0x2787000;  1 drivers
v0x274fc00_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x2750110 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x273a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2787890 .functor NOT 1, L_0x277c680, C4<0>, C4<0>, C4<0>;
L_0x2787900 .functor AND 1, L_0x2787890, L_0x2780230, C4<1>, C4<1>;
L_0x27879c0 .functor AND 1, L_0x277c680, L_0x2783e00, C4<1>, C4<1>;
L_0x2787a30 .functor OR 1, L_0x2787900, L_0x27879c0, C4<0>, C4<0>;
v0x27503b0_0 .net "in0", 0 0, L_0x2780230;  alias, 1 drivers
v0x27504c0_0 .net "in1", 0 0, L_0x2783e00;  alias, 1 drivers
v0x27505d0_0 .net "minterm1", 0 0, L_0x2787900;  1 drivers
v0x2750670_0 .net "minterm2", 0 0, L_0x27879c0;  1 drivers
v0x2750710_0 .net "n_sel", 0 0, L_0x2787890;  1 drivers
v0x2750820_0 .net "out", 0 0, L_0x2787a30;  alias, 1 drivers
v0x2750900_0 .net "sel", 0 0, L_0x277c680;  alias, 1 drivers
S_0x2751310 .scope module, "Adder1" "AdderCarrySelect_16b_GL" 9 30, 10 13 0, S_0x2739dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x2767c20_0 .net "carry0", 0 0, L_0x278ad70;  1 drivers
v0x2767ce0_0 .net "carry1", 0 0, L_0x278e8d0;  1 drivers
v0x2767da0_0 .net "carry2", 0 0, L_0x2792440;  1 drivers
v0x2767e40_0 .net "cin", 0 0, L_0x2787a30;  alias, 1 drivers
v0x2767ee0_0 .net "cout", 0 0, L_0x2796030;  alias, 1 drivers
v0x2767f80_0 .net "in0", 15 0, L_0x2796140;  1 drivers
v0x2768020_0 .net "in1", 15 0, L_0x27961e0;  1 drivers
v0x2768100_0 .net "sum", 15 0, L_0x2795d50;  1 drivers
v0x2768200_0 .net "sum1", 7 0, L_0x278ef40;  1 drivers
v0x27682c0_0 .net "sum2", 7 0, L_0x2792ab0;  1 drivers
L_0x278b670 .part L_0x2796140, 0, 8;
L_0x278b710 .part L_0x27961e0, 0, 8;
L_0x278f210 .part L_0x2796140, 8, 8;
L_0x278f300 .part L_0x27961e0, 8, 8;
L_0x2792d80 .part L_0x2796140, 8, 8;
L_0x2792e20 .part L_0x27961e0, 8, 8;
L_0x2795d50 .concat8 [ 8 8 0 0], L_0x278b3a0, L_0x27959e0;
S_0x2751590 .scope module, "adder0" "AdderRippleCarry_8b_GL" 10 28, 11 11 0, S_0x2751310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2756570_0 .net "carry0", 0 0, L_0x2787ee0;  1 drivers
v0x2756680_0 .net "carry1", 0 0, L_0x2788490;  1 drivers
v0x2756790_0 .net "carry2", 0 0, L_0x2788b30;  1 drivers
v0x2756880_0 .net "carry3", 0 0, L_0x2789210;  1 drivers
v0x2756970_0 .net "carry4", 0 0, L_0x2789a00;  1 drivers
v0x2756ab0_0 .net "carry5", 0 0, L_0x278a040;  1 drivers
v0x2756ba0_0 .net "carry6", 0 0, L_0x278a6e0;  1 drivers
v0x2756c90_0 .net "cin", 0 0, L_0x2787a30;  alias, 1 drivers
v0x2756d30_0 .net "cout", 0 0, L_0x278ad70;  alias, 1 drivers
v0x2756e60_0 .net "in0", 7 0, L_0x278b670;  1 drivers
v0x2756f00_0 .net "in1", 7 0, L_0x278b710;  1 drivers
v0x2756fe0_0 .net "sum", 7 0, L_0x278b3a0;  1 drivers
L_0x27880b0 .part L_0x278b670, 0, 1;
L_0x2788150 .part L_0x278b710, 0, 1;
L_0x2788640 .part L_0x278b670, 1, 1;
L_0x2788770 .part L_0x278b710, 1, 1;
L_0x2788d30 .part L_0x278b670, 2, 1;
L_0x2788e60 .part L_0x278b710, 2, 1;
L_0x27893c0 .part L_0x278b670, 3, 1;
L_0x2789580 .part L_0x278b710, 3, 1;
L_0x2789b10 .part L_0x278b670, 4, 1;
L_0x2789c40 .part L_0x278b710, 4, 1;
L_0x278a1a0 .part L_0x278b670, 5, 1;
L_0x278a2d0 .part L_0x278b710, 5, 1;
L_0x278a890 .part L_0x278b670, 6, 1;
L_0x278a9c0 .part L_0x278b710, 6, 1;
L_0x278af20 .part L_0x278b670, 7, 1;
L_0x278b160 .part L_0x278b710, 7, 1;
LS_0x278b3a0_0_0 .concat8 [ 1 1 1 1], L_0x2788040, L_0x27885d0, L_0x2788cc0, L_0x2789350;
LS_0x278b3a0_0_4 .concat8 [ 1 1 1 1], L_0x2789aa0, L_0x278a130, L_0x278a820, L_0x278aeb0;
L_0x278b3a0 .concat8 [ 4 4 0 0], LS_0x278b3a0_0_0, LS_0x278b3a0_0_4;
S_0x27517f0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2787c80 .functor AND 1, L_0x27880b0, L_0x2788150, C4<1>, C4<1>;
L_0x2787cf0 .functor AND 1, L_0x2788150, L_0x2787a30, C4<1>, C4<1>;
L_0x2787d60 .functor AND 1, L_0x27880b0, L_0x2787a30, C4<1>, C4<1>;
L_0x2787ee0 .functor OR 1, L_0x2787c80, L_0x2787cf0, L_0x2787d60, C4<0>;
L_0x2788040 .functor XOR 1, L_0x27880b0, L_0x2788150, L_0x2787a30, C4<0>;
v0x2751a70_0 .net "cin", 0 0, L_0x2787a30;  alias, 1 drivers
v0x2751b80_0 .net "cout", 0 0, L_0x2787ee0;  alias, 1 drivers
v0x2751c60_0 .net "cout_0", 0 0, L_0x2787c80;  1 drivers
v0x2751d00_0 .net "cout_1", 0 0, L_0x2787cf0;  1 drivers
v0x2751dc0_0 .net "cout_2", 0 0, L_0x2787d60;  1 drivers
v0x2751ed0_0 .net "in0", 0 0, L_0x27880b0;  1 drivers
v0x2751f90_0 .net "in1", 0 0, L_0x2788150;  1 drivers
v0x2752050_0 .net "sum", 0 0, L_0x2788040;  1 drivers
S_0x27521d0 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2788280 .functor AND 1, L_0x2788640, L_0x2788770, C4<1>, C4<1>;
L_0x27882f0 .functor AND 1, L_0x2788770, L_0x2787ee0, C4<1>, C4<1>;
L_0x2788420 .functor AND 1, L_0x2788640, L_0x2787ee0, C4<1>, C4<1>;
L_0x2788490 .functor OR 1, L_0x2788280, L_0x27882f0, L_0x2788420, C4<0>;
L_0x27885d0 .functor XOR 1, L_0x2788640, L_0x2788770, L_0x2787ee0, C4<0>;
v0x2752450_0 .net "cin", 0 0, L_0x2787ee0;  alias, 1 drivers
v0x27524f0_0 .net "cout", 0 0, L_0x2788490;  alias, 1 drivers
v0x27525b0_0 .net "cout_0", 0 0, L_0x2788280;  1 drivers
v0x2752650_0 .net "cout_1", 0 0, L_0x27882f0;  1 drivers
v0x2752710_0 .net "cout_2", 0 0, L_0x2788420;  1 drivers
v0x2752820_0 .net "in0", 0 0, L_0x2788640;  1 drivers
v0x27528e0_0 .net "in1", 0 0, L_0x2788770;  1 drivers
v0x27529a0_0 .net "sum", 0 0, L_0x27885d0;  1 drivers
S_0x2752b20 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27888d0 .functor AND 1, L_0x2788d30, L_0x2788e60, C4<1>, C4<1>;
L_0x2788940 .functor AND 1, L_0x2788e60, L_0x2788490, C4<1>, C4<1>;
L_0x2788ac0 .functor AND 1, L_0x2788d30, L_0x2788490, C4<1>, C4<1>;
L_0x2788b30 .functor OR 1, L_0x27888d0, L_0x2788940, L_0x2788ac0, C4<0>;
L_0x2788cc0 .functor XOR 1, L_0x2788d30, L_0x2788e60, L_0x2788490, C4<0>;
v0x2752db0_0 .net "cin", 0 0, L_0x2788490;  alias, 1 drivers
v0x2752e80_0 .net "cout", 0 0, L_0x2788b30;  alias, 1 drivers
v0x2752f40_0 .net "cout_0", 0 0, L_0x27888d0;  1 drivers
v0x2753010_0 .net "cout_1", 0 0, L_0x2788940;  1 drivers
v0x27530d0_0 .net "cout_2", 0 0, L_0x2788ac0;  1 drivers
v0x27531e0_0 .net "in0", 0 0, L_0x2788d30;  1 drivers
v0x27532a0_0 .net "in1", 0 0, L_0x2788e60;  1 drivers
v0x2753360_0 .net "sum", 0 0, L_0x2788cc0;  1 drivers
S_0x27534e0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2788fd0 .functor AND 1, L_0x27893c0, L_0x2789580, C4<1>, C4<1>;
L_0x2789070 .functor AND 1, L_0x2789580, L_0x2788b30, C4<1>, C4<1>;
L_0x27891a0 .functor AND 1, L_0x27893c0, L_0x2788b30, C4<1>, C4<1>;
L_0x2789210 .functor OR 1, L_0x2788fd0, L_0x2789070, L_0x27891a0, C4<0>;
L_0x2789350 .functor XOR 1, L_0x27893c0, L_0x2789580, L_0x2788b30, C4<0>;
v0x2753740_0 .net "cin", 0 0, L_0x2788b30;  alias, 1 drivers
v0x2753830_0 .net "cout", 0 0, L_0x2789210;  alias, 1 drivers
v0x27538f0_0 .net "cout_0", 0 0, L_0x2788fd0;  1 drivers
v0x27539c0_0 .net "cout_1", 0 0, L_0x2789070;  1 drivers
v0x2753a80_0 .net "cout_2", 0 0, L_0x27891a0;  1 drivers
v0x2753b90_0 .net "in0", 0 0, L_0x27893c0;  1 drivers
v0x2753c50_0 .net "in1", 0 0, L_0x2789580;  1 drivers
v0x2753d10_0 .net "sum", 0 0, L_0x2789350;  1 drivers
S_0x2753e90 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2789790 .functor AND 1, L_0x2789b10, L_0x2789c40, C4<1>, C4<1>;
L_0x2789860 .functor AND 1, L_0x2789c40, L_0x2789210, C4<1>, C4<1>;
L_0x2789990 .functor AND 1, L_0x2789b10, L_0x2789210, C4<1>, C4<1>;
L_0x2789a00 .functor OR 1, L_0x2789790, L_0x2789860, L_0x2789990, C4<0>;
L_0x2789aa0 .functor XOR 1, L_0x2789b10, L_0x2789c40, L_0x2789210, C4<0>;
v0x2754140_0 .net "cin", 0 0, L_0x2789210;  alias, 1 drivers
v0x2754200_0 .net "cout", 0 0, L_0x2789a00;  alias, 1 drivers
v0x27542c0_0 .net "cout_0", 0 0, L_0x2789790;  1 drivers
v0x2754390_0 .net "cout_1", 0 0, L_0x2789860;  1 drivers
v0x2754450_0 .net "cout_2", 0 0, L_0x2789990;  1 drivers
v0x2754560_0 .net "in0", 0 0, L_0x2789b10;  1 drivers
v0x2754620_0 .net "in1", 0 0, L_0x2789c40;  1 drivers
v0x27546e0_0 .net "sum", 0 0, L_0x2789aa0;  1 drivers
S_0x2754860 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2789dd0 .functor AND 1, L_0x278a1a0, L_0x278a2d0, C4<1>, C4<1>;
L_0x2789ea0 .functor AND 1, L_0x278a2d0, L_0x2789a00, C4<1>, C4<1>;
L_0x2789fd0 .functor AND 1, L_0x278a1a0, L_0x2789a00, C4<1>, C4<1>;
L_0x278a040 .functor OR 1, L_0x2789dd0, L_0x2789ea0, L_0x2789fd0, C4<0>;
L_0x278a130 .functor XOR 1, L_0x278a1a0, L_0x278a2d0, L_0x2789a00, C4<0>;
v0x2754ac0_0 .net "cin", 0 0, L_0x2789a00;  alias, 1 drivers
v0x2754bb0_0 .net "cout", 0 0, L_0x278a040;  alias, 1 drivers
v0x2754c70_0 .net "cout_0", 0 0, L_0x2789dd0;  1 drivers
v0x2754d40_0 .net "cout_1", 0 0, L_0x2789ea0;  1 drivers
v0x2754e00_0 .net "cout_2", 0 0, L_0x2789fd0;  1 drivers
v0x2754f10_0 .net "in0", 0 0, L_0x278a1a0;  1 drivers
v0x2754fd0_0 .net "in1", 0 0, L_0x278a2d0;  1 drivers
v0x2755090_0 .net "sum", 0 0, L_0x278a130;  1 drivers
S_0x2755210 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278a470 .functor AND 1, L_0x278a890, L_0x278a9c0, C4<1>, C4<1>;
L_0x278a540 .functor AND 1, L_0x278a9c0, L_0x278a040, C4<1>, C4<1>;
L_0x278a670 .functor AND 1, L_0x278a890, L_0x278a040, C4<1>, C4<1>;
L_0x278a6e0 .functor OR 1, L_0x278a470, L_0x278a540, L_0x278a670, C4<0>;
L_0x278a820 .functor XOR 1, L_0x278a890, L_0x278a9c0, L_0x278a040, C4<0>;
v0x2755470_0 .net "cin", 0 0, L_0x278a040;  alias, 1 drivers
v0x2755560_0 .net "cout", 0 0, L_0x278a6e0;  alias, 1 drivers
v0x2755620_0 .net "cout_0", 0 0, L_0x278a470;  1 drivers
v0x27556f0_0 .net "cout_1", 0 0, L_0x278a540;  1 drivers
v0x27557b0_0 .net "cout_2", 0 0, L_0x278a670;  1 drivers
v0x27558c0_0 .net "in0", 0 0, L_0x278a890;  1 drivers
v0x2755980_0 .net "in1", 0 0, L_0x278a9c0;  1 drivers
v0x2755a40_0 .net "sum", 0 0, L_0x278a820;  1 drivers
S_0x2755bc0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2751590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278a400 .functor AND 1, L_0x278af20, L_0x278b160, C4<1>, C4<1>;
L_0x278abd0 .functor AND 1, L_0x278b160, L_0x278a6e0, C4<1>, C4<1>;
L_0x278ad00 .functor AND 1, L_0x278af20, L_0x278a6e0, C4<1>, C4<1>;
L_0x278ad70 .functor OR 1, L_0x278a400, L_0x278abd0, L_0x278ad00, C4<0>;
L_0x278aeb0 .functor XOR 1, L_0x278af20, L_0x278b160, L_0x278a6e0, C4<0>;
v0x2755e20_0 .net "cin", 0 0, L_0x278a6e0;  alias, 1 drivers
v0x2755f10_0 .net "cout", 0 0, L_0x278ad70;  alias, 1 drivers
v0x2755fd0_0 .net "cout_0", 0 0, L_0x278a400;  1 drivers
v0x27560a0_0 .net "cout_1", 0 0, L_0x278abd0;  1 drivers
v0x2756160_0 .net "cout_2", 0 0, L_0x278ad00;  1 drivers
v0x2756270_0 .net "in0", 0 0, L_0x278af20;  1 drivers
v0x2756330_0 .net "in1", 0 0, L_0x278b160;  1 drivers
v0x27563f0_0 .net "sum", 0 0, L_0x278aeb0;  1 drivers
S_0x2757180 .scope module, "adder1" "AdderRippleCarry_8b_GL" 10 38, 11 11 0, S_0x2751310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x275c080_0 .net "carry0", 0 0, L_0x278b9f0;  1 drivers
v0x275c190_0 .net "carry1", 0 0, L_0x278c090;  1 drivers
v0x275c2a0_0 .net "carry2", 0 0, L_0x278c690;  1 drivers
v0x275c390_0 .net "carry3", 0 0, L_0x278cd70;  1 drivers
v0x275c480_0 .net "carry4", 0 0, L_0x278d560;  1 drivers
v0x275c5c0_0 .net "carry5", 0 0, L_0x278dba0;  1 drivers
v0x275c6b0_0 .net "carry6", 0 0, L_0x278e240;  1 drivers
L_0x7fe2436830f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x275c7a0_0 .net "cin", 0 0, L_0x7fe2436830f0;  1 drivers
v0x275c840_0 .net "cout", 0 0, L_0x278e8d0;  alias, 1 drivers
v0x275c970_0 .net "in0", 7 0, L_0x278f210;  1 drivers
v0x275ca10_0 .net "in1", 7 0, L_0x278f300;  1 drivers
v0x275cad0_0 .net "sum", 7 0, L_0x278ef40;  alias, 1 drivers
L_0x278bbc0 .part L_0x278f210, 0, 1;
L_0x278bcf0 .part L_0x278f300, 0, 1;
L_0x278c1a0 .part L_0x278f210, 1, 1;
L_0x278c2d0 .part L_0x278f300, 1, 1;
L_0x278c890 .part L_0x278f210, 2, 1;
L_0x278c9c0 .part L_0x278f300, 2, 1;
L_0x278cf20 .part L_0x278f210, 3, 1;
L_0x278d0e0 .part L_0x278f300, 3, 1;
L_0x278d670 .part L_0x278f210, 4, 1;
L_0x278d7a0 .part L_0x278f300, 4, 1;
L_0x278dd00 .part L_0x278f210, 5, 1;
L_0x278de30 .part L_0x278f300, 5, 1;
L_0x278e3f0 .part L_0x278f210, 6, 1;
L_0x278e520 .part L_0x278f300, 6, 1;
L_0x278eac0 .part L_0x278f210, 7, 1;
L_0x278ed00 .part L_0x278f300, 7, 1;
LS_0x278ef40_0_0 .concat8 [ 1 1 1 1], L_0x278bb50, L_0x278c130, L_0x278c820, L_0x278ceb0;
LS_0x278ef40_0_4 .concat8 [ 1 1 1 1], L_0x278d600, L_0x278dc90, L_0x278e380, L_0x278ea50;
L_0x278ef40 .concat8 [ 4 4 0 0], LS_0x278ef40_0_0, LS_0x278ef40_0_4;
S_0x27573b0 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278b7b0 .functor AND 1, L_0x278bbc0, L_0x278bcf0, C4<1>, C4<1>;
L_0x278b820 .functor AND 1, L_0x278bcf0, L_0x7fe2436830f0, C4<1>, C4<1>;
L_0x278b930 .functor AND 1, L_0x278bbc0, L_0x7fe2436830f0, C4<1>, C4<1>;
L_0x278b9f0 .functor OR 1, L_0x278b7b0, L_0x278b820, L_0x278b930, C4<0>;
L_0x278bb50 .functor XOR 1, L_0x278bbc0, L_0x278bcf0, L_0x7fe2436830f0, C4<0>;
v0x2757610_0 .net "cin", 0 0, L_0x7fe2436830f0;  alias, 1 drivers
v0x27576f0_0 .net "cout", 0 0, L_0x278b9f0;  alias, 1 drivers
v0x27577d0_0 .net "cout_0", 0 0, L_0x278b7b0;  1 drivers
v0x2757870_0 .net "cout_1", 0 0, L_0x278b820;  1 drivers
v0x2757930_0 .net "cout_2", 0 0, L_0x278b930;  1 drivers
v0x2757a40_0 .net "in0", 0 0, L_0x278bbc0;  1 drivers
v0x2757b00_0 .net "in1", 0 0, L_0x278bcf0;  1 drivers
v0x2757bc0_0 .net "sum", 0 0, L_0x278bb50;  1 drivers
S_0x2757d40 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278be20 .functor AND 1, L_0x278c1a0, L_0x278c2d0, C4<1>, C4<1>;
L_0x278bef0 .functor AND 1, L_0x278c2d0, L_0x278b9f0, C4<1>, C4<1>;
L_0x278c020 .functor AND 1, L_0x278c1a0, L_0x278b9f0, C4<1>, C4<1>;
L_0x278c090 .functor OR 1, L_0x278be20, L_0x278bef0, L_0x278c020, C4<0>;
L_0x278c130 .functor XOR 1, L_0x278c1a0, L_0x278c2d0, L_0x278b9f0, C4<0>;
v0x2757fc0_0 .net "cin", 0 0, L_0x278b9f0;  alias, 1 drivers
v0x2758060_0 .net "cout", 0 0, L_0x278c090;  alias, 1 drivers
v0x2758120_0 .net "cout_0", 0 0, L_0x278be20;  1 drivers
v0x27581c0_0 .net "cout_1", 0 0, L_0x278bef0;  1 drivers
v0x2758280_0 .net "cout_2", 0 0, L_0x278c020;  1 drivers
v0x2758390_0 .net "in0", 0 0, L_0x278c1a0;  1 drivers
v0x2758450_0 .net "in1", 0 0, L_0x278c2d0;  1 drivers
v0x2758510_0 .net "sum", 0 0, L_0x278c130;  1 drivers
S_0x2758690 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278c430 .functor AND 1, L_0x278c890, L_0x278c9c0, C4<1>, C4<1>;
L_0x278c4a0 .functor AND 1, L_0x278c9c0, L_0x278c090, C4<1>, C4<1>;
L_0x278c620 .functor AND 1, L_0x278c890, L_0x278c090, C4<1>, C4<1>;
L_0x278c690 .functor OR 1, L_0x278c430, L_0x278c4a0, L_0x278c620, C4<0>;
L_0x278c820 .functor XOR 1, L_0x278c890, L_0x278c9c0, L_0x278c090, C4<0>;
v0x27588f0_0 .net "cin", 0 0, L_0x278c090;  alias, 1 drivers
v0x2758990_0 .net "cout", 0 0, L_0x278c690;  alias, 1 drivers
v0x2758a50_0 .net "cout_0", 0 0, L_0x278c430;  1 drivers
v0x2758b20_0 .net "cout_1", 0 0, L_0x278c4a0;  1 drivers
v0x2758be0_0 .net "cout_2", 0 0, L_0x278c620;  1 drivers
v0x2758cf0_0 .net "in0", 0 0, L_0x278c890;  1 drivers
v0x2758db0_0 .net "in1", 0 0, L_0x278c9c0;  1 drivers
v0x2758e70_0 .net "sum", 0 0, L_0x278c820;  1 drivers
S_0x2758ff0 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278cb30 .functor AND 1, L_0x278cf20, L_0x278d0e0, C4<1>, C4<1>;
L_0x278cbd0 .functor AND 1, L_0x278d0e0, L_0x278c690, C4<1>, C4<1>;
L_0x278cd00 .functor AND 1, L_0x278cf20, L_0x278c690, C4<1>, C4<1>;
L_0x278cd70 .functor OR 1, L_0x278cb30, L_0x278cbd0, L_0x278cd00, C4<0>;
L_0x278ceb0 .functor XOR 1, L_0x278cf20, L_0x278d0e0, L_0x278c690, C4<0>;
v0x2759250_0 .net "cin", 0 0, L_0x278c690;  alias, 1 drivers
v0x2759340_0 .net "cout", 0 0, L_0x278cd70;  alias, 1 drivers
v0x2759400_0 .net "cout_0", 0 0, L_0x278cb30;  1 drivers
v0x27594d0_0 .net "cout_1", 0 0, L_0x278cbd0;  1 drivers
v0x2759590_0 .net "cout_2", 0 0, L_0x278cd00;  1 drivers
v0x27596a0_0 .net "in0", 0 0, L_0x278cf20;  1 drivers
v0x2759760_0 .net "in1", 0 0, L_0x278d0e0;  1 drivers
v0x2759820_0 .net "sum", 0 0, L_0x278ceb0;  1 drivers
S_0x27599a0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278d2f0 .functor AND 1, L_0x278d670, L_0x278d7a0, C4<1>, C4<1>;
L_0x278d3c0 .functor AND 1, L_0x278d7a0, L_0x278cd70, C4<1>, C4<1>;
L_0x278d4f0 .functor AND 1, L_0x278d670, L_0x278cd70, C4<1>, C4<1>;
L_0x278d560 .functor OR 1, L_0x278d2f0, L_0x278d3c0, L_0x278d4f0, C4<0>;
L_0x278d600 .functor XOR 1, L_0x278d670, L_0x278d7a0, L_0x278cd70, C4<0>;
v0x2759c50_0 .net "cin", 0 0, L_0x278cd70;  alias, 1 drivers
v0x2759d10_0 .net "cout", 0 0, L_0x278d560;  alias, 1 drivers
v0x2759dd0_0 .net "cout_0", 0 0, L_0x278d2f0;  1 drivers
v0x2759ea0_0 .net "cout_1", 0 0, L_0x278d3c0;  1 drivers
v0x2759f60_0 .net "cout_2", 0 0, L_0x278d4f0;  1 drivers
v0x275a070_0 .net "in0", 0 0, L_0x278d670;  1 drivers
v0x275a130_0 .net "in1", 0 0, L_0x278d7a0;  1 drivers
v0x275a1f0_0 .net "sum", 0 0, L_0x278d600;  1 drivers
S_0x275a370 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278d930 .functor AND 1, L_0x278dd00, L_0x278de30, C4<1>, C4<1>;
L_0x278da00 .functor AND 1, L_0x278de30, L_0x278d560, C4<1>, C4<1>;
L_0x278db30 .functor AND 1, L_0x278dd00, L_0x278d560, C4<1>, C4<1>;
L_0x278dba0 .functor OR 1, L_0x278d930, L_0x278da00, L_0x278db30, C4<0>;
L_0x278dc90 .functor XOR 1, L_0x278dd00, L_0x278de30, L_0x278d560, C4<0>;
v0x275a5d0_0 .net "cin", 0 0, L_0x278d560;  alias, 1 drivers
v0x275a6c0_0 .net "cout", 0 0, L_0x278dba0;  alias, 1 drivers
v0x275a780_0 .net "cout_0", 0 0, L_0x278d930;  1 drivers
v0x275a850_0 .net "cout_1", 0 0, L_0x278da00;  1 drivers
v0x275a910_0 .net "cout_2", 0 0, L_0x278db30;  1 drivers
v0x275aa20_0 .net "in0", 0 0, L_0x278dd00;  1 drivers
v0x275aae0_0 .net "in1", 0 0, L_0x278de30;  1 drivers
v0x275aba0_0 .net "sum", 0 0, L_0x278dc90;  1 drivers
S_0x275ad20 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278dfd0 .functor AND 1, L_0x278e3f0, L_0x278e520, C4<1>, C4<1>;
L_0x278e0a0 .functor AND 1, L_0x278e520, L_0x278dba0, C4<1>, C4<1>;
L_0x278e1d0 .functor AND 1, L_0x278e3f0, L_0x278dba0, C4<1>, C4<1>;
L_0x278e240 .functor OR 1, L_0x278dfd0, L_0x278e0a0, L_0x278e1d0, C4<0>;
L_0x278e380 .functor XOR 1, L_0x278e3f0, L_0x278e520, L_0x278dba0, C4<0>;
v0x275af80_0 .net "cin", 0 0, L_0x278dba0;  alias, 1 drivers
v0x275b070_0 .net "cout", 0 0, L_0x278e240;  alias, 1 drivers
v0x275b130_0 .net "cout_0", 0 0, L_0x278dfd0;  1 drivers
v0x275b200_0 .net "cout_1", 0 0, L_0x278e0a0;  1 drivers
v0x275b2c0_0 .net "cout_2", 0 0, L_0x278e1d0;  1 drivers
v0x275b3d0_0 .net "in0", 0 0, L_0x278e3f0;  1 drivers
v0x275b490_0 .net "in1", 0 0, L_0x278e520;  1 drivers
v0x275b550_0 .net "sum", 0 0, L_0x278e380;  1 drivers
S_0x275b6d0 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x2757180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278df60 .functor AND 1, L_0x278eac0, L_0x278ed00, C4<1>, C4<1>;
L_0x278e730 .functor AND 1, L_0x278ed00, L_0x278e240, C4<1>, C4<1>;
L_0x278e860 .functor AND 1, L_0x278eac0, L_0x278e240, C4<1>, C4<1>;
L_0x278e8d0 .functor OR 1, L_0x278df60, L_0x278e730, L_0x278e860, C4<0>;
L_0x278ea50 .functor XOR 1, L_0x278eac0, L_0x278ed00, L_0x278e240, C4<0>;
v0x275b930_0 .net "cin", 0 0, L_0x278e240;  alias, 1 drivers
v0x275ba20_0 .net "cout", 0 0, L_0x278e8d0;  alias, 1 drivers
v0x275bae0_0 .net "cout_0", 0 0, L_0x278df60;  1 drivers
v0x275bbb0_0 .net "cout_1", 0 0, L_0x278e730;  1 drivers
v0x275bc70_0 .net "cout_2", 0 0, L_0x278e860;  1 drivers
v0x275bd80_0 .net "in0", 0 0, L_0x278eac0;  1 drivers
v0x275be40_0 .net "in1", 0 0, L_0x278ed00;  1 drivers
v0x275bf00_0 .net "sum", 0 0, L_0x278ea50;  1 drivers
S_0x275cc70 .scope module, "adder2" "AdderRippleCarry_8b_GL" 10 48, 11 11 0, S_0x2751310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x2761bb0_0 .net "carry0", 0 0, L_0x278f630;  1 drivers
v0x2761cc0_0 .net "carry1", 0 0, L_0x278fc40;  1 drivers
v0x2761dd0_0 .net "carry2", 0 0, L_0x2790260;  1 drivers
v0x2761ec0_0 .net "carry3", 0 0, L_0x2790940;  1 drivers
v0x2761fb0_0 .net "carry4", 0 0, L_0x2791130;  1 drivers
v0x27620f0_0 .net "carry5", 0 0, L_0x2791710;  1 drivers
v0x27621e0_0 .net "carry6", 0 0, L_0x2791db0;  1 drivers
L_0x7fe243683138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27622d0_0 .net "cin", 0 0, L_0x7fe243683138;  1 drivers
v0x2762370_0 .net "cout", 0 0, L_0x2792440;  alias, 1 drivers
v0x27624a0_0 .net "in0", 7 0, L_0x2792d80;  1 drivers
v0x2762540_0 .net "in1", 7 0, L_0x2792e20;  1 drivers
v0x2762600_0 .net "sum", 7 0, L_0x2792ab0;  alias, 1 drivers
L_0x278f800 .part L_0x2792d80, 0, 1;
L_0x278f930 .part L_0x2792e20, 0, 1;
L_0x278fda0 .part L_0x2792d80, 1, 1;
L_0x278fed0 .part L_0x2792e20, 1, 1;
L_0x2790460 .part L_0x2792d80, 2, 1;
L_0x2790590 .part L_0x2792e20, 2, 1;
L_0x2790af0 .part L_0x2792d80, 3, 1;
L_0x2790cb0 .part L_0x2792e20, 3, 1;
L_0x2791240 .part L_0x2792d80, 4, 1;
L_0x2791370 .part L_0x2792e20, 4, 1;
L_0x2791870 .part L_0x2792d80, 5, 1;
L_0x27919a0 .part L_0x2792e20, 5, 1;
L_0x2791f60 .part L_0x2792d80, 6, 1;
L_0x2792090 .part L_0x2792e20, 6, 1;
L_0x2792630 .part L_0x2792d80, 7, 1;
L_0x2792870 .part L_0x2792e20, 7, 1;
LS_0x2792ab0_0_0 .concat8 [ 1 1 1 1], L_0x278f790, L_0x278fd30, L_0x27903f0, L_0x2790a80;
LS_0x2792ab0_0_4 .concat8 [ 1 1 1 1], L_0x27911d0, L_0x2791800, L_0x2791ef0, L_0x27925c0;
L_0x2792ab0 .concat8 [ 4 4 0 0], LS_0x2792ab0_0_0, LS_0x2792ab0_0_4;
S_0x275ce80 .scope module, "fa0" "FullAdder_GL" 11 26, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278f3f0 .functor AND 1, L_0x278f800, L_0x278f930, C4<1>, C4<1>;
L_0x278f460 .functor AND 1, L_0x278f930, L_0x7fe243683138, C4<1>, C4<1>;
L_0x278f570 .functor AND 1, L_0x278f800, L_0x7fe243683138, C4<1>, C4<1>;
L_0x278f630 .functor OR 1, L_0x278f3f0, L_0x278f460, L_0x278f570, C4<0>;
L_0x278f790 .functor XOR 1, L_0x278f800, L_0x278f930, L_0x7fe243683138, C4<0>;
v0x275d0e0_0 .net "cin", 0 0, L_0x7fe243683138;  alias, 1 drivers
v0x275d1c0_0 .net "cout", 0 0, L_0x278f630;  alias, 1 drivers
v0x275d2a0_0 .net "cout_0", 0 0, L_0x278f3f0;  1 drivers
v0x275d340_0 .net "cout_1", 0 0, L_0x278f460;  1 drivers
v0x275d400_0 .net "cout_2", 0 0, L_0x278f570;  1 drivers
v0x275d510_0 .net "in0", 0 0, L_0x278f800;  1 drivers
v0x275d5d0_0 .net "in1", 0 0, L_0x278f930;  1 drivers
v0x275d690_0 .net "sum", 0 0, L_0x278f790;  1 drivers
S_0x275d810 .scope module, "fa1" "FullAdder_GL" 11 36, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x278fa60 .functor AND 1, L_0x278fda0, L_0x278fed0, C4<1>, C4<1>;
L_0x278fad0 .functor AND 1, L_0x278fed0, L_0x278f630, C4<1>, C4<1>;
L_0x278fbd0 .functor AND 1, L_0x278fda0, L_0x278f630, C4<1>, C4<1>;
L_0x278fc40 .functor OR 1, L_0x278fa60, L_0x278fad0, L_0x278fbd0, C4<0>;
L_0x278fd30 .functor XOR 1, L_0x278fda0, L_0x278fed0, L_0x278f630, C4<0>;
v0x275da90_0 .net "cin", 0 0, L_0x278f630;  alias, 1 drivers
v0x275db30_0 .net "cout", 0 0, L_0x278fc40;  alias, 1 drivers
v0x275dbf0_0 .net "cout_0", 0 0, L_0x278fa60;  1 drivers
v0x275dc90_0 .net "cout_1", 0 0, L_0x278fad0;  1 drivers
v0x275dd50_0 .net "cout_2", 0 0, L_0x278fbd0;  1 drivers
v0x275de60_0 .net "in0", 0 0, L_0x278fda0;  1 drivers
v0x275df20_0 .net "in1", 0 0, L_0x278fed0;  1 drivers
v0x275dfe0_0 .net "sum", 0 0, L_0x278fd30;  1 drivers
S_0x275e160 .scope module, "fa2" "FullAdder_GL" 11 46, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2790030 .functor AND 1, L_0x2790460, L_0x2790590, C4<1>, C4<1>;
L_0x27900a0 .functor AND 1, L_0x2790590, L_0x278fc40, C4<1>, C4<1>;
L_0x27901f0 .functor AND 1, L_0x2790460, L_0x278fc40, C4<1>, C4<1>;
L_0x2790260 .functor OR 1, L_0x2790030, L_0x27900a0, L_0x27901f0, C4<0>;
L_0x27903f0 .functor XOR 1, L_0x2790460, L_0x2790590, L_0x278fc40, C4<0>;
v0x275e3f0_0 .net "cin", 0 0, L_0x278fc40;  alias, 1 drivers
v0x275e4c0_0 .net "cout", 0 0, L_0x2790260;  alias, 1 drivers
v0x275e580_0 .net "cout_0", 0 0, L_0x2790030;  1 drivers
v0x275e650_0 .net "cout_1", 0 0, L_0x27900a0;  1 drivers
v0x275e710_0 .net "cout_2", 0 0, L_0x27901f0;  1 drivers
v0x275e820_0 .net "in0", 0 0, L_0x2790460;  1 drivers
v0x275e8e0_0 .net "in1", 0 0, L_0x2790590;  1 drivers
v0x275e9a0_0 .net "sum", 0 0, L_0x27903f0;  1 drivers
S_0x275eb20 .scope module, "fa3" "FullAdder_GL" 11 56, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2790700 .functor AND 1, L_0x2790af0, L_0x2790cb0, C4<1>, C4<1>;
L_0x27907a0 .functor AND 1, L_0x2790cb0, L_0x2790260, C4<1>, C4<1>;
L_0x27908d0 .functor AND 1, L_0x2790af0, L_0x2790260, C4<1>, C4<1>;
L_0x2790940 .functor OR 1, L_0x2790700, L_0x27907a0, L_0x27908d0, C4<0>;
L_0x2790a80 .functor XOR 1, L_0x2790af0, L_0x2790cb0, L_0x2790260, C4<0>;
v0x275ed80_0 .net "cin", 0 0, L_0x2790260;  alias, 1 drivers
v0x275ee70_0 .net "cout", 0 0, L_0x2790940;  alias, 1 drivers
v0x275ef30_0 .net "cout_0", 0 0, L_0x2790700;  1 drivers
v0x275f000_0 .net "cout_1", 0 0, L_0x27907a0;  1 drivers
v0x275f0c0_0 .net "cout_2", 0 0, L_0x27908d0;  1 drivers
v0x275f1d0_0 .net "in0", 0 0, L_0x2790af0;  1 drivers
v0x275f290_0 .net "in1", 0 0, L_0x2790cb0;  1 drivers
v0x275f350_0 .net "sum", 0 0, L_0x2790a80;  1 drivers
S_0x275f4d0 .scope module, "fa4" "FullAdder_GL" 11 66, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2790ec0 .functor AND 1, L_0x2791240, L_0x2791370, C4<1>, C4<1>;
L_0x2790f90 .functor AND 1, L_0x2791370, L_0x2790940, C4<1>, C4<1>;
L_0x27910c0 .functor AND 1, L_0x2791240, L_0x2790940, C4<1>, C4<1>;
L_0x2791130 .functor OR 1, L_0x2790ec0, L_0x2790f90, L_0x27910c0, C4<0>;
L_0x27911d0 .functor XOR 1, L_0x2791240, L_0x2791370, L_0x2790940, C4<0>;
v0x275f780_0 .net "cin", 0 0, L_0x2790940;  alias, 1 drivers
v0x275f840_0 .net "cout", 0 0, L_0x2791130;  alias, 1 drivers
v0x275f900_0 .net "cout_0", 0 0, L_0x2790ec0;  1 drivers
v0x275f9d0_0 .net "cout_1", 0 0, L_0x2790f90;  1 drivers
v0x275fa90_0 .net "cout_2", 0 0, L_0x27910c0;  1 drivers
v0x275fba0_0 .net "in0", 0 0, L_0x2791240;  1 drivers
v0x275fc60_0 .net "in1", 0 0, L_0x2791370;  1 drivers
v0x275fd20_0 .net "sum", 0 0, L_0x27911d0;  1 drivers
S_0x275fea0 .scope module, "fa5" "FullAdder_GL" 11 76, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x27914a0 .functor AND 1, L_0x2791870, L_0x27919a0, C4<1>, C4<1>;
L_0x2791570 .functor AND 1, L_0x27919a0, L_0x2791130, C4<1>, C4<1>;
L_0x27916a0 .functor AND 1, L_0x2791870, L_0x2791130, C4<1>, C4<1>;
L_0x2791710 .functor OR 1, L_0x27914a0, L_0x2791570, L_0x27916a0, C4<0>;
L_0x2791800 .functor XOR 1, L_0x2791870, L_0x27919a0, L_0x2791130, C4<0>;
v0x2760100_0 .net "cin", 0 0, L_0x2791130;  alias, 1 drivers
v0x27601f0_0 .net "cout", 0 0, L_0x2791710;  alias, 1 drivers
v0x27602b0_0 .net "cout_0", 0 0, L_0x27914a0;  1 drivers
v0x2760380_0 .net "cout_1", 0 0, L_0x2791570;  1 drivers
v0x2760440_0 .net "cout_2", 0 0, L_0x27916a0;  1 drivers
v0x2760550_0 .net "in0", 0 0, L_0x2791870;  1 drivers
v0x2760610_0 .net "in1", 0 0, L_0x27919a0;  1 drivers
v0x27606d0_0 .net "sum", 0 0, L_0x2791800;  1 drivers
S_0x2760850 .scope module, "fa6" "FullAdder_GL" 11 86, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2791b40 .functor AND 1, L_0x2791f60, L_0x2792090, C4<1>, C4<1>;
L_0x2791c10 .functor AND 1, L_0x2792090, L_0x2791710, C4<1>, C4<1>;
L_0x2791d40 .functor AND 1, L_0x2791f60, L_0x2791710, C4<1>, C4<1>;
L_0x2791db0 .functor OR 1, L_0x2791b40, L_0x2791c10, L_0x2791d40, C4<0>;
L_0x2791ef0 .functor XOR 1, L_0x2791f60, L_0x2792090, L_0x2791710, C4<0>;
v0x2760ab0_0 .net "cin", 0 0, L_0x2791710;  alias, 1 drivers
v0x2760ba0_0 .net "cout", 0 0, L_0x2791db0;  alias, 1 drivers
v0x2760c60_0 .net "cout_0", 0 0, L_0x2791b40;  1 drivers
v0x2760d30_0 .net "cout_1", 0 0, L_0x2791c10;  1 drivers
v0x2760df0_0 .net "cout_2", 0 0, L_0x2791d40;  1 drivers
v0x2760f00_0 .net "in0", 0 0, L_0x2791f60;  1 drivers
v0x2760fc0_0 .net "in1", 0 0, L_0x2792090;  1 drivers
v0x2761080_0 .net "sum", 0 0, L_0x2791ef0;  1 drivers
S_0x2761200 .scope module, "fa7" "FullAdder_GL" 11 96, 12 10 0, S_0x275cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x2791ad0 .functor AND 1, L_0x2792630, L_0x2792870, C4<1>, C4<1>;
L_0x27922a0 .functor AND 1, L_0x2792870, L_0x2791db0, C4<1>, C4<1>;
L_0x27923d0 .functor AND 1, L_0x2792630, L_0x2791db0, C4<1>, C4<1>;
L_0x2792440 .functor OR 1, L_0x2791ad0, L_0x27922a0, L_0x27923d0, C4<0>;
L_0x27925c0 .functor XOR 1, L_0x2792630, L_0x2792870, L_0x2791db0, C4<0>;
v0x2761460_0 .net "cin", 0 0, L_0x2791db0;  alias, 1 drivers
v0x2761550_0 .net "cout", 0 0, L_0x2792440;  alias, 1 drivers
v0x2761610_0 .net "cout_0", 0 0, L_0x2791ad0;  1 drivers
v0x27616e0_0 .net "cout_1", 0 0, L_0x27922a0;  1 drivers
v0x27617a0_0 .net "cout_2", 0 0, L_0x27923d0;  1 drivers
v0x27618b0_0 .net "in0", 0 0, L_0x2792630;  1 drivers
v0x2761970_0 .net "in1", 0 0, L_0x2792870;  1 drivers
v0x2761a30_0 .net "sum", 0 0, L_0x27925c0;  1 drivers
S_0x27627a0 .scope module, "mux0" "Mux2_8b_GL" 10 58, 13 11 0, S_0x2751310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x2766f20_0 .net "in0", 7 0, L_0x278ef40;  alias, 1 drivers
v0x2767000_0 .net "in1", 7 0, L_0x2792ab0;  alias, 1 drivers
v0x27670d0_0 .net "out", 7 0, L_0x27959e0;  1 drivers
v0x27671c0_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
L_0x2793200 .part L_0x278ef40, 0, 1;
L_0x27932f0 .part L_0x2792ab0, 0, 1;
L_0x2793890 .part L_0x278ef40, 1, 1;
L_0x2793980 .part L_0x2792ab0, 1, 1;
L_0x2793d80 .part L_0x278ef40, 2, 1;
L_0x2793e70 .part L_0x2792ab0, 2, 1;
L_0x2794280 .part L_0x278ef40, 3, 1;
L_0x2794370 .part L_0x2792ab0, 3, 1;
L_0x2794790 .part L_0x278ef40, 4, 1;
L_0x2794880 .part L_0x2792ab0, 4, 1;
L_0x2794d10 .part L_0x278ef40, 5, 1;
L_0x2794e00 .part L_0x2792ab0, 5, 1;
L_0x2795270 .part L_0x278ef40, 6, 1;
L_0x2795360 .part L_0x2792ab0, 6, 1;
L_0x2795770 .part L_0x278ef40, 7, 1;
L_0x2795860 .part L_0x2792ab0, 7, 1;
LS_0x27959e0_0_0 .concat8 [ 1 1 1 1], L_0x27930f0, L_0x2793780, L_0x2793c40, L_0x2794140;
LS_0x27959e0_0_4 .concat8 [ 1 1 1 1], L_0x2794650, L_0x2794bd0, L_0x2795100, L_0x2795600;
L_0x27959e0 .concat8 [ 4 4 0 0], LS_0x27959e0_0_0, LS_0x27959e0_0_4;
S_0x27629a0 .scope module, "mux0" "Mux2_1b_GL" 13 19, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2792f50 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2792fc0 .functor AND 1, L_0x2792f50, L_0x2793200, C4<1>, C4<1>;
L_0x2793080 .functor AND 1, L_0x278ad70, L_0x27932f0, C4<1>, C4<1>;
L_0x27930f0 .functor OR 1, L_0x2792fc0, L_0x2793080, C4<0>, C4<0>;
v0x2762c10_0 .net "in0", 0 0, L_0x2793200;  1 drivers
v0x2762cf0_0 .net "in1", 0 0, L_0x27932f0;  1 drivers
v0x2762db0_0 .net "minterm1", 0 0, L_0x2792fc0;  1 drivers
v0x2762e50_0 .net "minterm2", 0 0, L_0x2793080;  1 drivers
v0x2762f10_0 .net "n_sel", 0 0, L_0x2792f50;  1 drivers
v0x2763020_0 .net "out", 0 0, L_0x27930f0;  1 drivers
v0x2763100_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2763270 .scope module, "mux1" "Mux2_1b_GL" 13 27, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2793420 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x27936a0 .functor AND 1, L_0x2793420, L_0x2793890, C4<1>, C4<1>;
L_0x2793710 .functor AND 1, L_0x278ad70, L_0x2793980, C4<1>, C4<1>;
L_0x2793780 .functor OR 1, L_0x27936a0, L_0x2793710, C4<0>, C4<0>;
v0x27634e0_0 .net "in0", 0 0, L_0x2793890;  1 drivers
v0x27635a0_0 .net "in1", 0 0, L_0x2793980;  1 drivers
v0x2763660_0 .net "minterm1", 0 0, L_0x27936a0;  1 drivers
v0x2763700_0 .net "minterm2", 0 0, L_0x2793710;  1 drivers
v0x27637c0_0 .net "n_sel", 0 0, L_0x2793420;  1 drivers
v0x27638d0_0 .net "out", 0 0, L_0x2793780;  1 drivers
v0x27639b0_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2763ad0 .scope module, "mux2" "Mux2_1b_GL" 13 35, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2793aa0 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2793b10 .functor AND 1, L_0x2793aa0, L_0x2793d80, C4<1>, C4<1>;
L_0x2793bd0 .functor AND 1, L_0x278ad70, L_0x2793e70, C4<1>, C4<1>;
L_0x2793c40 .functor OR 1, L_0x2793b10, L_0x2793bd0, C4<0>, C4<0>;
v0x2763d20_0 .net "in0", 0 0, L_0x2793d80;  1 drivers
v0x2763de0_0 .net "in1", 0 0, L_0x2793e70;  1 drivers
v0x2763ea0_0 .net "minterm1", 0 0, L_0x2793b10;  1 drivers
v0x2763f40_0 .net "minterm2", 0 0, L_0x2793bd0;  1 drivers
v0x2764000_0 .net "n_sel", 0 0, L_0x2793aa0;  1 drivers
v0x2764110_0 .net "out", 0 0, L_0x2793c40;  1 drivers
v0x27641f0_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2764310 .scope module, "mux3" "Mux2_1b_GL" 13 43, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2793fa0 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2794010 .functor AND 1, L_0x2793fa0, L_0x2794280, C4<1>, C4<1>;
L_0x27940d0 .functor AND 1, L_0x278ad70, L_0x2794370, C4<1>, C4<1>;
L_0x2794140 .functor OR 1, L_0x2794010, L_0x27940d0, C4<0>, C4<0>;
v0x2764510_0 .net "in0", 0 0, L_0x2794280;  1 drivers
v0x27645f0_0 .net "in1", 0 0, L_0x2794370;  1 drivers
v0x27646b0_0 .net "minterm1", 0 0, L_0x2794010;  1 drivers
v0x2764750_0 .net "minterm2", 0 0, L_0x27940d0;  1 drivers
v0x2764810_0 .net "n_sel", 0 0, L_0x2793fa0;  1 drivers
v0x2764920_0 .net "out", 0 0, L_0x2794140;  1 drivers
v0x2764a90_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2764bb0 .scope module, "mux4" "Mux2_1b_GL" 13 51, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x27944b0 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2794520 .functor AND 1, L_0x27944b0, L_0x2794790, C4<1>, C4<1>;
L_0x27945e0 .functor AND 1, L_0x278ad70, L_0x2794880, C4<1>, C4<1>;
L_0x2794650 .functor OR 1, L_0x2794520, L_0x27945e0, C4<0>, C4<0>;
v0x2764e50_0 .net "in0", 0 0, L_0x2794790;  1 drivers
v0x2764f30_0 .net "in1", 0 0, L_0x2794880;  1 drivers
v0x2764ff0_0 .net "minterm1", 0 0, L_0x2794520;  1 drivers
v0x2765090_0 .net "minterm2", 0 0, L_0x27945e0;  1 drivers
v0x2765150_0 .net "n_sel", 0 0, L_0x27944b0;  1 drivers
v0x2765260_0 .net "out", 0 0, L_0x2794650;  1 drivers
v0x2765340_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2765460 .scope module, "mux5" "Mux2_1b_GL" 13 59, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2794a80 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2794af0 .functor AND 1, L_0x2794a80, L_0x2794d10, C4<1>, C4<1>;
L_0x2794b60 .functor AND 1, L_0x278ad70, L_0x2794e00, C4<1>, C4<1>;
L_0x2794bd0 .functor OR 1, L_0x2794af0, L_0x2794b60, C4<0>, C4<0>;
v0x27656b0_0 .net "in0", 0 0, L_0x2794d10;  1 drivers
v0x2765790_0 .net "in1", 0 0, L_0x2794e00;  1 drivers
v0x2765850_0 .net "minterm1", 0 0, L_0x2794af0;  1 drivers
v0x2765920_0 .net "minterm2", 0 0, L_0x2794b60;  1 drivers
v0x27659e0_0 .net "n_sel", 0 0, L_0x2794a80;  1 drivers
v0x2765af0_0 .net "out", 0 0, L_0x2794bd0;  1 drivers
v0x2765bd0_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2765cf0 .scope module, "mux6" "Mux2_1b_GL" 13 67, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2794f60 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2794fd0 .functor AND 1, L_0x2794f60, L_0x2795270, C4<1>, C4<1>;
L_0x2795090 .functor AND 1, L_0x278ad70, L_0x2795360, C4<1>, C4<1>;
L_0x2795100 .functor OR 1, L_0x2794fd0, L_0x2795090, C4<0>, C4<0>;
v0x2765f40_0 .net "in0", 0 0, L_0x2795270;  1 drivers
v0x2766020_0 .net "in1", 0 0, L_0x2795360;  1 drivers
v0x27660e0_0 .net "minterm1", 0 0, L_0x2794fd0;  1 drivers
v0x27661b0_0 .net "minterm2", 0 0, L_0x2795090;  1 drivers
v0x2766270_0 .net "n_sel", 0 0, L_0x2794f60;  1 drivers
v0x2766380_0 .net "out", 0 0, L_0x2795100;  1 drivers
v0x2766460_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2766690 .scope module, "mux7" "Mux2_1b_GL" 13 75, 14 10 0, S_0x27627a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2794ef0 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x27954d0 .functor AND 1, L_0x2794ef0, L_0x2795770, C4<1>, C4<1>;
L_0x2795590 .functor AND 1, L_0x278ad70, L_0x2795860, C4<1>, C4<1>;
L_0x2795600 .functor OR 1, L_0x27954d0, L_0x2795590, C4<0>, C4<0>;
v0x27668e0_0 .net "in0", 0 0, L_0x2795770;  1 drivers
v0x27669c0_0 .net "in1", 0 0, L_0x2795860;  1 drivers
v0x2766a80_0 .net "minterm1", 0 0, L_0x27954d0;  1 drivers
v0x2766b50_0 .net "minterm2", 0 0, L_0x2795590;  1 drivers
v0x2766c10_0 .net "n_sel", 0 0, L_0x2794ef0;  1 drivers
v0x2766d20_0 .net "out", 0 0, L_0x2795600;  1 drivers
v0x2766e00_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2767310 .scope module, "mux1" "Mux2_1b_GL" 10 67, 14 10 0, S_0x2751310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x2795e90 .functor NOT 1, L_0x278ad70, C4<0>, C4<0>, C4<0>;
L_0x2795f00 .functor AND 1, L_0x2795e90, L_0x278e8d0, C4<1>, C4<1>;
L_0x2795fc0 .functor AND 1, L_0x278ad70, L_0x2792440, C4<1>, C4<1>;
L_0x2796030 .functor OR 1, L_0x2795f00, L_0x2795fc0, C4<0>, C4<0>;
v0x27675b0_0 .net "in0", 0 0, L_0x278e8d0;  alias, 1 drivers
v0x27676c0_0 .net "in1", 0 0, L_0x2792440;  alias, 1 drivers
v0x27677d0_0 .net "minterm1", 0 0, L_0x2795f00;  1 drivers
v0x2767870_0 .net "minterm2", 0 0, L_0x2795fc0;  1 drivers
v0x2767910_0 .net "n_sel", 0 0, L_0x2795e90;  1 drivers
v0x2767a20_0 .net "out", 0 0, L_0x2796030;  alias, 1 drivers
v0x2767b00_0 .net "sel", 0 0, L_0x278ad70;  alias, 1 drivers
S_0x2768ac0 .scope module, "pc_mux" "Mux4_32b_RTL" 8 174, 20 10 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x2768d70_0 .net "in0", 31 0, L_0x2796280;  alias, 1 drivers
v0x2768e50_0 .net "in1", 31 0, L_0x27dfab0;  alias, 1 drivers
v0x2768ef0_0 .net "in2", 31 0, L_0x27dfbc0;  alias, 1 drivers
L_0x7fe243683450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2768f90_0 .net "in3", 31 0, L_0x7fe243683450;  1 drivers
v0x2769070_0 .var "out", 31 0;
v0x27691c0_0 .net "sel", 1 0, L_0x27e1ce0;  alias, 1 drivers
E_0x27044b0/0 .event anyedge, v0x25fdcb0_0, v0x27688b0_0, v0x2708790_0, v0x2768ef0_0;
E_0x27044b0/1 .event anyedge, v0x2768f90_0;
E_0x27044b0 .event/or E_0x27044b0/0, E_0x27044b0/1;
S_0x2769320 .scope module, "pc_reg" "Register_32b_RTL" 8 66, 21 10 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
v0x2769580_0 .net "clk", 0 0, v0x27700e0_0;  alias, 1 drivers
v0x2769670_0 .net "d", 31 0, v0x2769070_0;  alias, 1 drivers
v0x2769740_0 .net "en", 0 0, L_0x27e0e90;  alias, 1 drivers
v0x2769840_0 .var "q", 31 0;
v0x2769930_0 .net "rst", 0 0, v0x27707b0_0;  alias, 1 drivers
S_0x2769af0 .scope module, "rf" "RegfileZ2r1w_32x32b_RTL" 8 101, 22 13 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr0";
    .port_info 5 /OUTPUT 32 "rdata0";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
v0x2769ee0_0 .net "clk", 0 0, v0x27700e0_0;  alias, 1 drivers
v0x2769ff0 .array "m", 31 0, 31 0;
v0x276a5c0_0 .net "raddr0", 4 0, L_0x27a65e0;  alias, 1 drivers
v0x276a680_0 .net "raddr1", 4 0, L_0x27a6680;  alias, 1 drivers
v0x276a760_0 .var "rdata0", 31 0;
v0x276a920_0 .var "rdata1", 31 0;
v0x276aa90_0 .net "waddr", 4 0, L_0x27a6720;  alias, 1 drivers
v0x276ab70_0 .net "wdata", 31 0, v0x276b3d0_0;  alias, 1 drivers
v0x276ac50_0 .net "wen", 0 0, L_0x27e03b0;  alias, 1 drivers
v0x2769ff0_0 .array/port v0x2769ff0, 0;
v0x2769ff0_1 .array/port v0x2769ff0, 1;
v0x2769ff0_2 .array/port v0x2769ff0, 2;
E_0x26eac40/0 .event anyedge, v0x276a5c0_0, v0x2769ff0_0, v0x2769ff0_1, v0x2769ff0_2;
v0x2769ff0_3 .array/port v0x2769ff0, 3;
v0x2769ff0_4 .array/port v0x2769ff0, 4;
v0x2769ff0_5 .array/port v0x2769ff0, 5;
v0x2769ff0_6 .array/port v0x2769ff0, 6;
E_0x26eac40/1 .event anyedge, v0x2769ff0_3, v0x2769ff0_4, v0x2769ff0_5, v0x2769ff0_6;
v0x2769ff0_7 .array/port v0x2769ff0, 7;
v0x2769ff0_8 .array/port v0x2769ff0, 8;
v0x2769ff0_9 .array/port v0x2769ff0, 9;
v0x2769ff0_10 .array/port v0x2769ff0, 10;
E_0x26eac40/2 .event anyedge, v0x2769ff0_7, v0x2769ff0_8, v0x2769ff0_9, v0x2769ff0_10;
v0x2769ff0_11 .array/port v0x2769ff0, 11;
v0x2769ff0_12 .array/port v0x2769ff0, 12;
v0x2769ff0_13 .array/port v0x2769ff0, 13;
v0x2769ff0_14 .array/port v0x2769ff0, 14;
E_0x26eac40/3 .event anyedge, v0x2769ff0_11, v0x2769ff0_12, v0x2769ff0_13, v0x2769ff0_14;
v0x2769ff0_15 .array/port v0x2769ff0, 15;
v0x2769ff0_16 .array/port v0x2769ff0, 16;
v0x2769ff0_17 .array/port v0x2769ff0, 17;
v0x2769ff0_18 .array/port v0x2769ff0, 18;
E_0x26eac40/4 .event anyedge, v0x2769ff0_15, v0x2769ff0_16, v0x2769ff0_17, v0x2769ff0_18;
v0x2769ff0_19 .array/port v0x2769ff0, 19;
v0x2769ff0_20 .array/port v0x2769ff0, 20;
v0x2769ff0_21 .array/port v0x2769ff0, 21;
v0x2769ff0_22 .array/port v0x2769ff0, 22;
E_0x26eac40/5 .event anyedge, v0x2769ff0_19, v0x2769ff0_20, v0x2769ff0_21, v0x2769ff0_22;
v0x2769ff0_23 .array/port v0x2769ff0, 23;
v0x2769ff0_24 .array/port v0x2769ff0, 24;
v0x2769ff0_25 .array/port v0x2769ff0, 25;
v0x2769ff0_26 .array/port v0x2769ff0, 26;
E_0x26eac40/6 .event anyedge, v0x2769ff0_23, v0x2769ff0_24, v0x2769ff0_25, v0x2769ff0_26;
v0x2769ff0_27 .array/port v0x2769ff0, 27;
v0x2769ff0_28 .array/port v0x2769ff0, 28;
v0x2769ff0_29 .array/port v0x2769ff0, 29;
v0x2769ff0_30 .array/port v0x2769ff0, 30;
E_0x26eac40/7 .event anyedge, v0x2769ff0_27, v0x2769ff0_28, v0x2769ff0_29, v0x2769ff0_30;
v0x2769ff0_31 .array/port v0x2769ff0, 31;
E_0x26eac40/8 .event anyedge, v0x2769ff0_31, v0x276a680_0;
E_0x26eac40 .event/or E_0x26eac40/0, E_0x26eac40/1, E_0x26eac40/2, E_0x26eac40/3, E_0x26eac40/4, E_0x26eac40/5, E_0x26eac40/6, E_0x26eac40/7, E_0x26eac40/8;
S_0x276add0 .scope module, "wb_mux" "Mux4_32b_RTL" 8 164, 20 10 0, S_0x268a050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x276b050_0 .net "in0", 31 0, L_0x2796280;  alias, 1 drivers
v0x276b180_0 .net "in1", 31 0, L_0x27c3500;  alias, 1 drivers
v0x276b240_0 .net "in2", 31 0, v0x2737fa0_0;  alias, 1 drivers
v0x276b330_0 .net "in3", 31 0, v0x25f6ef0_0;  alias, 1 drivers
v0x276b3d0_0 .var "out", 31 0;
v0x276b570_0 .net "sel", 1 0, v0x25ef9b0_0;  alias, 1 drivers
E_0x2704580/0 .event anyedge, v0x25ef9b0_0, v0x27688b0_0, v0x2739560_0, v0x2737fa0_0;
E_0x2704580/1 .event anyedge, v0x25f6ef0_0;
E_0x2704580 .event/or E_0x2704580/0, E_0x2704580/1;
S_0x276f630 .scope module, "t" "TestUtilsClkRst" 3 21, 23 184 0, S_0x26b1c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
P_0x276f7c0 .param/l "outputs_undefined" 1 23 196, +C4<00000000000000000000000000000001>;
v0x27700e0_0 .var "clk", 0 0;
v0x27701a0_0 .var/2s "cycles", 31 0;
v0x2770280_0 .var "failed", 0 0;
v0x2770320_0 .var/2s "n", 31 0;
v0x2770400_0 .var/2s "num_checks", 31 0;
v0x2770530_0 .var/2s "num_test_cases_failed", 31 0;
v0x2770610_0 .var/2s "num_test_cases_passed", 31 0;
v0x27706f0_0 .var "passed", 0 0;
v0x27707b0_0 .var "rst", 0 0;
v0x2770850_0 .var/2s "seed", 31 0;
v0x2770930_0 .var/str "vcd_filename";
S_0x276f880 .scope task, "test_bench_begin" "test_bench_begin" 23 263, 23 263 0, S_0x276f630;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 23 264 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770530_0, 0, 32;
    %delay 1, 0;
    %end;
S_0x276fa80 .scope task, "test_bench_end" "test_bench_end" 23 274, 23 274 0, S_0x276f630;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.109, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.111, 4;
    %vpi_call/w 23 277 "$write", "\012" {0 0 0};
T_25.111 ;
    %vpi_call/w 23 278 "$display", "num_test_cases_passed = %2d", v0x2770610_0 {0 0 0};
    %vpi_call/w 23 279 "$display", "num_test_cases_failed = %2d", v0x2770530_0 {0 0 0};
    %vpi_call/w 23 280 "$write", "\012" {0 0 0};
    %jmp T_25.110;
T_25.109 ;
    %vpi_call/w 23 283 "$write", "\012" {0 0 0};
    %load/vec4 v0x2770280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_25.115, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x27706f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_25.115;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.113, 8;
    %vpi_call/w 23 285 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_25.114;
T_25.113 ;
    %vpi_call/w 23 287 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_25.114 ;
    %vpi_call/w 23 289 "$write", " (%3d checks)\012", v0x2770400_0 {0 0 0};
    %vpi_call/w 23 291 "$write", "\012" {0 0 0};
T_25.110 ;
    %vpi_call/w 23 293 "$finish" {0 0 0};
    %end;
S_0x276fc80 .scope task, "test_case_begin" "test_case_begin" 23 300, 23 300 0, S_0x276f630;
 .timescale 0 0;
v0x276fe60_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 23 301 "$write", "%-40s ", v0x276fe60_0 {0 0 0};
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.116, 4;
    %vpi_call/w 23 303 "$write", "\012" {0 0 0};
T_26.116 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x2770850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27707b0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27707b0_0, 0, 1;
    %end;
S_0x276ff00 .scope task, "test_case_end" "test_case_end" 23 319, 23 319 0, S_0x276f630;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x2770280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.120, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x27706f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_27.120;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.118, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2770610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2770610_0, 0, 32;
    %jmp T_27.119;
T_27.118 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2770530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2770530_0, 0, 32;
T_27.119 ;
    %load/vec4 v0x2770320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.121, 4;
    %load/vec4 v0x2770280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.125, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x27706f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_27.125;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.123, 8;
    %vpi_call/w 23 328 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_27.124;
T_27.123 ;
    %vpi_call/w 23 330 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_27.124 ;
    %vpi_call/w 23 332 "$write", " (%3d checks)\012", v0x2770400_0 {0 0 0};
T_27.121 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_27.126, 5;
    %vpi_call/w 23 336 "$display", "\000" {0 0 0};
T_27.126 ;
    %end;
S_0x2770a50 .scope task, "test_case_1_basic" "test_case_1_basic" 24 9, 24 9 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x1, x0, 2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x2, x0, 3";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x3, x1, x2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x2770be0 .scope task, "test_case_2_fib" "test_case_2_fib" 24 27, 24 27 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_2_fib ;
    %pushi/str "test_case_2_fib";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x1, x0, 1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x2, x0, 1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x3, x1, x2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x4, x3, x2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x5, x4, x3";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x6, x5, x4";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x2770dc0 .scope task, "test_case_3_powersoftwo" "test_case_3_powersoftwo" 24 51, 24 51 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_3_powersoftwo ;
    %pushi/str "test_case_3_powersoftwo";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x1, x0, 2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x2, x1, x1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x3, x2, x2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x4, x3, x3";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x5, x4, x4";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x2771030 .scope task, "test_case_4_zero" "test_case_4_zero" 24 73, 24 73 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_4_zero ;
    %pushi/str "test_case_4_zero";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x1, x0, x0";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x2, x0, x0";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x2771210 .scope task, "test_case_5_wraparound" "test_case_5_wraparound" 24 89, 24 89 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_5_wraparound ;
    %pushi/str "test_case_5_wraparound";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x1, x0, 4294967295";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x2, x0, 1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x3, x2, x1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x4, x3, x2";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x27713f0 .scope task, "test_case_6_x0" "test_case_6_x0" 24 109, 24 109 0, S_0x26b1c00;
 .timescale 0 0;
TD_Top.test_case_6_x0 ;
    %pushi/str "test_case_6_x0";
    %store/str v0x276fe60_0;
    %fork TD_Top.t.test_case_begin, S_0x276fc80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "addi x1, x0, 1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bb090_0, 0, 32;
    %pushi/str "add  x0, x1, x1";
    %store/str v0x260e2b0_0;
    %fork TD_Top.asm, S_0x26017f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x25bd960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23dc6d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x26b0890_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26e4920_0, 0, 32;
    %fork TD_Top.check_trace, S_0x25eda90;
    %join;
    %fork TD_Top.t.test_case_end, S_0x276ff00;
    %join;
    %end;
S_0x27715d0 .scope module, "tinyrv1" "TinyRV1" 3 78, 5 64 0, S_0x26b1c00;
 .timescale 0 0;
v0x2776350_0 .var "addr_s", 159 0;
v0x2776450_0 .var/i "asm_addi_e", 31 0;
v0x2776530_0 .var "asm_addi_imm", 11 0;
v0x2776620_0 .var/i "asm_addi_imm_i", 31 0;
v0x2776700_0 .var/i "asm_addi_imm_is_dec", 31 0;
v0x2776830_0 .var/i "asm_bne_btarg_i", 31 0;
v0x2776910_0 .var/i "asm_bne_e", 31 0;
v0x27769f0_0 .var "asm_bne_imm", 12 0;
v0x2776ad0_0 .var/i "asm_bne_imm_i", 31 0;
v0x2776c40_0 .var "asm_bne_imm_unused", 0 0;
v0x2776d00_0 .var/i "asm_jal_e", 31 0;
v0x2776de0_0 .var "asm_jal_imm", 20 0;
v0x2776ec0_0 .var/i "asm_jal_imm_i", 31 0;
v0x2776fa0_0 .var "asm_jal_imm_unused", 0 0;
v0x2777060_0 .var/i "asm_jal_jtarg_i", 31 0;
v0x2777140_0 .var/i "asm_lw_e", 31 0;
v0x2777220_0 .var "asm_lw_imm", 11 0;
v0x2777410_0 .var/i "asm_lw_imm_i", 31 0;
v0x27774f0_0 .var/i "asm_lw_imm_is_dec", 31 0;
v0x27775d0_0 .var "asm_lw_rs1", 4 0;
v0x27776b0_0 .var/i "asm_sw_e", 31 0;
v0x2777790_0 .var "asm_sw_imm", 11 0;
v0x2777870_0 .var/i "asm_sw_imm_i", 31 0;
v0x2777950_0 .var/i "asm_sw_imm_is_dec", 31 0;
v0x2777a30_0 .var "asm_sw_rs1", 4 0;
v0x2777b10_0 .var "btarg_s", 159 0;
v0x2777bf0_0 .var "disasm_", 159 0;
v0x2777cd0_0 .var/i "e", 31 0;
v0x2777db0_0 .var "imm_s", 159 0;
v0x2777e90_0 .var "inst_s", 79 0;
v0x2777f70_0 .var "inst_unused", 31 0;
v0x2778050_0 .var "jtarg_s", 159 0;
v0x2778130_0 .var "rd", 4 0;
v0x2778420_0 .var "rs1", 4 0;
v0x2778500_0 .var "rs2", 4 0;
S_0x27717b0 .scope function.vec4.s32, "asm" "asm" 5 433, 5 433 0, S_0x27715d0;
 .timescale 0 0;
v0x2771990_0 .var "addr", 31 0;
; Variable asm is vec4 return value of scope S_0x27717b0
v0x2771b70_0 .var/str "str";
TD_Top.tinyrv1.asm ;
    %vpi_func 5 439 "$sscanf" 32, v0x2771b70_0, "%s ", v0x2777e90_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25700, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.128, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 24932, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25705, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.129, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 109, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30060, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.130, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27767, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.131, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29559, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.132, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 106, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 24940, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.133, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27250, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.134, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28261, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_34.135, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.128 ;
    %vpi_func 5 442 "$sscanf" 32, v0x2771b70_0, "add  x%d, x%d, x%d", v0x2778130_0, v0x2778420_0, v0x2778500_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778130_0;
    %load/vec4 v0x2778420_0;
    %load/vec4 v0x2778500_0;
    %store/vec4 v0x2772090_0, 0, 5;
    %store/vec4 v0x2771fd0_0, 0, 5;
    %store/vec4 v0x2771ef0_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_add, S_0x2771c10;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.129 ;
    %vpi_func 5 443 "$sscanf" 32, v0x2771b70_0, "addi x%d, x%d, %s", v0x2778130_0, v0x2778420_0, v0x2777db0_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778130_0;
    %load/vec4 v0x2778420_0;
    %load/vec4 v0x2777db0_0;
    %store/vec4 v0x2772430_0, 0, 160;
    %store/vec4 v0x27725d0_0, 0, 5;
    %store/vec4 v0x2772510_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_addi, S_0x2772170;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.130 ;
    %vpi_func 5 444 "$sscanf" 32, v0x2771b70_0, "mul  x%d, x%d, x%d", v0x2778130_0, v0x2778420_0, v0x2778500_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778130_0;
    %load/vec4 v0x2778420_0;
    %load/vec4 v0x2778500_0;
    %store/vec4 v0x2773fb0_0, 0, 5;
    %store/vec4 v0x2773ef0_0, 0, 5;
    %store/vec4 v0x2773e10_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_mul, S_0x2773b30;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.131 ;
    %vpi_func 5 445 "$sscanf" 32, v0x2771b70_0, "lw   x%d, %s", v0x2778130_0, v0x2776350_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778130_0;
    %load/vec4 v0x2776350_0;
    %store/vec4 v0x2773890_0, 0, 160;
    %store/vec4 v0x2773a70_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_lw, S_0x27736b0;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.132 ;
    %vpi_func 5 446 "$sscanf" 32, v0x2771b70_0, "sw   x%d, %s", v0x2778500_0, v0x2776350_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778500_0;
    %load/vec4 v0x2776350_0;
    %store/vec4 v0x2774300_0, 0, 160;
    %store/vec4 v0x27744e0_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_sw, S_0x2774090;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.133 ;
    %vpi_func 5 447 "$sscanf" 32, v0x2771b70_0, "jal  x%d, %s", v0x2778130_0, v0x2778050_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2771990_0;
    %load/vec4 v0x2778130_0;
    %load/vec4 v0x2778050_0;
    %store/vec4 v0x2773150_0, 0, 160;
    %store/vec4 v0x2773210_0, 0, 5;
    %store/vec4 v0x2772f70_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.asm_jal, S_0x2772d40;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.134 ;
    %vpi_func 5 448 "$sscanf" 32, v0x2771b70_0, "jr   x%d", v0x2778420_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2778420_0;
    %store/vec4 v0x27735d0_0, 0, 5;
    %callf/vec4 TD_Top.tinyrv1.asm_jr, S_0x27732f0;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.135 ;
    %vpi_func 5 449 "$sscanf" 32, v0x2771b70_0, "bne  x%d, x%d, %s", v0x2778420_0, v0x2778500_0, v0x2777b10_0 {0 0 0};
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2771990_0;
    %load/vec4 v0x2778420_0;
    %load/vec4 v0x2778500_0;
    %load/vec4 v0x2777b10_0;
    %store/vec4 v0x2772a70_0, 0, 160;
    %store/vec4 v0x2772c10_0, 0, 5;
    %store/vec4 v0x2772b30_0, 0, 5;
    %store/vec4 v0x2772890_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.asm_bne, S_0x27726b0;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
    %jmp T_34.137;
T_34.137 ;
    %pop/vec4 1;
    %load/vec4 v0x2777cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.138, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ret/vec4 0, 0, 32;  Assign to asm (store_vec4_to_lval)
T_34.138 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %store/vec4 v0x2777e90_0, 0, 80;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2777db0_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2776350_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2778050_0, 0, 160;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2777b10_0, 0, 160;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x2778420_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x2778500_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x2778130_0, 0, 5;
    %retload/vec4 0; Load asm (draw_signal_vec4)
    %retload/vec4 0; Load asm (draw_signal_vec4)
    %xor;
    %or/r;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.140, 4;
    %jmp T_34.141;
T_34.140 ;
    %vpi_call/w 5 472 "$display", " ERROR: Could not assemble \042%s\042\012", v0x2771b70_0 {0 0 0};
    %vpi_call/w 5 473 "$finish" {0 0 0};
T_34.141 ;
    %end;
S_0x2771c10 .scope function.vec4.s32, "asm_add" "asm_add" 5 105, 5 105 0, S_0x27715d0;
 .timescale 0 0;
; Variable asm_add is vec4 return value of scope S_0x2771c10
v0x2771ef0_0 .var "rd", 4 0;
v0x2771fd0_0 .var "rs1", 4 0;
v0x2772090_0 .var "rs2", 4 0;
TD_Top.tinyrv1.asm_add ;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x2772090_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x2771fd0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_add (store_vec4_to_lval)
    %load/vec4 v0x2771ef0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_add (store_vec4_to_lval)
    %pushi/vec4 51, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_add (store_vec4_to_lval)
    %end;
S_0x2772170 .scope function.vec4.s32, "asm_addi" "asm_addi" 5 130, 5 130 0, S_0x27715d0;
 .timescale 0 0;
; Variable asm_addi is vec4 return value of scope S_0x2772170
v0x2772430_0 .var "imm_s", 159 0;
v0x2772510_0 .var "rd", 4 0;
v0x27725d0_0 .var "rs1", 4 0;
TD_Top.tinyrv1.asm_addi ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2776700_0, 0, 32;
    %vpi_func 5 140 "$sscanf" 32, v0x2772430_0, "0x%x", v0x2776620_0 {0 0 0};
    %store/vec4 v0x2776450_0, 0, 32;
    %load/vec4 v0x2776450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.142, 4;
    %vpi_func 5 142 "$sscanf" 32, v0x2772430_0, "0b%b", v0x2776620_0 {0 0 0};
    %store/vec4 v0x2776450_0, 0, 32;
T_36.142 ;
    %load/vec4 v0x2776450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.144, 4;
    %vpi_func 5 144 "$sscanf" 32, v0x2772430_0, "%d", v0x2776620_0 {0 0 0};
    %store/vec4 v0x2776450_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2776700_0, 0, 32;
T_36.144 ;
    %load/vec4 v0x2776450_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.146, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_36.146 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x2776700_0;
    %load/vec4 v0x2776620_0;
    %store/vec4 v0x27749b0_0, 0, 32;
    %store/vec4 v0x2774810_0, 0, 32;
    %store/vec4 v0x27748f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.check_imm, S_0x27745a0;
    %pad/u 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777cd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.148, 4;
    %load/vec4 v0x2776620_0;
    %pad/s 12;
    %store/vec4 v0x2776530_0, 0, 12;
    %jmp T_36.149;
T_36.148 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x2776530_0, 0, 12;
T_36.149 ;
    %load/vec4 v0x2776530_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 12; Assign to asm_addi (store_vec4_to_lval)
    %load/vec4 v0x27725d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_addi (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_addi (store_vec4_to_lval)
    %load/vec4 v0x2772510_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_addi (store_vec4_to_lval)
    %pushi/vec4 19, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_addi (store_vec4_to_lval)
    %end;
S_0x27726b0 .scope function.vec4.s32, "asm_bne" "asm_bne" 5 366, 5 366 0, S_0x27715d0;
 .timescale 0 0;
v0x2772890_0 .var "addr", 31 0;
; Variable asm_bne is vec4 return value of scope S_0x27726b0
v0x2772a70_0 .var "btarg_s", 159 0;
v0x2772b30_0 .var "rs1", 4 0;
v0x2772c10_0 .var "rs2", 4 0;
TD_Top.tinyrv1.asm_bne ;
    %vpi_func 5 376 "$sscanf" 32, v0x2772a70_0, "0x%x", v0x2776830_0 {0 0 0};
    %store/vec4 v0x2776910_0, 0, 32;
    %load/vec4 v0x2776910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.150, 4;
    %vpi_func 5 378 "$sscanf" 32, v0x2772a70_0, "%d", v0x2776830_0 {0 0 0};
    %store/vec4 v0x2776910_0, 0, 32;
T_37.150 ;
    %load/vec4 v0x2776910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.152, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_37.152 ;
    %load/vec4 v0x2776830_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.154, 4;
    %vpi_call/w 5 383 "$display", " ERROR: Branch target (%x) must be evenly divisible by four", v0x2776ad0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_37.154 ;
    %load/vec4 v0x2776830_0;
    %load/vec4 v0x2772890_0;
    %sub;
    %store/vec4 v0x2776ad0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x2776ad0_0;
    %store/vec4 v0x27749b0_0, 0, 32;
    %store/vec4 v0x2774810_0, 0, 32;
    %store/vec4 v0x27748f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.check_imm, S_0x27745a0;
    %pad/u 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777cd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.156, 4;
    %load/vec4 v0x2776ad0_0;
    %pad/s 13;
    %store/vec4 v0x27769f0_0, 0, 13;
    %jmp T_37.157;
T_37.156 ;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x27769f0_0, 0, 13;
T_37.157 ;
    %load/vec4 v0x27769f0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x27769f0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x2772b30_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x2772c10_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x27769f0_0;
    %parti/s 4, 1, 2;
    %load/vec4 v0x27769f0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_bne (store_vec4_to_lval)
    %pushi/vec4 99, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_bne (store_vec4_to_lval)
    %load/vec4 v0x27769f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x2776c40_0, 0, 1;
    %end;
S_0x2772d40 .scope function.vec4.s32, "asm_jal" "asm_jal" 5 292, 5 292 0, S_0x27715d0;
 .timescale 0 0;
v0x2772f70_0 .var "addr", 31 0;
; Variable asm_jal is vec4 return value of scope S_0x2772d40
v0x2773150_0 .var "jtarg_s", 159 0;
v0x2773210_0 .var "rd", 4 0;
TD_Top.tinyrv1.asm_jal ;
    %vpi_func 5 301 "$sscanf" 32, v0x2773150_0, "0x%x", v0x2777060_0 {0 0 0};
    %store/vec4 v0x2776d00_0, 0, 32;
    %load/vec4 v0x2776d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.158, 4;
    %vpi_func 5 303 "$sscanf" 32, v0x2773150_0, "%d", v0x2777060_0 {0 0 0};
    %store/vec4 v0x2776d00_0, 0, 32;
T_38.158 ;
    %load/vec4 v0x2776d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.160, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_38.160 ;
    %load/vec4 v0x2777060_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.162, 4;
    %vpi_call/w 5 308 "$display", " ERROR: Jump target (%x) must be evenly divisible by four", v0x2776ec0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_38.162 ;
    %load/vec4 v0x2777060_0;
    %load/vec4 v0x2772f70_0;
    %sub;
    %store/vec4 v0x2776ec0_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x2776ec0_0;
    %store/vec4 v0x27749b0_0, 0, 32;
    %store/vec4 v0x2774810_0, 0, 32;
    %store/vec4 v0x27748f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.check_imm, S_0x27745a0;
    %pad/u 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777cd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.164, 4;
    %load/vec4 v0x2776ec0_0;
    %pad/s 21;
    %store/vec4 v0x2776de0_0, 0, 21;
    %jmp T_38.165;
T_38.164 ;
    %pushi/vec4 2097151, 2097151, 21;
    %store/vec4 v0x2776de0_0, 0, 21;
T_38.165 ;
    %load/vec4 v0x2776de0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x2776de0_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2776de0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2776de0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 20; Assign to asm_jal (store_vec4_to_lval)
    %load/vec4 v0x2773210_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jal (store_vec4_to_lval)
    %pushi/vec4 111, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jal (store_vec4_to_lval)
    %load/vec4 v0x2776de0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x2776fa0_0, 0, 1;
    %end;
S_0x27732f0 .scope function.vec4.s32, "asm_jr" "asm_jr" 5 342, 5 342 0, S_0x27715d0;
 .timescale 0 0;
; Variable asm_jr is vec4 return value of scope S_0x27732f0
v0x27735d0_0 .var "rs1", 4 0;
TD_Top.tinyrv1.asm_jr ;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %load/vec4 v0x27735d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_jr (store_vec4_to_lval)
    %pushi/vec4 103, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_jr (store_vec4_to_lval)
    %end;
S_0x27736b0 .scope function.vec4.s32, "asm_lw" "asm_lw" 5 199, 5 199 0, S_0x27715d0;
 .timescale 0 0;
v0x2773890_0 .var "addr_s", 159 0;
; Variable asm_lw is vec4 return value of scope S_0x27736b0
v0x2773a70_0 .var "rd", 4 0;
TD_Top.tinyrv1.asm_lw ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27774f0_0, 0, 32;
    %vpi_func 5 208 "$sscanf" 32, v0x2773890_0, "0x%x(x%d)", v0x2777410_0, v0x27775d0_0 {0 0 0};
    %store/vec4 v0x2777140_0, 0, 32;
    %load/vec4 v0x2777140_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.166, 4;
    %vpi_func 5 210 "$sscanf" 32, v0x2773890_0, "%d(x%d)", v0x2777410_0, v0x27775d0_0 {0 0 0};
    %store/vec4 v0x2777140_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x27774f0_0, 0, 32;
T_40.166 ;
    %load/vec4 v0x2777140_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.168, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_40.168 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x27774f0_0;
    %load/vec4 v0x2777410_0;
    %store/vec4 v0x27749b0_0, 0, 32;
    %store/vec4 v0x2774810_0, 0, 32;
    %store/vec4 v0x27748f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.check_imm, S_0x27745a0;
    %pad/u 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777cd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_40.170, 4;
    %load/vec4 v0x2777410_0;
    %pad/s 12;
    %store/vec4 v0x2777220_0, 0, 12;
    %jmp T_40.171;
T_40.170 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x2777220_0, 0, 12;
T_40.171 ;
    %load/vec4 v0x2777220_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 12; Assign to asm_lw (store_vec4_to_lval)
    %load/vec4 v0x27775d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_lw (store_vec4_to_lval)
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_lw (store_vec4_to_lval)
    %load/vec4 v0x2773a70_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_lw (store_vec4_to_lval)
    %pushi/vec4 3, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_lw (store_vec4_to_lval)
    %end;
S_0x2773b30 .scope function.vec4.s32, "asm_mul" "asm_mul" 5 173, 5 173 0, S_0x27715d0;
 .timescale 0 0;
; Variable asm_mul is vec4 return value of scope S_0x2773b30
v0x2773e10_0 .var "rd", 4 0;
v0x2773ef0_0 .var "rs1", 4 0;
v0x2773fb0_0 .var "rs2", 4 0;
TD_Top.tinyrv1.asm_mul ;
    %pushi/vec4 1, 0, 7;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x2773fb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x2773ef0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_mul (store_vec4_to_lval)
    %load/vec4 v0x2773e10_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_mul (store_vec4_to_lval)
    %pushi/vec4 51, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_mul (store_vec4_to_lval)
    %end;
S_0x2774090 .scope function.vec4.s32, "asm_sw" "asm_sw" 5 245, 5 245 0, S_0x27715d0;
 .timescale 0 0;
v0x2774300_0 .var "addr_s", 159 0;
; Variable asm_sw is vec4 return value of scope S_0x2774090
v0x27744e0_0 .var "rs2", 4 0;
TD_Top.tinyrv1.asm_sw ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777950_0, 0, 32;
    %vpi_func 5 254 "$sscanf" 32, v0x2774300_0, "0x%x(x%d)", v0x2777870_0, v0x2777a30_0 {0 0 0};
    %store/vec4 v0x27776b0_0, 0, 32;
    %load/vec4 v0x27776b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.172, 4;
    %vpi_func 5 256 "$sscanf" 32, v0x2774300_0, "%d(x%d)", v0x2777870_0, v0x2777a30_0 {0 0 0};
    %store/vec4 v0x27776b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2777950_0, 0, 32;
T_42.172 ;
    %load/vec4 v0x27776b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.174, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
T_42.174 ;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x2777950_0;
    %load/vec4 v0x2777870_0;
    %store/vec4 v0x27749b0_0, 0, 32;
    %store/vec4 v0x2774810_0, 0, 32;
    %store/vec4 v0x27748f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.check_imm, S_0x27745a0;
    %pad/u 32;
    %store/vec4 v0x2777cd0_0, 0, 32;
    %load/vec4 v0x2777cd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.176, 4;
    %load/vec4 v0x2777870_0;
    %pad/s 12;
    %store/vec4 v0x2777790_0, 0, 12;
    %jmp T_42.177;
T_42.176 ;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x2777790_0, 0, 12;
T_42.177 ;
    %load/vec4 v0x2777790_0;
    %parti/s 7, 5, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x27744e0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x2777a30_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to asm_sw (store_vec4_to_lval)
    %load/vec4 v0x2777790_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to asm_sw (store_vec4_to_lval)
    %pushi/vec4 35, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to asm_sw (store_vec4_to_lval)
    %end;
S_0x27745a0 .scope function.vec4.s1, "check_imm" "check_imm" 5 78, 5 78 0, S_0x27715d0;
 .timescale 0 0;
; Variable check_imm is vec4 return value of scope S_0x27745a0
v0x2774810_0 .var/i "is_dec", 31 0;
v0x27748f0_0 .var/i "nbits", 31 0;
v0x27749b0_0 .var/i "value", 31 0;
TD_Top.tinyrv1.check_imm ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
    %load/vec4 v0x2774810_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.178, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %subi 1, 0, 32;
    %pow/s;
    %subi 1, 0, 32;
    %load/vec4 v0x27749b0_0;
    %cmp/s;
    %jmp/1 T_43.182, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x27749b0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %subi 1, 0, 32;
    %pow/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %cmp/s;
    %flag_or 5, 8;
T_43.182;
    %jmp/0xz  T_43.180, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %subi 1, 0, 32;
    %pow/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %subi 1, 0, 32;
    %pow/s;
    %subi 1, 0, 32;
    %vpi_call/w 5 88 "$display", " ERROR: Immediate (%d) outside valid range [%d,%d]", v0x27749b0_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
T_43.180 ;
    %jmp T_43.179;
T_43.178 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %pow/s;
    %subi 1, 0, 32;
    %load/vec4 v0x27749b0_0;
    %cmp/s;
    %jmp/1 T_43.185, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x27749b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
T_43.185;
    %jmp/0xz  T_43.183, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x27748f0_0;
    %pow/s;
    %subi 1, 0, 32;
    %vpi_call/w 5 94 "$display", " ERROR: Immediate (%x) outside valid range [0x000,%x]", v0x27749b0_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_imm (store_vec4_to_lval)
T_43.183 ;
T_43.179 ;
    %end;
S_0x2774a90 .scope function.vec4.s160, "disasm" "disasm" 5 531, 5 531 0, S_0x27715d0;
 .timescale 0 0;
v0x2774c70_0 .var "addr", 31 0;
; Variable disasm is vec4 return value of scope S_0x2774a90
v0x2774e50_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm ;
    %load/vec4 v0x2774e50_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x2778420_0, 0, 5;
    %load/vec4 v0x2774e50_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x2778500_0, 0, 5;
    %load/vec4 v0x2774e50_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x2778130_0, 0, 5;
    %load/vec4 v0x2774e50_0;
    %dup/vec4;
    %pushi/vec4 51, 33525632, 32;
    %cmp/z;
    %jmp/1 T_44.186, 4;
    %dup/vec4;
    %pushi/vec4 19, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_44.187, 4;
    %dup/vec4;
    %pushi/vec4 33554483, 33525632, 32;
    %cmp/z;
    %jmp/1 T_44.188, 4;
    %dup/vec4;
    %pushi/vec4 8195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_44.189, 4;
    %dup/vec4;
    %pushi/vec4 8227, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_44.190, 4;
    %dup/vec4;
    %pushi/vec4 111, 4294967168, 32;
    %cmp/z;
    %jmp/1 T_44.191, 4;
    %dup/vec4;
    %pushi/vec4 103, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_44.192, 4;
    %dup/vec4;
    %pushi/vec4 4195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_44.193, 4;
    %vpi_call/w 5 571 "$sformat", v0x2777bf0_0, "illegal inst" {0 0 0};
    %jmp T_44.195;
T_44.186 ;
    %vpi_call/w 5 563 "$sformat", v0x2777bf0_0, "add  x%-0d, x%-0d, x%-0d", v0x2778130_0, v0x2778420_0, v0x2778500_0 {0 0 0};
    %jmp T_44.195;
T_44.187 ;
    %load/vec4 v0x2774e50_0;
    %store/vec4 v0x2775670_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm_imm_i, S_0x2775390;
    %vpi_call/w 5 564 "$sformat", v0x2777bf0_0, "addi x%-0d, x%-0d, 0x%x", v0x2778130_0, v0x2778420_0, S<0,vec4,u12> {1 0 0};
    %jmp T_44.195;
T_44.188 ;
    %vpi_call/w 5 565 "$sformat", v0x2777bf0_0, "mul  x%-0d, x%-0d, x%-0d", v0x2778130_0, v0x2778420_0, v0x2778500_0 {0 0 0};
    %jmp T_44.195;
T_44.189 ;
    %load/vec4 v0x2774e50_0;
    %store/vec4 v0x2775670_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm_imm_i, S_0x2775390;
    %vpi_call/w 5 566 "$sformat", v0x2777bf0_0, "lw   x%-0d, 0x%x(x%-0d)", v0x2778130_0, S<0,vec4,u12>, v0x2778420_0 {1 0 0};
    %jmp T_44.195;
T_44.190 ;
    %load/vec4 v0x2774e50_0;
    %store/vec4 v0x2775eb0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm_imm_s, S_0x2775bd0;
    %vpi_call/w 5 567 "$sformat", v0x2777bf0_0, "sw   x%-0d, 0x%x(x%-0d)", v0x2778500_0, S<0,vec4,u12>, v0x2778420_0 {1 0 0};
    %jmp T_44.195;
T_44.191 ;
    %load/vec4 v0x2774c70_0;
    %load/vec4 v0x2774e50_0;
    %store/vec4 v0x2775b10_0, 0, 32;
    %store/vec4 v0x2775930_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm_imm_j, S_0x2775750;
    %pad/u 20;
    %vpi_call/w 5 568 "$sformat", v0x2777bf0_0, "jal  x%-0d, 0x%x", v0x2778130_0, S<0,vec4,u20> {1 0 0};
    %jmp T_44.195;
T_44.192 ;
    %vpi_call/w 5 569 "$sformat", v0x2777bf0_0, "jr   x%-0d", v0x2778420_0 {0 0 0};
    %jmp T_44.195;
T_44.193 ;
    %load/vec4 v0x2774c70_0;
    %load/vec4 v0x2774e50_0;
    %store/vec4 v0x27752d0_0, 0, 32;
    %store/vec4 v0x27750f0_0, 0, 32;
    %callf/vec4 TD_Top.tinyrv1.disasm_imm_b, S_0x2774f10;
    %pad/u 20;
    %vpi_call/w 5 570 "$sformat", v0x2777bf0_0, "bne  x%-0d, x%-0d, 0x%x", v0x2778420_0, v0x2778500_0, S<0,vec4,u20> {1 0 0};
    %jmp T_44.195;
T_44.195 ;
    %pop/vec4 1;
    %load/vec4 v0x2777bf0_0;
    %ret/vec4 0, 0, 160;  Assign to disasm (store_vec4_to_lval)
    %end;
S_0x2774f10 .scope function.vec4.s32, "disasm_imm_b" "disasm_imm_b" 5 500, 5 500 0, S_0x27715d0;
 .timescale 0 0;
v0x27750f0_0 .var "addr", 31 0;
; Variable disasm_imm_b is vec4 return value of scope S_0x2774f10
v0x27752d0_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm_imm_b ;
    %load/vec4 v0x27752d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x27752d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27752d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27752d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27752d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_b (store_vec4_to_lval)
    %load/vec4 v0x27750f0_0;
    %retload/vec4 0; Load disasm_imm_b (draw_signal_vec4)
    %add;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_b (store_vec4_to_lval)
    %load/vec4 v0x27752d0_0;
    %store/vec4 v0x2777f70_0, 0, 32;
    %end;
S_0x2775390 .scope function.vec4.s12, "disasm_imm_i" "disasm_imm_i" 5 484, 5 484 0, S_0x27715d0;
 .timescale 0 0;
; Variable disasm_imm_i is vec4 return value of scope S_0x2775390
v0x2775670_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm_imm_i ;
    %load/vec4 v0x2775670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2775670_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775670_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775670_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 12;  Assign to disasm_imm_i (store_vec4_to_lval)
    %load/vec4 v0x2775670_0;
    %store/vec4 v0x2777f70_0, 0, 32;
    %end;
S_0x2775750 .scope function.vec4.s32, "disasm_imm_j" "disasm_imm_j" 5 510, 5 510 0, S_0x27715d0;
 .timescale 0 0;
v0x2775930_0 .var "addr", 31 0;
; Variable disasm_imm_j is vec4 return value of scope S_0x2775750
v0x2775b10_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm_imm_j ;
    %load/vec4 v0x2775b10_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x2775b10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775b10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775b10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775b10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775b10_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_j (store_vec4_to_lval)
    %load/vec4 v0x2775930_0;
    %retload/vec4 0; Load disasm_imm_j (draw_signal_vec4)
    %add;
    %ret/vec4 0, 0, 32;  Assign to disasm_imm_j (store_vec4_to_lval)
    %load/vec4 v0x2775b10_0;
    %store/vec4 v0x2777f70_0, 0, 32;
    %end;
S_0x2775bd0 .scope function.vec4.s12, "disasm_imm_s" "disasm_imm_s" 5 492, 5 492 0, S_0x27715d0;
 .timescale 0 0;
; Variable disasm_imm_s is vec4 return value of scope S_0x2775bd0
v0x2775eb0_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm_imm_s ;
    %load/vec4 v0x2775eb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2775eb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775eb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2775eb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 12;  Assign to disasm_imm_s (store_vec4_to_lval)
    %load/vec4 v0x2775eb0_0;
    %store/vec4 v0x2777f70_0, 0, 32;
    %end;
S_0x2775f90 .scope function.vec4.s32, "disasm_tiny" "disasm_tiny" 5 582, 5 582 0, S_0x27715d0;
 .timescale 0 0;
; Variable disasm_tiny is vec4 return value of scope S_0x2775f90
v0x2776270_0 .var "inst", 31 0;
TD_Top.tinyrv1.disasm_tiny ;
    %load/vec4 v0x2776270_0;
    %dup/vec4;
    %pushi/vec4 51, 33525632, 32;
    %cmp/z;
    %jmp/1 T_49.196, 4;
    %dup/vec4;
    %pushi/vec4 19, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_49.197, 4;
    %dup/vec4;
    %pushi/vec4 33554483, 33525632, 32;
    %cmp/z;
    %jmp/1 T_49.198, 4;
    %dup/vec4;
    %pushi/vec4 8195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_49.199, 4;
    %dup/vec4;
    %pushi/vec4 8227, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_49.200, 4;
    %dup/vec4;
    %pushi/vec4 111, 4294967168, 32;
    %cmp/z;
    %jmp/1 T_49.201, 4;
    %dup/vec4;
    %pushi/vec4 103, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_49.202, 4;
    %dup/vec4;
    %pushi/vec4 4195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_49.203, 4;
    %pushi/vec4 1061109567, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.196 ;
    %pushi/vec4 1633969184, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.197 ;
    %pushi/vec4 1633969257, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.198 ;
    %pushi/vec4 1836411936, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.199 ;
    %pushi/vec4 1819746336, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.200 ;
    %pushi/vec4 1937186848, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.201 ;
    %pushi/vec4 1784769568, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.202 ;
    %pushi/vec4 1785864224, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.203 ;
    %pushi/vec4 1651402016, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to disasm_tiny (store_vec4_to_lval)
    %jmp T_49.205;
T_49.205 ;
    %pop/vec4 1;
    %end;
    .scope S_0x276f630;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2770280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27706f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770320_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x2770850_0, 0, 32;
    %end;
    .thread T_50, $init;
    .scope S_0x276f630;
T_51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27700e0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x276f630;
T_52 ;
    %delay 5, 0;
    %load/vec4 v0x27700e0_0;
    %inv;
    %store/vec4 v0x27700e0_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x276f630;
T_53 ;
    %vpi_func 23 214 "$value$plusargs" 32, "test-case=%d", v0x2770320_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2770320_0, 0, 32;
T_53.0 ;
    %vpi_func 23 217 "$value$plusargs" 32, "dump-vcd=%s", v0x2770930_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %vpi_call/w 23 218 "$dumpfile", v0x2770930_0 {0 0 0};
    %vpi_call/w 23 219 "$dumpvars" {0 0 0};
T_53.2 ;
    %end;
    .thread T_53;
    .scope S_0x276f630;
T_54 ;
    %wait E_0x23c71b0;
    %load/vec4 v0x27707b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27701a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x27701a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x27701a0_0, 0;
T_54.1 ;
    %load/vec4 v0x27701a0_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_54.2, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_54.4, 4;
    %vpi_call/w 23 244 "$display", "\000" {0 0 0};
T_54.4 ;
    %vpi_call/w 23 245 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x27701a0_0 {0 0 0};
    %vpi_call/w 23 248 "$display", "num_test_cases_passed = %2d", v0x2770610_0 {0 0 0};
    %load/vec4 v0x2770530_0;
    %addi 1, 0, 32;
    %vpi_call/w 23 249 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 23 250 "$write", "\012" {0 0 0};
    %vpi_call/w 23 252 "$finish" {0 0 0};
T_54.2 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x2769320;
T_55 ;
    %wait E_0x23c71b0;
    %load/vec4 v0x2769930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2769840_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x2769740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x2769670_0;
    %assign/vec4 v0x2769840_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x2769840_0;
    %assign/vec4 v0x2769840_0, 0;
T_55.3 ;
T_55.1 ;
    %vpi_func 21 29 "$isunknown" 1, v0x2769930_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x2769840_0, 0;
T_55.4 ;
    %load/vec4 v0x2769930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_55.8, 4;
    %vpi_func 21 30 "$isunknown" 1, v0x2769740_0 {0 0 0};
    %and;
T_55.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x2769840_0, 0;
T_55.6 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x2769af0;
T_56 ;
Ewait_0 .event/or E_0x26eac40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x276a5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2769ff0, 4;
    %store/vec4 v0x276a760_0, 0, 32;
    %load/vec4 v0x276a680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2769ff0, 4;
    %store/vec4 v0x276a920_0, 0, 32;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x2769af0;
T_57 ;
    %wait E_0x23c71b0;
    %load/vec4 v0x276ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x276ab70_0;
    %load/vec4 v0x276aa90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2769ff0, 0, 4;
T_57.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2769ff0, 0, 4;
    %vpi_func 22 44 "$isunknown" 1, v0x276ac50_0 {0 0 0};
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %load/vec4 v0x276aa90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2769ff0, 0, 4;
T_57.2 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x2738b30;
T_58 ;
Ewait_1 .event/or E_0x2656110, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x2738e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2738d80_0, 0, 32;
    %jmp T_58.5;
T_58.0 ;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 4, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 4;
    %load/vec4 v0x2738f50_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 6;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.6, 8;
    %pushi/vec4 2097151, 0, 21;
    %jmp/1 T_58.7, 8;
T_58.6 ; End of true expr.
    %pushi/vec4 0, 0, 21;
    %jmp/0 T_58.7, 8;
 ; End of false expr.
    %blend;
T_58.7;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 21;
    %jmp T_58.5;
T_58.1 ;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 4;
    %load/vec4 v0x2738f50_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 6;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.8, 8;
    %pushi/vec4 2097151, 0, 21;
    %jmp/1 T_58.9, 8;
T_58.8 ; End of true expr.
    %pushi/vec4 0, 0, 21;
    %jmp/0 T_58.9, 8;
 ; End of false expr.
    %blend;
T_58.9;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 21;
    %jmp T_58.5;
T_58.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 4, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 4;
    %load/vec4 v0x2738f50_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 6;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 8;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.10, 8;
    %pushi/vec4 4095, 0, 12;
    %jmp/1 T_58.11, 8;
T_58.10 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_58.11, 8;
 ; End of false expr.
    %blend;
T_58.11;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 12;
    %jmp T_58.5;
T_58.3 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 4;
    %load/vec4 v0x2738f50_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 6;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 1;
    %load/vec4 v0x2738f50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_58.12, 8;
    %pushi/vec4 1048575, 0, 20;
    %jmp/1 T_58.13, 8;
T_58.12 ; End of true expr.
    %pushi/vec4 0, 0, 20;
    %jmp/0 T_58.13, 8;
 ; End of false expr.
    %blend;
T_58.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2738d80_0, 4, 20;
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x27396f0;
T_59 ;
Ewait_2 .event/or E_0x265ca50, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x2739c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2739bb0_0, 0, 32;
    %jmp T_59.3;
T_59.0 ;
    %load/vec4 v0x27399b0_0;
    %store/vec4 v0x2739bb0_0, 0, 32;
    %jmp T_59.3;
T_59.1 ;
    %load/vec4 v0x2739ac0_0;
    %store/vec4 v0x2739bb0_0, 0, 32;
    %jmp T_59.3;
T_59.3 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x2737b80;
T_60 ;
Ewait_3 .event/or E_0x2649090, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x27380b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2737fa0_0, 0, 32;
    %jmp T_60.3;
T_60.0 ;
    %load/vec4 v0x2737df0_0;
    %store/vec4 v0x2737fa0_0, 0, 32;
    %jmp T_60.3;
T_60.1 ;
    %load/vec4 v0x2737ee0_0;
    %store/vec4 v0x2737fa0_0, 0, 32;
    %jmp T_60.3;
T_60.3 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x276add0;
T_61 ;
Ewait_4 .event/or E_0x2704580, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x276b570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x276b3d0_0, 0, 32;
    %jmp T_61.5;
T_61.0 ;
    %load/vec4 v0x276b050_0;
    %store/vec4 v0x276b3d0_0, 0, 32;
    %jmp T_61.5;
T_61.1 ;
    %load/vec4 v0x276b180_0;
    %store/vec4 v0x276b3d0_0, 0, 32;
    %jmp T_61.5;
T_61.2 ;
    %load/vec4 v0x276b240_0;
    %store/vec4 v0x276b3d0_0, 0, 32;
    %jmp T_61.5;
T_61.3 ;
    %load/vec4 v0x276b330_0;
    %store/vec4 v0x276b3d0_0, 0, 32;
    %jmp T_61.5;
T_61.5 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x2768ac0;
T_62 ;
Ewait_5 .event/or E_0x27044b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x27691c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2769070_0, 0, 32;
    %jmp T_62.5;
T_62.0 ;
    %load/vec4 v0x2768d70_0;
    %store/vec4 v0x2769070_0, 0, 32;
    %jmp T_62.5;
T_62.1 ;
    %load/vec4 v0x2768e50_0;
    %store/vec4 v0x2769070_0, 0, 32;
    %jmp T_62.5;
T_62.2 ;
    %load/vec4 v0x2768ef0_0;
    %store/vec4 v0x2769070_0, 0, 32;
    %jmp T_62.5;
T_62.3 ;
    %load/vec4 v0x2768f90_0;
    %store/vec4 v0x2769070_0, 0, 32;
    %jmp T_62.5;
T_62.5 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x26a7e50;
T_63 ;
Ewait_6 .event/or E_0x2338100, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x25f9350_0;
    %dup/vec4;
    %pushi/vec4 19, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_63.0, 4;
    %dup/vec4;
    %pushi/vec4 51, 33525632, 32;
    %cmp/z;
    %jmp/1 T_63.1, 4;
    %dup/vec4;
    %pushi/vec4 33554483, 33525632, 32;
    %cmp/z;
    %jmp/1 T_63.2, 4;
    %dup/vec4;
    %pushi/vec4 8195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_63.3, 4;
    %dup/vec4;
    %pushi/vec4 8227, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_63.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 4294967168, 32;
    %cmp/z;
    %jmp/1 T_63.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_63.6, 4;
    %dup/vec4;
    %pushi/vec4 4195, 4294938496, 32;
    %cmp/z;
    %jmp/1 T_63.7, 4;
    %alloc S_0x26940f0;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.0 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.1 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.2 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.3 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.4 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.5 ;
    %alloc S_0x26940f0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.6 ;
    %alloc S_0x26940f0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.7 ;
    %alloc S_0x26940f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26b0aa0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26092c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260a230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2607160_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x260b140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2608210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2601e10_0, 0, 1;
    %fork TD_Top.proc.ctrl.cs, S_0x26940f0;
    %join;
    %free S_0x26940f0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x26b0cc0;
T_64 ;
    %wait E_0x23c71b0;
    %load/vec4 v0x25efff0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.3, 10;
    %load/vec4 v0x25ed560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x25e8b60_0;
    %parti/s 23, 9, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x25f24f0_0;
    %load/vec4 v0x25e5400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25e3140, 0, 4;
T_64.0 ;
    %load/vec4 v0x25fab70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.7, 10;
    %load/vec4 v0x25f98f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.6, 9;
    %load/vec4 v0x25f3770_0;
    %parti/s 23, 9, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0x25fd070_0;
    %load/vec4 v0x25f5c70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25e3140, 0, 4;
T_64.4 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x26b0cc0;
T_65 ;
    %wait E_0x23c71b0;
    %load/vec4 v0x26007f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f86e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x25ff570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x25fe2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25fbdf0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x25f86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %vpi_func 4 85 "$urandom" 32, v0x25ff570_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %mod;
    %load/vec4 v0x25fe2f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x25f1270_0, 0;
    %vpi_func 4 86 "$urandom" 32, v0x25ff570_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %mod;
    %load/vec4 v0x25fe2f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x25fbdf0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x26b0cc0;
T_66 ;
Ewait_7 .event/or E_0x23c6cc0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x25efff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x25ed560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x25e5400_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25e3140, 4;
    %store/vec4 v0x25ec2e0_0, 0, 32;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x25ec2e0_0, 0, 32;
T_66.1 ;
    %load/vec4 v0x25fab70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.5, 9;
    %load/vec4 v0x25f98f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_66.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.3, 8;
    %load/vec4 v0x25f5c70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25e3140, 4;
    %store/vec4 v0x25f6ef0_0, 0, 32;
    %jmp T_66.4;
T_66.3 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x25f6ef0_0, 0, 32;
T_66.4 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x26b1c00;
T_67 ;
    %fork TD_Top.t.test_bench_begin, S_0x276f880;
    %join;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.2;
    %jmp/0xz  T_67.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x2770a50;
    %join;
T_67.0 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.5;
    %jmp/0xz  T_67.3, 5;
    %fork TD_Top.test_case_2_fib, S_0x2770be0;
    %join;
T_67.3 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.8;
    %jmp/0xz  T_67.6, 5;
    %fork TD_Top.test_case_3_powersoftwo, S_0x2770dc0;
    %join;
T_67.6 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.11;
    %jmp/0xz  T_67.9, 5;
    %fork TD_Top.test_case_4_zero, S_0x2771030;
    %join;
T_67.9 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.14;
    %jmp/0xz  T_67.12, 5;
    %fork TD_Top.test_case_5_wraparound, S_0x2771210;
    %join;
T_67.12 ;
    %load/vec4 v0x2770320_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_67.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x2770320_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_67.17;
    %jmp/0xz  T_67.15, 5;
    %fork TD_Top.test_case_6_x0, S_0x27713f0;
    %join;
T_67.15 ;
    %fork TD_Top.t.test_bench_end, S_0x276fa80;
    %join;
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "../lab4/test/ProcScycle-add-test.v";
    "../lab4/test/TestMemory.v";
    "../lab4/tinyrv1.v";
    "../lab4/ProcScycle.v";
    "../lab4/ProcScycleCtrl.v";
    "../lab4/ProcScycleDpath.v";
    "../lab4/Adder_32b_GL.v";
    "../lab2/AdderCarrySelect_16b_GL.v";
    "../lab2/AdderRippleCarry_8b_GL.v";
    "../lab2/FullAdder_GL.v";
    "../lab2/Mux2_8b_GL.v";
    "../lab2/Mux2_1b_GL.v";
    "../lab4/ALU_32b.v";
    "../lab4/EqComparator_32b_RTL.v";
    "../lab4/Mux2_32b_RTL.v";
    "../lab4/ImmGen_RTL.v";
    "../lab4/Multiplier_32x32b_RTL.v";
    "../lab4/Mux4_32b_RTL.v";
    "../lab4/Register_32b_RTL.v";
    "../lab4/RegfileZ2r1w_32x32b_RTL.v";
    "../ece2300/ece2300-test.v";
    "../lab4/test/Proc-add-test-cases.v";
