#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62df575cb320 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x62df575fc840_0 .var "clk", 0 0;
v0x62df575fc900_0 .net "instr_opcode", 5 0, L_0x62df5760f010;  1 drivers
v0x62df575fc9c0_0 .var/i "passedTests", 31 0;
v0x62df575fca60_0 .net "prog_count", 31 0, L_0x62df5760ef10;  1 drivers
v0x62df575fcb20_0 .net "reg1_addr", 4 0, L_0x62df5760f080;  1 drivers
v0x62df575fcc10_0 .net "reg1_data", 31 0, L_0x62df5760f180;  1 drivers
v0x62df575fccb0_0 .net "reg2_addr", 4 0, L_0x62df5760f280;  1 drivers
v0x62df575fcd50_0 .net "reg2_data", 31 0, L_0x62df5760f330;  1 drivers
v0x62df575fcdf0_0 .var "rst", 0 0;
v0x62df575fce90_0 .var/i "totalTests", 31 0;
v0x62df575fcf50_0 .net "write_reg_addr", 4 0, L_0x62df5760f3f0;  1 drivers
v0x62df575fd010_0 .net "write_reg_data", 31 0, L_0x62df5760f500;  1 drivers
E_0x62df57597ab0 .event negedge, v0x62df575f3420_0;
E_0x62df57597fa0 .event negedge, v0x62df575f91b0_0;
S_0x62df575c9eb0 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x62df575cb320;
 .timescale -9 -12;
v0x62df5758d560_0 .var "instr_opcode_exp", 5 0;
v0x62df575b8110_0 .var "prog_count_exp", 31 0;
v0x62df575c1840_0 .var "reg1_addr_exp", 4 0;
v0x62df575bff00_0 .var "reg1_data_exp", 31 0;
v0x62df575f2590_0 .var "reg2_addr_exp", 4 0;
v0x62df575f2670_0 .var "reg2_data_exp", 31 0;
v0x62df575f2750_0 .var "write_reg_addr_exp", 4 0;
v0x62df575f2830_0 .var "write_reg_data_exp", 31 0;
E_0x62df57598500 .event posedge, v0x62df575f3420_0;
TD_processor_tb.test_case ;
    %wait E_0x62df57598500;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62df575fce90_0, 0, 32;
    %load/vec4 v0x62df575fca60_0;
    %load/vec4 v0x62df575b8110_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x62df575fc900_0;
    %load/vec4 v0x62df5758d560_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fcb20_0;
    %load/vec4 v0x62df575c1840_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fcc10_0;
    %load/vec4 v0x62df575bff00_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fccb0_0;
    %load/vec4 v0x62df575f2590_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fcd50_0;
    %load/vec4 v0x62df575f2670_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fcf50_0;
    %load/vec4 v0x62df575f2750_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x62df575fd010_0;
    %load/vec4 v0x62df575f2830_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x62df575fc9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62df575fc9c0_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x62df575b8110_0, v0x62df5758d560_0, v0x62df575c1840_0, v0x62df575bff00_0, v0x62df575f2590_0, v0x62df575f2670_0, v0x62df575f2750_0, v0x62df575f2830_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x62df575fca60_0, v0x62df575fc900_0, v0x62df575fcb20_0, v0x62df575fcc10_0, v0x62df575fccb0_0, v0x62df575fcd50_0, v0x62df575fcf50_0, v0x62df575fd010_0 {0 0 0};
T_0.1 ;
    %end;
S_0x62df575ca1a0 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x62df575cb320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x62df5760ea90 .functor AND 1, v0x62df575f7e20_0, v0x62df575f6e70_0, C4<1>, C4<1>;
L_0x62df5760ef10 .functor BUFZ 32, v0x62df575f9d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62df5760f010 .functor BUFZ 6, L_0x62df5760dea0, C4<000000>, C4<000000>, C4<000000>;
L_0x62df5760f080 .functor BUFZ 5, L_0x62df5760df90, C4<00000>, C4<00000>, C4<00000>;
L_0x62df5760f180 .functor BUFZ 32, L_0x62df575fd2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62df5760f280 .functor BUFZ 5, L_0x62df5760e0c0, C4<00000>, C4<00000>, C4<00000>;
L_0x62df5760f330 .functor BUFZ 32, L_0x62df575fd5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62df5760f3f0 .functor BUFZ 5, v0x62df575f41d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x62df5760f500 .functor BUFZ 32, v0x62df575f47a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62df575fa000_0 .net "1D", 31 0, L_0x62df5760da90;  1 drivers
v0x62df575fa130_0 .net "ALUop", 1 0, v0x62df575f7c70_0;  1 drivers
v0x62df575fa240_0 .net "ALUresult", 31 0, v0x62df575f6d00_0;  1 drivers
v0x62df575fa330_0 .net "ALUsrc", 0 0, v0x62df575f7d50_0;  1 drivers
v0x62df575fa420_0 .net "Mem2Reg", 0 0, v0x62df575f8080_0;  1 drivers
v0x62df575fa560_0 .net "MemRead", 0 0, v0x62df575f7f90_0;  1 drivers
v0x62df575fa650_0 .net "Memwrite", 0 0, v0x62df575f8150_0;  1 drivers
v0x62df575fa740_0 .net "PC", 31 0, L_0x62df5760ef10;  alias, 1 drivers
v0x62df575fa820_0 .net "PC_temp", 31 0, v0x62df575f9d00_0;  1 drivers
v0x62df575fa8e0_0 .net "RegDst", 0 0, v0x62df575f8220_0;  1 drivers
v0x62df575fa9d0_0 .net "RegWrite", 0 0, v0x62df575f82f0_0;  1 drivers
v0x62df575faac0_0 .net "SignExt", 31 0, L_0x62df5760e900;  1 drivers
L_0x79c37c46f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62df575fabd0_0 .net/2u *"_ivl_26", 1 0, L_0x79c37c46f210;  1 drivers
v0x62df575facb0_0 .net *"_ivl_32", 29 0, L_0x62df5760ed30;  1 drivers
v0x62df575fad90_0 .net "branch", 0 0, v0x62df575f7e20_0;  1 drivers
v0x62df575fae30_0 .net "clk", 0 0, v0x62df575fc840_0;  1 drivers
v0x62df575faf60_0 .net "dst_addr", 4 0, L_0x62df5760f3f0;  alias, 1 drivers
v0x62df575fb020_0 .net "dst_addr_temp", 4 0, v0x62df575f41d0_0;  1 drivers
v0x62df575fb0e0_0 .net "dst_data", 31 0, L_0x62df5760f500;  alias, 1 drivers
v0x62df575fb1c0_0 .net "dst_data_temp", 31 0, v0x62df575f47a0_0;  1 drivers
v0x62df575fb2d0_0 .net "opcode", 5 0, L_0x62df5760f010;  alias, 1 drivers
v0x62df575fb3b0_0 .net "opcode_temp", 5 0, L_0x62df5760dea0;  1 drivers
v0x62df575fb470_0 .net "rst", 0 0, v0x62df575fcdf0_0;  1 drivers
v0x62df575fb560_0 .net "s0", 31 0, v0x62df575f56a0_0;  1 drivers
v0x62df575fb650_0 .net "s1", 15 0, L_0x62df5760e2c0;  1 drivers
v0x62df575fb710_0 .net "s10", 7 0, L_0x62df5760e3a0;  1 drivers
v0x62df575fb7b0_0 .net "s11", 7 0, L_0x62df5760d6f0;  1 drivers
v0x62df575fb850_0 .net "s12", 31 0, L_0x62df5760dd90;  1 drivers
v0x62df575fb8f0_0 .net "s2", 4 0, L_0x62df5760e220;  1 drivers
v0x62df575fb990_0 .net "s3", 5 0, L_0x62df5760e9a0;  1 drivers
v0x62df575fba30_0 .net "s4", 3 0, v0x62df575f5bf0_0;  1 drivers
v0x62df575fbb20_0 .net "s5", 31 0, v0x62df575f4f30_0;  1 drivers
v0x62df575fbc30_0 .net "s6", 31 0, v0x62df575f6450_0;  1 drivers
v0x62df575fbcf0_0 .net "s7", 0 0, L_0x62df5760ea90;  1 drivers
v0x62df575fbd90_0 .net "s8", 31 0, v0x62df575f7580_0;  1 drivers
v0x62df575fbe80_0 .net "s9", 31 0, L_0x62df5760ebf0;  1 drivers
v0x62df575fbf40_0 .net "src1_addr", 4 0, L_0x62df5760f080;  alias, 1 drivers
v0x62df575fc000_0 .net "src1_addr_temp", 4 0, L_0x62df5760df90;  1 drivers
v0x62df575fc0c0_0 .net "src1_out", 31 0, L_0x62df5760f180;  alias, 1 drivers
v0x62df575fc180_0 .net "src1_out_temp", 31 0, L_0x62df575fd2c0;  1 drivers
v0x62df575fc290_0 .net "src2_addr", 4 0, L_0x62df5760f280;  alias, 1 drivers
v0x62df575fc370_0 .net "src2_addr_temp", 4 0, L_0x62df5760e0c0;  1 drivers
v0x62df575fc480_0 .net "src2_out", 31 0, L_0x62df5760f330;  alias, 1 drivers
v0x62df575fc560_0 .net "src2_out_temp", 31 0, L_0x62df575fd5b0;  1 drivers
v0x62df575fc620_0 .net "zero", 0 0, v0x62df575f6e70_0;  1 drivers
L_0x62df5760d6f0 .part v0x62df575f9d00_0, 2, 8;
L_0x62df5760dea0 .part L_0x62df5760dd90, 26, 6;
L_0x62df5760df90 .part L_0x62df5760dd90, 21, 5;
L_0x62df5760e0c0 .part L_0x62df5760dd90, 16, 5;
L_0x62df5760e220 .part L_0x62df5760dd90, 11, 5;
L_0x62df5760e2c0 .part L_0x62df5760dd90, 0, 16;
L_0x62df5760e3a0 .part v0x62df575f6d00_0, 0, 8;
L_0x62df5760e9a0 .part L_0x62df5760e2c0, 0, 6;
L_0x62df5760ebf0 .concat8 [ 2 30 0 0], L_0x79c37c46f210, L_0x62df5760ed30;
L_0x62df5760ed30 .part L_0x62df5760e900, 2, 30;
S_0x62df575ca520 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 561, 3 338 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x62df575bffa0 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x62df575bffe0 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x62df575f2a40_0 .net *"_ivl_1", 0 0, L_0x62df5760e440;  1 drivers
v0x62df575f2b40_0 .net *"_ivl_2", 15 0, L_0x62df5760e4e0;  1 drivers
v0x62df575f2c20_0 .net "in", 15 0, L_0x62df5760e2c0;  alias, 1 drivers
v0x62df575f2ce0_0 .net "out", 31 0, L_0x62df5760e900;  alias, 1 drivers
L_0x62df5760e440 .part L_0x62df5760e2c0, 15, 1;
LS_0x62df5760e4e0_0_0 .concat [ 1 1 1 1], L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440;
LS_0x62df5760e4e0_0_4 .concat [ 1 1 1 1], L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440;
LS_0x62df5760e4e0_0_8 .concat [ 1 1 1 1], L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440;
LS_0x62df5760e4e0_0_12 .concat [ 1 1 1 1], L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440, L_0x62df5760e440;
L_0x62df5760e4e0 .concat [ 4 4 4 4], LS_0x62df5760e4e0_0_0, LS_0x62df5760e4e0_0_4, LS_0x62df5760e4e0_0_8, LS_0x62df5760e4e0_0_12;
L_0x62df5760e900 .concat [ 16 16 0 0], L_0x62df5760e2c0, L_0x62df5760e4e0;
S_0x62df575ca8a0 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 529, 3 210 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x62df575cb700 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x62df575cb740 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x62df5760dd90 .functor BUFZ 32, L_0x62df5760db80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62df575f2f60_0 .net "1A", 7 0, L_0x62df5760e3a0;  alias, 1 drivers
v0x62df575f3040_0 .net "1D", 31 0, L_0x62df5760da90;  alias, 1 drivers
v0x62df575f3120_0 .net "1Din", 31 0, L_0x62df575fd5b0;  alias, 1 drivers
v0x62df575f3210_0 .net "2A", 7 0, L_0x62df5760d6f0;  alias, 1 drivers
v0x62df575f32f0_0 .net "2D", 31 0, L_0x62df5760dd90;  alias, 1 drivers
v0x62df575f3420_0 .net "C", 0 0, v0x62df575fc840_0;  alias, 1 drivers
v0x62df575f34e0_0 .net *"_ivl_0", 31 0, L_0x62df5760d830;  1 drivers
v0x62df575f35c0_0 .net *"_ivl_10", 31 0, L_0x62df5760db80;  1 drivers
v0x62df575f36a0_0 .net *"_ivl_12", 9 0, L_0x62df5760dc50;  1 drivers
L_0x79c37c46f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62df575f3780_0 .net *"_ivl_15", 1 0, L_0x79c37c46f1c8;  1 drivers
v0x62df575f3860_0 .net *"_ivl_2", 9 0, L_0x62df5760d900;  1 drivers
L_0x79c37c46f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62df575f3940_0 .net *"_ivl_5", 1 0, L_0x79c37c46f180;  1 drivers
o0x79c37c4b84f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x62df575f3a20_0 name=_ivl_6
v0x62df575f3b00_0 .net "ld", 0 0, v0x62df575f7f90_0;  alias, 1 drivers
v0x62df575f3bc0 .array "memory", 255 0, 31 0;
v0x62df575f3c80_0 .net "str", 0 0, v0x62df575f8150_0;  alias, 1 drivers
L_0x62df5760d830 .array/port v0x62df575f3bc0, L_0x62df5760d900;
L_0x62df5760d900 .concat [ 8 2 0 0], L_0x62df5760e3a0, L_0x79c37c46f180;
L_0x62df5760da90 .functor MUXZ 32, o0x79c37c4b84f8, L_0x62df5760d830, v0x62df575f7f90_0, C4<>;
L_0x62df5760db80 .array/port v0x62df575f3bc0, L_0x62df5760dc50;
L_0x62df5760dc50 .concat [ 8 2 0 0], L_0x62df5760d6f0, L_0x79c37c46f1c8;
S_0x62df575cac20 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 569, 3 191 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x62df575f3e40 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x62df575f3ff0_0 .net "in_0", 4 0, L_0x62df5760e0c0;  alias, 1 drivers
v0x62df575f40f0_0 .net "in_1", 4 0, L_0x62df5760e220;  alias, 1 drivers
v0x62df575f41d0_0 .var "out", 4 0;
v0x62df575f42c0_0 .net "sel", 0 0, v0x62df575f8220_0;  alias, 1 drivers
E_0x62df575d94a0 .event edge, v0x62df575f42c0_0, v0x62df575f3ff0_0, v0x62df575f40f0_0;
S_0x62df575cafa0 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 584, 3 191 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x62df575f44a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x62df575f45b0_0 .net "in_0", 31 0, v0x62df575f6d00_0;  alias, 1 drivers
v0x62df575f46b0_0 .net "in_1", 31 0, L_0x62df5760da90;  alias, 1 drivers
v0x62df575f47a0_0 .var "out", 31 0;
v0x62df575f4870_0 .net "sel", 0 0, v0x62df575f8080_0;  alias, 1 drivers
E_0x62df575d9540 .event edge, v0x62df575f4870_0, v0x62df575f45b0_0, v0x62df575f3040_0;
S_0x62df575f4a00 .scope module, "Mux_2x1_NBits_i4" "Mux_2x1_NBits" 3 502, 3 191 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x62df575f4c30 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x62df575f4d50_0 .net "in_0", 31 0, L_0x62df575fd5b0;  alias, 1 drivers
v0x62df575f4e60_0 .net "in_1", 31 0, L_0x62df5760e900;  alias, 1 drivers
v0x62df575f4f30_0 .var "out", 31 0;
v0x62df575f5000_0 .net "sel", 0 0, v0x62df575f7d50_0;  alias, 1 drivers
E_0x62df575f4cd0 .event edge, v0x62df575f5000_0, v0x62df575f3120_0, v0x62df575f2ce0_0;
S_0x62df575f5190 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 511, 3 191 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x62df575f5370 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x62df575f54c0_0 .net "in_0", 31 0, v0x62df575f6450_0;  alias, 1 drivers
v0x62df575f55c0_0 .net "in_1", 31 0, v0x62df575f7580_0;  alias, 1 drivers
v0x62df575f56a0_0 .var "out", 31 0;
v0x62df575f5790_0 .net "sel", 0 0, L_0x62df5760ea90;  alias, 1 drivers
E_0x62df575f5440 .event edge, v0x62df575f5790_0, v0x62df575f54c0_0, v0x62df575f55c0_0;
S_0x62df575f5920 .scope module, "alu_control_i11" "alu_control" 3 576, 3 389 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x62df575f5bf0_0 .var "alu_control", 3 0;
v0x62df575f5cf0_0 .net "alu_op", 1 0, v0x62df575f7c70_0;  alias, 1 drivers
v0x62df575f5dd0_0 .net "funct", 5 0, L_0x62df5760e9a0;  alias, 1 drivers
E_0x62df575f5b70 .event edge, v0x62df575f5cf0_0, v0x62df575f5dd0_0;
S_0x62df575f5f10 .scope module, "alu_i2" "alu" 3 484, 3 155 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x62df575f6180_0 .net "A", 31 0, v0x62df575f9d00_0;  alias, 1 drivers
L_0x79c37c46f0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62df575f6280_0 .net "B", 31 0, L_0x79c37c46f0f0;  1 drivers
L_0x79c37c46f0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x62df575f6360_0 .net "alu_control", 3 0, L_0x79c37c46f0a8;  1 drivers
v0x62df575f6450_0 .var "result", 31 0;
v0x62df575f6540_0 .var "temp", 31 0;
v0x62df575f6650_0 .var "zero", 0 0;
E_0x62df575f6120 .event edge, v0x62df575f6280_0, v0x62df575f6180_0, v0x62df575f6360_0;
S_0x62df575f67b0 .scope module, "alu_i3" "alu" 3 492, 3 155 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x62df575f6a10_0 .net "A", 31 0, L_0x62df575fd2c0;  alias, 1 drivers
v0x62df575f6b10_0 .net "B", 31 0, v0x62df575f4f30_0;  alias, 1 drivers
v0x62df575f6c00_0 .net "alu_control", 3 0, v0x62df575f5bf0_0;  alias, 1 drivers
v0x62df575f6d00_0 .var "result", 31 0;
v0x62df575f6dd0_0 .var "temp", 31 0;
v0x62df575f6e70_0 .var "zero", 0 0;
E_0x62df575f6990 .event edge, v0x62df575f4f30_0, v0x62df575f6a10_0, v0x62df575f5bf0_0;
S_0x62df575f6fd0 .scope module, "alu_i6" "alu" 3 518, 3 155 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x62df575f72b0_0 .net "A", 31 0, v0x62df575f6450_0;  alias, 1 drivers
v0x62df575f73e0_0 .net "B", 31 0, L_0x62df5760ebf0;  alias, 1 drivers
L_0x79c37c46f138 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x62df575f74c0_0 .net "alu_control", 3 0, L_0x79c37c46f138;  1 drivers
v0x62df575f7580_0 .var "result", 31 0;
v0x62df575f7670_0 .var "temp", 31 0;
v0x62df575f7780_0 .var "zero", 0 0;
E_0x62df575f7230 .event edge, v0x62df575f73e0_0, v0x62df575f54c0_0, v0x62df575f74c0_0;
S_0x62df575f78e0 .scope module, "control_unit_i8" "control_unit" 3 546, 3 269 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x62df575f7c70_0 .var "alu_op", 1 0;
v0x62df575f7d50_0 .var "alu_src", 0 0;
v0x62df575f7e20_0 .var "branch", 0 0;
v0x62df575f7ef0_0 .net "instr_op", 5 0, L_0x62df5760dea0;  alias, 1 drivers
v0x62df575f7f90_0 .var "mem_read", 0 0;
v0x62df575f8080_0 .var "mem_to_reg", 0 0;
v0x62df575f8150_0 .var "mem_write", 0 0;
v0x62df575f8220_0 .var "reg_dst", 0 0;
v0x62df575f82f0_0 .var "reg_write", 0 0;
E_0x62df575f7bf0 .event edge, v0x62df575f7ef0_0;
S_0x62df575f84e0 .scope module, "cpu_registers_i1" "cpu_registers" 3 472, 3 81 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x62df575fd2c0 .functor BUFZ 32, L_0x62df575fd0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62df575fd5b0 .functor BUFZ 32, L_0x62df575fd3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62df575f87a0 .array "RFILE", 0 31, 31 0;
v0x62df575f8880_0 .net *"_ivl_0", 31 0, L_0x62df575fd0b0;  1 drivers
v0x62df575f8960_0 .net *"_ivl_10", 6 0, L_0x62df575fd440;  1 drivers
L_0x79c37c46f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62df575f8a50_0 .net *"_ivl_13", 1 0, L_0x79c37c46f060;  1 drivers
v0x62df575f8b30_0 .net *"_ivl_2", 6 0, L_0x62df575fd180;  1 drivers
L_0x79c37c46f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62df575f8c60_0 .net *"_ivl_5", 1 0, L_0x79c37c46f018;  1 drivers
v0x62df575f8d40_0 .net *"_ivl_8", 31 0, L_0x62df575fd3a0;  1 drivers
v0x62df575f8e20_0 .net "clk", 0 0, v0x62df575fc840_0;  alias, 1 drivers
v0x62df575f8ec0_0 .net "data_in", 31 0, v0x62df575f47a0_0;  alias, 1 drivers
v0x62df575f9020_0 .net "dst_addr", 4 0, v0x62df575f41d0_0;  alias, 1 drivers
v0x62df575f90f0_0 .var/i "i", 31 0;
v0x62df575f91b0_0 .net "rst", 0 0, v0x62df575fcdf0_0;  alias, 1 drivers
v0x62df575f9270_0 .net "src1_addr", 4 0, L_0x62df5760df90;  alias, 1 drivers
v0x62df575f9350_0 .net "src1_out", 31 0, L_0x62df575fd2c0;  alias, 1 drivers
v0x62df575f9440_0 .net "src2_addr", 4 0, L_0x62df5760e0c0;  alias, 1 drivers
v0x62df575f9510_0 .net "src2_out", 31 0, L_0x62df575fd5b0;  alias, 1 drivers
v0x62df575f95b0_0 .net "write_en", 0 0, v0x62df575f82f0_0;  alias, 1 drivers
L_0x62df575fd0b0 .array/port v0x62df575f87a0, L_0x62df575fd180;
L_0x62df575fd180 .concat [ 5 2 0 0], L_0x62df5760df90, L_0x79c37c46f018;
L_0x62df575fd3a0 .array/port v0x62df575f87a0, L_0x62df575fd440;
L_0x62df575fd440 .concat [ 5 2 0 0], L_0x62df5760e0c0, L_0x79c37c46f060;
S_0x62df575f97a0 .scope module, "gen_register_i0" "gen_register" 3 464, 3 29 0, S_0x62df575ca1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x62df575f9930 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x62df575f9b30_0 .net "clk", 0 0, v0x62df575fc840_0;  alias, 1 drivers
v0x62df575f9c40_0 .net "data_in", 31 0, v0x62df575f56a0_0;  alias, 1 drivers
v0x62df575f9d00_0 .var "data_out", 31 0;
v0x62df575f9e00_0 .net "rst", 0 0, v0x62df575fcdf0_0;  alias, 1 drivers
v0x62df575f9ed0_0 .net "write_en", 0 0, v0x62df575fc840_0;  alias, 1 drivers
E_0x62df575f9ab0 .event posedge, v0x62df575f3420_0, v0x62df575f91b0_0;
    .scope S_0x62df575f97a0;
T_1 ;
    %wait E_0x62df575f9ab0;
    %load/vec4 v0x62df575f9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62df575f9d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62df575f9b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x62df575f9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x62df575f9c40_0;
    %assign/vec4 v0x62df575f9d00_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62df575f84e0;
T_2 ;
    %wait E_0x62df57598500;
    %load/vec4 v0x62df575f91b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f90f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x62df575f90f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x62df575f90f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62df575f87a0, 0, 4;
    %load/vec4 v0x62df575f90f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62df575f90f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62df575f95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x62df575f8ec0_0;
    %load/vec4 v0x62df575f9020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62df575f87a0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62df575f5f10;
T_3 ;
    %wait E_0x62df575f6120;
    %load/vec4 v0x62df575f6360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f6540_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %and;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %or;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %add;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %sub;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %or;
    %inv;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x62df575f6180_0;
    %load/vec4 v0x62df575f6280_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x62df575f6450_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62df575f6450_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x62df575f6650_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x62df575f67b0;
T_4 ;
    %wait E_0x62df575f6990;
    %load/vec4 v0x62df575f6c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f6dd0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %and;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %or;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %add;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %sub;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %or;
    %inv;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x62df575f6a10_0;
    %load/vec4 v0x62df575f6b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x62df575f6d00_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62df575f6d00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x62df575f6e70_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62df575f4a00;
T_5 ;
    %wait E_0x62df575f4cd0;
    %load/vec4 v0x62df575f5000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f4f30_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x62df575f4d50_0;
    %store/vec4 v0x62df575f4f30_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x62df575f4e60_0;
    %store/vec4 v0x62df575f4f30_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x62df575f5190;
T_6 ;
    %wait E_0x62df575f5440;
    %load/vec4 v0x62df575f5790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f56a0_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x62df575f54c0_0;
    %store/vec4 v0x62df575f56a0_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x62df575f55c0_0;
    %store/vec4 v0x62df575f56a0_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x62df575f6fd0;
T_7 ;
    %wait E_0x62df575f7230;
    %load/vec4 v0x62df575f74c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f7670_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %and;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %or;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %add;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %sub;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %or;
    %inv;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x62df575f72b0_0;
    %load/vec4 v0x62df575f73e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x62df575f7580_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62df575f7580_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x62df575f7780_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x62df575ca8a0;
T_8 ;
    %wait E_0x62df57598500;
    %load/vec4 v0x62df575f3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x62df575f3120_0;
    %load/vec4 v0x62df575f2f60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62df575f3bc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x62df575f78e0;
T_9 ;
    %wait E_0x62df575f7bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f8220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f7e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f7f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f8080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62df575f7c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f8150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f7d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f82f0_0, 0, 1;
    %load/vec4 v0x62df575f7ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575f7e20_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f8220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f82f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62df575f7c70_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f82f0_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f8080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f82f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f7f90_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f8150_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f8220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575f7e20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62df575f7c70_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x62df575cac20;
T_10 ;
    %wait E_0x62df575d94a0;
    %load/vec4 v0x62df575f42c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62df575f41d0_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x62df575f3ff0_0;
    %store/vec4 v0x62df575f41d0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x62df575f40f0_0;
    %store/vec4 v0x62df575f41d0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x62df575f5920;
T_11 ;
    %wait E_0x62df575f5b70;
    %load/vec4 v0x62df575f5cf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x62df575f5cf0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x62df575f5dd0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x62df575f5bf0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x62df575cafa0;
T_12 ;
    %wait E_0x62df575d9540;
    %load/vec4 v0x62df575f4870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f47a0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x62df575f45b0_0;
    %store/vec4 v0x62df575f47a0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x62df575f46b0_0;
    %store/vec4 v0x62df575f47a0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x62df575cb320;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575fc9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575fce90_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x62df575cb320;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x62df575cb320;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x62df575f3bc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x62df575cb320;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575fc840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575fcdf0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575fc840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62df575fcdf0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575fcdf0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62df575fc840_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x62df575fc840_0;
    %inv;
    %store/vec4 v0x62df575fc840_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x62df575cb320;
T_17 ;
    %wait E_0x62df57597fa0;
    %wait E_0x62df57597ab0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x62df575fce90_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x62df575b8110_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x62df5758d560_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x62df575c1840_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62df575bff00_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x62df575f2590_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x62df575f2670_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x62df575f2750_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x62df575f2830_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x62df575c9eb0;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x62df575fc9c0_0, v0x62df575fce90_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
