# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_linearinterpolation.srcs/sources_1/new/dff.vhd"
vhdl xil_defaultlib  "../../../project_linearinterpolation.srcs/sources_1/new/interpolation.vhd"
vhdl xil_defaultlib  "../../../project_linearinterpolation.srcs/sim_1/new/interp_simfile.vhd"

# Do not sort compile order
nosort
