Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 22:57:33 2019
| Host         : DESKTOP-57OA683 running 64-bit major release  (build 9200)
| Command      : report_drc -file total_1_wrapper_drc_routed.rpt -pb total_1_wrapper_drc_routed.pb -rpx total_1_wrapper_drc_routed.rpx
| Design       : total_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 3          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/det_result_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/det_result_reg[7]_i_1/O, cell total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/det_result_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[1][7]_i_2_n_0 is a gated clock net sourced by a combinational pin total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[1][7]_i_2/O, cell total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[1][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[3][7]_i_2_n_0 is a gated clock net sourced by a combinational pin total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[3][7]_i_2/O, cell total_1_i/total_0/inst/total_v1_0_S00_AXI_inst/ctrl1/matrixC_reg[3][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


