#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 20 15:46:31 2023
# Process ID: 30456
# Current directory: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20648 C:\Users\Rui\Rui\MSc_Dissertation\SoC\RVfpga_\rvfpga\rvfpga.xpr
# Log file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/vivado.log
# Journal file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga\vivado.jou
# Running On: DESKTOP-8UFOBMP, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.xpr
update_compile_order -fileset sources_1
create_bd_design "interconnect"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {3} \
  CONFIG.S00_HAS_DATA_FIFO {2} \
  CONFIG.S01_HAS_DATA_FIFO {2} \
  CONFIG.S02_HAS_DATA_FIFO {2} \
  CONFIG.STRATEGY {2} \
] [get_bd_cells axi_interconnect_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/ARESETN]
make_bd_intf_pins_external  [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_interconnect_0/S02_AXI]
endgroup
set_property name clk [get_bd_ports ACLK_0]
set_property name rst [get_bd_ports ARESETN_0]
set_property name ifu [get_bd_intf_ports S00_AXI_0]
set_property -dict [list CONFIG.DATA_WIDTH 64 CONFIG.ID_WIDTH 3] [get_bd_intf_ports ifu]
set_property name lsu [get_bd_intf_ports S01_AXI_0]
set_property -dict [list CONFIG.DATA_WIDTH 64 CONFIG.ID_WIDTH 4] [get_bd_intf_ports lsu]
set_property -dict [list CONFIG.READ_WRITE_MODE READ_ONLY] [get_bd_intf_ports ifu]
set_property name sb [get_bd_intf_ports S02_AXI_0]
set_property -dict [list CONFIG.DATA_WIDTH 64 CONFIG.ID_WIDTH 1] [get_bd_intf_ports sb]
set_property name io [get_bd_intf_ports M00_AXI_0]
set_property -dict [list CONFIG.DATA_WIDTH 64] [get_bd_intf_ports io]
set_property name ram [get_bd_intf_ports M01_AXI_0]
set_property -dict [list CONFIG.DATA_WIDTH 64] [get_bd_intf_ports ram]
assign_bd_address
set_property offset 0x08000000 [get_bd_addr_segs {ifu/SEG_io_Reg}]
set_property offset 0x08000000 [get_bd_addr_segs {ifu/SEG_io_Reg}]
set_property offset 0x08000000 [get_bd_addr_segs {lsu/SEG_io_Reg}]
set_property offset 0x08000000 [get_bd_addr_segs {sb/SEG_io_Reg}]
set_property range 16K [get_bd_addr_segs {ifu/SEG_io_Reg}]
set_property range 16K [get_bd_addr_segs {lsu/SEG_io_Reg}]
set_property range 16K [get_bd_addr_segs {sb/SEG_io_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {ifu/SEG_ram_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {ifu/SEG_ram_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {lsu/SEG_ram_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {sb/SEG_ram_Reg}]
set_property range 128M [get_bd_addr_segs {ifu/SEG_ram_Reg}]
set_property range 128M [get_bd_addr_segs {lsu/SEG_ram_Reg}]
set_property range 128M [get_bd_addr_segs {sb/SEG_ram_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {ifu/SEG_io_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {ifu/SEG_io_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {lsu/SEG_io_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {sb/SEG_io_Reg}]
validate_bd_design
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S01_ACLK]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/S01_ARESETN]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_interconnect_0/S02_ACLK]
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_interconnect_0/S02_ARESETN]
validate_bd_design
generate_target all [get_files  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
export_ip_user_files -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_s00_data_fifo_0_synth_1 interconnect_s01_data_fifo_0_synth_1 interconnect_s02_data_fifo_0_synth_1 -jobs 8
wait_on_run interconnect_xbar_0_synth_1
wait_on_run interconnect_s00_data_fifo_0_synth_1
wait_on_run interconnect_s01_data_fifo_0_synth_1
wait_on_run interconnect_s02_data_fifo_0_synth_1
export_simulation -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.ip_user_files -ipstatic_source_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.cache/compile_simlib/modelsim} {questa=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.cache/compile_simlib/questa} {riviera=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.cache/compile_simlib/riviera} {activehdl=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property include_dirs {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include} [current_fileset]
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/bd/interconnect/interconnect.bd] -top
add_files -norecurse c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
archive_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpgaInterconnect.xpr.zip -temp_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/.Xil/Vivado-30456-DESKTOP-8UFOBMP -force -exclude_run_results -include_config_settings
