Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 01 17:05:12 2022
| Host         : DESKTOP-R032L4F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clock_generation/clk_reg_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: game_instance/ms_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: game_instance/ms_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.823        0.000                      0                  188        0.142        0.000                      0                  188        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1        7.823        0.000                      0                   11        0.184        0.000                      0                   11        4.500        0.000                       0                     8  
  clk_out2_clk_wiz_1       13.657        0.000                      0                  177        0.142        0.000                      0                  177       19.500        0.000                       0                   111  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.653%)  route 1.094ns (65.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.248    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     0.372 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     0.759    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429     8.582    clock_generation/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.653%)  route 1.094ns (65.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.248    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     0.372 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     0.759    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429     8.582    clock_generation/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.653%)  route 1.094ns (65.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.248    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     0.372 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     0.759    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429     8.582    clock_generation/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.653%)  route 1.094ns (65.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.248    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     0.372 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     0.759    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429     8.582    clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.653%)  route 1.094ns (65.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.707     0.248    clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.124     0.372 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     0.759    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.429     8.582    clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.718ns (44.502%)  route 0.895ns (55.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  clock_generation/counter_reg[2]/Q
                         net (fo=5, routed)           0.895     0.400    clock_generation/counter[2]
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.299     0.699 r  clock_generation/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.699    clock_generation/clk_reg_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/C
                         clock pessimism              0.579     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029     9.018    clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.637%)  route 0.889ns (54.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  clock_generation/counter_reg[2]/Q
                         net (fo=5, routed)           0.889     0.393    clock_generation/counter[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.327     0.720 r  clock_generation/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.720    clock_generation/counter[2]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.075     9.086    clock_generation/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  8.366    

Slack (MET) :             8.476ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.580ns (39.174%)  route 0.901ns (60.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.442    clock_generation/counter[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.124     0.566 r  clock_generation/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.566    clock_generation/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031     9.042    clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  8.476    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.608ns (40.303%)  route 0.901ns (59.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.901     0.442    clock_generation/counter[0]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.152     0.594 r  clock_generation/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.594    clock_generation/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.075     9.086    clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.580ns (40.919%)  route 0.837ns (59.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.625    -0.915    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.837     0.379    clock_generation/counter[1]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     0.503 r  clock_generation/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.503    clock_generation/counter[1]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           1.504     8.484    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
                         clock pessimism              0.601     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029     9.040    clock_generation/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  8.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.474%)  route 0.102ns (35.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.102    -0.357    clock_generation/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.312 r  clock_generation/clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.312    clock_generation/clk_reg_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X52Y96         FDRE                                         r  clock_generation/clk_reg_reg/C
                         clock pessimism              0.252    -0.587    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    -0.496    clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  clock_generation/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    clock_generation/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107    -0.493    clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.278    clock_generation/counter[1]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.233 r  clock_generation/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    clock_generation/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092    -0.508    clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.183ns (41.254%)  route 0.261ns (58.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.261    -0.199    clock_generation/counter[0]
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.042    -0.157 r  clock_generation/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    clock_generation/counter[2]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107    -0.493    clock_generation/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.649%)  route 0.261ns (58.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.261    -0.199    clock_generation/counter[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 r  clock_generation/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    clock_generation/counter[1]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    clock_generation/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.323%)  route 0.264ns (58.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.264    -0.195    clock_generation/counter[0]
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  clock_generation/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    clock_generation/counter[0]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092    -0.508    clock_generation/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.359%)  route 0.287ns (60.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.292    clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.128    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.618    clock_generation/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.359%)  route 0.287ns (60.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.292    clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.128    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.618    clock_generation/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.359%)  route 0.287ns (60.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.292    clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.128    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.618    clock_generation/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clock_generation/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_generation/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.359%)  route 0.287ns (60.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.564    -0.600    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clock_generation/counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.292    clock_generation/counter[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.247 r  clock_generation/counter[4]_i_1/O
                         net (fo=5, routed)           0.119    -0.128    clock_generation/counter[4]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout1_buf/O
                         net (fo=6, routed)           0.834    -0.839    clock_generation/clk_out1
    SLICE_X53Y96         FDRE                                         r  clock_generation/counter_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.618    clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y96     clock_generation/clk_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96     clock_generation/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96     clock_generation/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96     clock_generation/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96     clock_generation/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96     clock_generation/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96     clock_generation/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96     clock_generation/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96     clock_generation/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y96     clock_generation/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96     clock_generation/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.863ns  (logic 11.502ns (44.472%)  route 14.361ns (55.528%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.248    24.086    game_instance/ms_counter126_in
    SLICE_X40Y109        LUT4 (Prop_lut4_I0_O)        0.343    24.429 r  game_instance/ms_counter[5]_i_1/O
                         net (fo=1, routed)           0.530    24.959    game_instance/ms_counter[5]_i_1_n_0
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[5]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y109        FDRE (Setup_fdre_C_D)       -0.250    38.615    game_instance/ms_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.615    
                         arrival time                         -24.959    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.601ns  (logic 11.596ns (45.296%)  route 14.005ns (54.704%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.248    24.086    game_instance/ms_counter126_in
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.313    24.399 r  game_instance/ms_counter[9]_i_5/O
                         net (fo=2, routed)           0.173    24.572    game_instance/ms_counter0
    SLICE_X40Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.696 r  game_instance/ms_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    24.696    game_instance/ms_counter[4]_i_1_n_0
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[4]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y109        FDRE (Setup_fdre_C_D)        0.029    38.894    game_instance/ms_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.894    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                 14.198    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.598ns  (logic 11.596ns (45.301%)  route 14.002ns (54.699%))
  Logic Levels:           40  (CARRY4=24 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.248    24.086    game_instance/ms_counter126_in
    SLICE_X40Y109        LUT2 (Prop_lut2_I0_O)        0.313    24.399 r  game_instance/ms_counter[9]_i_5/O
                         net (fo=2, routed)           0.170    24.569    game_instance/ms_counter0
    SLICE_X40Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.693 r  game_instance/ms_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    24.693    game_instance/ms_counter[9]_i_2_n_0
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y109        FDRE                                         r  game_instance/ms_counter_reg[9]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y109        FDRE (Setup_fdre_C_D)        0.031    38.896    game_instance/ms_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -24.693    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.329ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.472ns  (logic 11.472ns (45.038%)  route 14.000ns (54.962%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.416    24.254    game_instance/ms_counter126_in
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.313    24.567 r  game_instance/ms_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    24.567    game_instance/ms_counter[3]_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[3]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031    38.896    game_instance/ms_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -24.567    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.397ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.448ns  (logic 11.472ns (45.080%)  route 13.976ns (54.920%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.392    24.230    game_instance/ms_counter126_in
    SLICE_X42Y108        LUT3 (Prop_lut3_I1_O)        0.313    24.543 r  game_instance/ms_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    24.543    game_instance/ms_counter[0]_i_1_n_0
    SLICE_X42Y108        FDRE                                         r  game_instance/ms_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.498    38.477    game_instance/clk_out2
    SLICE_X42Y108        FDRE                                         r  game_instance/ms_counter_reg[0]/C
                         clock pessimism              0.480    38.958    
                         clock uncertainty           -0.095    38.863    
    SLICE_X42Y108        FDRE (Setup_fdre_C_D)        0.077    38.940    game_instance/ms_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                         -24.543    
  -------------------------------------------------------------------
                         slack                                 14.397    

Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 11.472ns (45.738%)  route 13.610ns (54.262%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.026    23.864    game_instance/ms_counter126_in
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.313    24.177 r  game_instance/ms_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    24.177    game_instance/ms_counter[8]_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[8]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.031    38.896    game_instance/ms_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -24.177    
  -------------------------------------------------------------------
                         slack                                 14.719    

Slack (MET) :             14.721ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.078ns  (logic 11.472ns (45.745%)  route 13.606ns (54.255%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.022    23.860    game_instance/ms_counter126_in
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.313    24.173 r  game_instance/ms_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    24.173    game_instance/ms_counter[6]_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[6]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.029    38.894    game_instance/ms_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.894    
                         arrival time                         -24.173    
  -------------------------------------------------------------------
                         slack                                 14.721    

Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.063ns  (logic 11.472ns (45.772%)  route 13.591ns (54.228%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.007    23.845    game_instance/ms_counter126_in
    SLICE_X41Y110        LUT4 (Prop_lut4_I0_O)        0.313    24.158 r  game_instance/ms_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    24.158    game_instance/ms_counter[1]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  game_instance/ms_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X41Y110        FDRE                                         r  game_instance/ms_counter_reg[1]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.029    38.894    game_instance/ms_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.894    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 14.736    

Slack (MET) :             14.773ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.072ns  (logic 11.466ns (45.732%)  route 13.606ns (54.268%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.022    23.860    game_instance/ms_counter126_in
    SLICE_X40Y110        LUT5 (Prop_lut5_I0_O)        0.307    24.167 r  game_instance/ms_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    24.167    game_instance/ms_counter[7]_i_1_n_0
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X40Y110        FDRE                                         r  game_instance/ms_counter_reg[7]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.075    38.940    game_instance/ms_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                         -24.167    
  -------------------------------------------------------------------
                         slack                                 14.773    

Slack (MET) :             14.788ns  (required time - arrival time)
  Source:                 game_instance/clock_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        25.057ns  (logic 11.466ns (45.759%)  route 13.591ns (54.241%))
  Logic Levels:           39  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.635    -0.905    game_instance/clk_out2
    SLICE_X42Y93         FDRE                                         r  game_instance/clock_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.387 f  game_instance/clock_cycles_reg[0]/Q
                         net (fo=26, routed)          0.558     0.171    game_instance/ms_counter5[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.295 r  game_instance/clock_cycles[0]_i_1/O
                         net (fo=2, routed)           0.190     0.485    game_instance/clock_cycles[0]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.065 r  game_instance/i___0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.065    game_instance/i___0_carry_i_6_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.179 r  game_instance/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.179    game_instance/i___0_carry__0_i_10_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.293 r  game_instance/i___0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.293    game_instance/i___0_carry__1_i_11_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.407 r  game_instance/i___0_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.407    game_instance/i___0_carry__2_i_13_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.521 r  game_instance/i___0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.521    game_instance/i___0_carry__3_i_9_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.635 r  game_instance/i___0_carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.635    game_instance/i___0_carry__4_i_13_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 f  game_instance/i___0_carry__5_i_13/O[0]
                         net (fo=7, routed)           1.748     3.605    game_instance/ms_counter6[25]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.325     3.930 f  game_instance/i___0_carry__5_i_10/O
                         net (fo=14, routed)          1.188     5.119    game_instance/ms_counter5[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.326     5.445 r  game_instance/i___0_carry__5_i_2/O
                         net (fo=2, routed)           0.943     6.388    game_instance/i___0_carry__5_i_2_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.512 r  game_instance/i___0_carry__5_i_6/O
                         net (fo=1, routed)           0.000     6.512    game_instance/i___0_carry__5_i_6_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.910 r  game_instance/ms_counter4_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.910    game_instance/ms_counter4_inferred__0/i___0_carry__5_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.244 r  game_instance/ms_counter4_inferred__0/i___0_carry__6/O[1]
                         net (fo=3, routed)           0.754     7.998    game_instance/ms_counter4_inferred__0/i___0_carry__6_n_6
    SLICE_X49Y100        LUT3 (Prop_lut3_I0_O)        0.303     8.301 r  game_instance/i___297_carry__4_i_9/O
                         net (fo=2, routed)           0.415     8.716    game_instance/i___297_carry__4_i_9_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.124     8.840 r  game_instance/i___297_carry__4_i_1/O
                         net (fo=2, routed)           0.500     9.340    game_instance/i___297_carry__4_i_1_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  game_instance/i___297_carry__4_i_5/O
                         net (fo=1, routed)           0.000     9.464    game_instance/i___297_carry__4_i_5_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.865 r  game_instance/ms_counter4_inferred__0/i___297_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.865    game_instance/ms_counter4_inferred__0/i___297_carry__4_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.199 r  game_instance/ms_counter4_inferred__0/i___297_carry__5/O[1]
                         net (fo=9, routed)           1.272    11.471    game_instance/ms_counter4_inferred__0/i___297_carry__5_n_6
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.303    11.774 r  game_instance/i___384_carry__0_i_3/O
                         net (fo=2, routed)           0.461    12.236    game_instance/i___384_carry__0_i_3_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    12.360 r  game_instance/i___384_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.360    game_instance/i___384_carry__0_i_7_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.938 r  game_instance/ms_counter4_inferred__0/i___384_carry__0/O[2]
                         net (fo=1, routed)           0.718    13.656    game_instance/ms_counter4_inferred__0/i___384_carry__0_n_5
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.301    13.957 r  game_instance/i___416_carry_i_1/O
                         net (fo=1, routed)           0.000    13.957    game_instance/i___416_carry_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.333 r  game_instance/ms_counter4_inferred__0/i___416_carry/CO[3]
                         net (fo=1, routed)           0.001    14.333    game_instance/ms_counter4_inferred__0/i___416_carry_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.552 r  game_instance/ms_counter4_inferred__0/i___416_carry__0/O[0]
                         net (fo=1, routed)           1.167    15.720    game_instance/ms_counter4_inferred__0/i___416_carry__0_n_7
    SLICE_X46Y95         LUT4 (Prop_lut4_I3_O)        0.295    16.015 r  game_instance/i___440_carry__1_i_5/O
                         net (fo=1, routed)           0.000    16.015    game_instance/i___440_carry__1_i_5_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.391 r  game_instance/ms_counter4_inferred__0/i___440_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.391    game_instance/ms_counter4_inferred__0/i___440_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.714 r  game_instance/ms_counter4_inferred__0/i___440_carry__2/O[1]
                         net (fo=3, routed)           0.948    17.661    game_instance/ms_counter4_inferred__0/i___440_carry__2_n_6
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.686    18.347 r  game_instance/ms_counter4_inferred__0/i___483_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.347    game_instance/ms_counter4_inferred__0/i___483_carry__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.601 r  game_instance/ms_counter4_inferred__0/i___483_carry__2/CO[0]
                         net (fo=24, routed)          0.688    19.289    game_instance/ms_counter4_inferred__0/i___483_carry__2_n_3
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.367    19.656 r  game_instance/i__carry_i_26/O
                         net (fo=1, routed)           0.000    19.656    game_instance/i__carry_i_26_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.057 r  game_instance/i__carry_i_13__0/CO[3]
                         net (fo=1, routed)           0.000    20.057    game_instance/i__carry_i_13__0_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.171 r  game_instance/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    20.171    game_instance/i__carry_i_9__1_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.285 r  game_instance/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000    20.285    game_instance/i__carry_i_5__3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.619 f  game_instance/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.447    21.067    game_instance/ms_counter3[14]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.303    21.370 r  game_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.584    21.954    game_instance/i__carry__0_i_8_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.078 r  game_instance/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    22.078    game_instance/i__carry__0_i_4__2_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.610 r  game_instance/ms_counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.610    game_instance/ms_counter1_inferred__0/i__carry__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.838 r  game_instance/ms_counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=10, routed)          1.007    23.845    game_instance/ms_counter126_in
    SLICE_X41Y110        LUT5 (Prop_lut5_I0_O)        0.307    24.152 r  game_instance/ms_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    24.152    game_instance/ms_counter[2]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  game_instance/ms_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         1.500    38.479    game_instance/clk_out2
    SLICE_X41Y110        FDRE                                         r  game_instance/ms_counter_reg[2]/C
                         clock pessimism              0.480    38.960    
                         clock uncertainty           -0.095    38.865    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.075    38.940    game_instance/ms_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 14.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 game_instance/clock_cycles_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/clock_cycles_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.355ns (69.214%)  route 0.158ns (30.786%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.569    -0.595    game_instance/clk_out2
    SLICE_X40Y99         FDRE                                         r  game_instance/clock_cycles_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  game_instance/clock_cycles_reg[27]/Q
                         net (fo=13, routed)          0.157    -0.297    game_instance/clock_cycles_reg_n_0_[27]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  game_instance/clock_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    game_instance/clock_cycles_reg[28]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.082 r  game_instance/clock_cycles_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.082    game_instance/data0[29]
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.835    -0.838    game_instance/clk_out2
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[29]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    game_instance/clock_cycles_reg[29]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_instance/clock_cycles_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/clock_cycles_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.366ns (69.860%)  route 0.158ns (30.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.569    -0.595    game_instance/clk_out2
    SLICE_X40Y99         FDRE                                         r  game_instance/clock_cycles_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  game_instance/clock_cycles_reg[27]/Q
                         net (fo=13, routed)          0.157    -0.297    game_instance/clock_cycles_reg_n_0_[27]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  game_instance/clock_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    game_instance/clock_cycles_reg[28]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.071 r  game_instance/clock_cycles_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.071    game_instance/data0[31]
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.835    -0.838    game_instance/clk_out2
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[31]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    game_instance/clock_cycles_reg[31]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game_instance/clock_cycles_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/clock_cycles_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.391ns (71.233%)  route 0.158ns (28.767%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.569    -0.595    game_instance/clk_out2
    SLICE_X40Y99         FDRE                                         r  game_instance/clock_cycles_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  game_instance/clock_cycles_reg[27]/Q
                         net (fo=13, routed)          0.157    -0.297    game_instance/clock_cycles_reg_n_0_[27]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.137 r  game_instance/clock_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    game_instance/clock_cycles_reg[28]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.046 r  game_instance/clock_cycles_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.046    game_instance/data0[30]
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.835    -0.838    game_instance/clk_out2
    SLICE_X40Y100        FDRE                                         r  game_instance/clock_cycles_reg[30]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    game_instance/clock_cycles_reg[30]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display_instance/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.557    -0.607    display_instance/clk_out2
    SLICE_X31Y119        FDRE                                         r  display_instance/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  display_instance/hcounter_reg[8]/Q
                         net (fo=18, routed)          0.137    -0.329    display_instance/hcounter[8]
    SLICE_X30Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  display_instance/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    display_instance/p_0_out[7]
    SLICE_X30Y119        FDRE                                         r  display_instance/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.826    -0.847    display_instance/clk_out2
    SLICE_X30Y119        FDRE                                         r  display_instance/hcounter_reg[7]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X30Y119        FDRE (Hold_fdre_C_D)         0.121    -0.473    display_instance/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 display_instance/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/V_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.611%)  route 0.142ns (46.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.555    -0.609    display_instance/clk_out2
    SLICE_X38Y118        FDRE                                         r  display_instance/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  display_instance/vcounter_reg[5]/Q
                         net (fo=7, routed)           0.142    -0.303    display_instance/vcounter[5]
    SLICE_X37Y117        FDRE                                         r  display_instance/V_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.827    -0.846    display_instance/clk_out2
    SLICE_X37Y117        FDRE                                         r  display_instance/V_pos_reg[5]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.072    -0.499    display_instance/V_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_instance/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.690%)  route 0.174ns (48.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.555    -0.609    display_instance/clk_out2
    SLICE_X40Y118        FDRE                                         r  display_instance/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  display_instance/vcounter_reg[9]/Q
                         net (fo=16, routed)          0.174    -0.294    display_instance/vcounter[9]
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  display_instance/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    display_instance/vcounter[5]_i_1_n_0
    SLICE_X38Y118        FDRE                                         r  display_instance/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.825    -0.848    display_instance/clk_out2
    SLICE_X38Y118        FDRE                                         r  display_instance/vcounter_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.120    -0.475    display_instance/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display_instance/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/V_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.382%)  route 0.208ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.555    -0.609    display_instance/clk_out2
    SLICE_X40Y118        FDRE                                         r  display_instance/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display_instance/vcounter_reg[7]/Q
                         net (fo=8, routed)           0.208    -0.260    display_instance/vcounter[7]
    SLICE_X37Y118        FDRE                                         r  display_instance/V_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.826    -0.847    display_instance/clk_out2
    SLICE_X37Y118        FDRE                                         r  display_instance/V_pos_reg[7]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.066    -0.506    display_instance/V_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display_instance/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/V_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.555    -0.609    display_instance/clk_out2
    SLICE_X39Y118        FDRE                                         r  display_instance/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display_instance/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.224    -0.244    display_instance/vcounter[6]
    SLICE_X37Y118        FDRE                                         r  display_instance/V_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.826    -0.847    display_instance/clk_out2
    SLICE_X37Y118        FDRE                                         r  display_instance/V_pos_reg[6]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.070    -0.502    display_instance/V_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_instance/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_instance/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.557    -0.607    display_instance/clk_out2
    SLICE_X30Y119        FDRE                                         r  display_instance/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  display_instance/hcounter_reg[2]/Q
                         net (fo=12, routed)          0.175    -0.268    display_instance/hcounter[2]
    SLICE_X30Y119        LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  display_instance/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    display_instance/p_0_out[2]
    SLICE_X30Y119        FDRE                                         r  display_instance/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.826    -0.847    display_instance/clk_out2
    SLICE_X30Y119        FDRE                                         r  display_instance/hcounter_reg[2]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X30Y119        FDRE (Hold_fdre_C_D)         0.120    -0.487    display_instance/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_instance/ms_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_instance/ms_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.568    -0.596    game_instance/clk_out2
    SLICE_X42Y96         FDRE                                         r  game_instance/ms_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  game_instance/ms_clk_reg/Q
                         net (fo=2, routed)           0.177    -0.256    game_instance/ms_clk_reg_0
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  game_instance/ms_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.211    game_instance/ms_clk_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  game_instance/ms_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_div/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clock_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clock_div/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_div/inst/clkout2_buf/O
                         net (fo=109, routed)         0.838    -0.835    game_instance/clk_out2
    SLICE_X42Y96         FDRE                                         r  game_instance/ms_clk_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.476    game_instance/ms_clk_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clock_div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y120    display_instance/vcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y119    display_instance/vcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y119    display_instance/vcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y120    display_instance/vcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y120    display_instance/vcounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y118    display_instance/vcounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y118    display_instance/vcounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y118    display_instance/vcounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y118    display_instance/vcounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y118    display_instance/vcounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y118    display_instance/vcounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y118    display_instance/vcounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y93     game_instance/clock_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y95     game_instance/clock_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y95     game_instance/clock_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y119    display_instance/vcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y119    display_instance/vcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y120    display_instance/vcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y118    display_instance/vcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y118    display_instance/vcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y118    display_instance/vcounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y119    display_instance/vcounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y118    display_instance/vcounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clock_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_div/inst/mmcm_adv_inst/CLKFBOUT



