run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cht_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ADDERFDS_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sqrt/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s38417_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/i1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cavlc/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b03_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/usb_funct_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s713_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s344_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ctrl/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(1001)
output ports(1)
  Network Size:
  original  network: 14760
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/compress2.aig
Mapping time: 4.27733 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 19142
        unequivalent
        Report mapping result:
                klut_size()     :3185
                klut.num_gates():2182
                max delay       :12
                max area        :2182
        LUTs statics:
                LUT fanins:1     numbers :0
                LUT fanins:2     numbers :127
                LUT fanins:3     numbers :134
                LUT fanins:4     numbers :335
                LUT fanins:5     numbers :275
                LUT fanins:6     numbers :1311
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 76034048 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/simple_spi_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C17.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b02_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/usb_phy_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cmb_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b07_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM82_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s298_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/count_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/apex7_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cordic_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C432.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/f51m_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/aes_core_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/mux_cl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(24)
output ports(25)
  Network Size:
  original  network: 5441
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/compress2.aig
Mapping time: 15.5145 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 5782
        unequivalent
        Report mapping result:
                klut_size()     :2549
                klut.num_gates():2523
                max delay       :37
                max area        :2523
        LUTs statics:
                LUT fanins:1     numbers :0
                LUT fanins:2     numbers :369
                LUT fanins:3     numbers :357
                LUT fanins:4     numbers :473
                LUT fanins:5     numbers :460
                LUT fanins:6     numbers :864
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 46211072 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b08_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s400_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM150_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b20_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pair_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s1488_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/i2c/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/adder/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ss_pcm_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/arbiter/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM85_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s5378_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b01_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/term1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(1348)
output ports(1316)
  Network Size:
  original  network: 48887
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/compress2.aig
Mapping time: 13.2538 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 8213
        unequivalent
        Report mapping result:
                klut_size()     :15489
                klut.num_gates():14139
                max delay       :10
                max area        :14136
        LUTs statics:
                LUT fanins:1     numbers :0
                LUT fanins:2     numbers :2216
                LUT fanins:3     numbers :2170
                LUT fanins:4     numbers :2544
                LUT fanins:5     numbers :2841
                LUT fanins:6     numbers :4368
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 258416640 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/spi_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b05_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pci_conf_cyc_addr_dec_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(927)
output ports(672)
  Network Size:
  original  network: 12833
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/compress2.aig
Mapping time: 2.18009 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 10770
        unequivalent
        Report mapping result:
                klut_size()     :4590
                klut.num_gates():3661
                max delay       :9
                max area        :3646
        LUTs statics:
                LUT fanins:1     numbers :0
                LUT fanins:2     numbers :413
                LUT fanins:3     numbers :667
                LUT fanins:4     numbers :357
                LUT fanins:5     numbers :858
                LUT fanins:6     numbers :1366
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 75919360 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s838_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(2789)
output ports(2724)
  Network Size:
  original  network: 112167
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/compress2.aig
Mapping time: 44.3528 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 14091
        unequivalent
        Report mapping result:
                klut_size()     :38356
                klut.num_gates():35565
                max delay       :12
                max area        :35526
        LUTs statics:
                LUT fanins:1     numbers :1
                LUT fanins:2     numbers :5376
                LUT fanins:3     numbers :5190
                LUT fanins:4     numbers :5978
                LUT fanins:5     numbers :7261
                LUT fanins:6     numbers :11759
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 574304256 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b11_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s9234_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pcler8_cl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b14_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b06_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s27_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/PARITYFDS_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ttt2_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s386_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cc_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b10_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s1423_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C1908.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/frg2_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM162_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pm1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/max/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/int2float/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s526n_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b15_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/mem_ctrl/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/des_area_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s820_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ethernet_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b21_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/square/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/dec/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/c8_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/DMA_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b14_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pci_spoci_ctrl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/mem_ctrl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcdes_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C499.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s38584_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/priority/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b04_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C1355.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C3540.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s1196_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM42_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/mux_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/tcon_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pcle_cl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s349_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/z4ml_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM163_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s382_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(2806)
output ports(2741)
  Network Size:
  original  network: 112401
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/compress2.aig
Mapping time: 43.5603 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 14559
        unequivalent
        Report mapping result:
                klut_size()     :37528
                klut.num_gates():34720
                max delay       :12
                max area        :34683
        LUTs statics:
                LUT fanins:1     numbers :1
                LUT fanins:2     numbers :5186
                LUT fanins:3     numbers :5401
                LUT fanins:4     numbers :6028
                LUT fanins:5     numbers :6903
                LUT fanins:6     numbers :11201
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 564793344 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/dalu_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s1494_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b15_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C2670.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/x4_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/wb_dma_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/x3.blif_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/comp_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/ac97_ctrl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sct_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/lal_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sasc_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b09_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/pci_bridge32_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C7552.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s1238_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/des_perf_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/decod_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/log2/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/steppermotordrive_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/original.aig
        ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

 [STEP]: Configuration ing...  
 [STEP]: Load network ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/original.aig
 Circuit-Information:  
PORTS infor:
module name: top
input ports(643)
output ports(639)
  Network Size:
  original  network: 29335
  compress  network: 1
  compress2 network: 1
  merged    network: 1
 [STEP]: Technology mapping ing...  
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/compress.aig
        INFO: read the aig file SUCCESS, path from: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/compress2.aig
Mapping time: 14.9416 secs
Checking by mapped graph ing:
step1: checking each lut ing
        the first unequivalent lut at: 11575
        unequivalent
        Report mapping result:
                klut_size()     :12066
                klut.num_gates():11421
                max delay       :12
                max area        :11350
        LUTs statics:
                LUT fanins:1     numbers :1
                LUT fanins:2     numbers :2045
                LUT fanins:3     numbers :1830
                LUT fanins:4     numbers :2112
                LUT fanins:5     numbers :1901
                LUT fanins:6     numbers :3532
 [STEP]: Download result ing...  
        INFO: generate the dot file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/awc.dot
        INFO: generate the aiger file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb/awc.aig
        INFO: generate the verilog file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.v
        INFO: generate the LUT file SUCCESS, path: /home/niliwei/gitee/fpga-map-tool/test/formal_test/tmporiginal.aig.ifpga.lut.v
        Peak memory: 157872128 bytes

run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/i2c_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/multiplier/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s15850_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/div/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s444_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/bar/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b13_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b20_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s510_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s208_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/traffic_cl_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s35932_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/x2_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s526_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C5315.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s420_1_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/router/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s832_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C6288.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM151_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/cu_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b21_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b12_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s641_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/wb_conmax_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b9_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/DSP_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/tv80_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/C880.iscas_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/s13207_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/unreg_comb/original.aig
equivalent
run case at /home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/CM138_comb/original.aig
equivalent
UNEQUIVALENT CASES ARE:
[PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/voter'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/sin'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b17_1_comb'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/systemcaes_comb'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_comb'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b18_1_comb'), 
 PosixPath('/home/niliwei/gitee/fpga-map-tool/test/mapper_test/choice_output/b22_comb')]