<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini51 BSP: StdDriver/src/spi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini51 BSP
   &#160;<span id="projectnumber">V3.02.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini51 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_mini51_series_8h.html">Mini51Series.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">   38</a></span>&#160;uint32_t <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                  uint32_t u32MasterSlave,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                  uint32_t u32SPIMode,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                  uint32_t u32DataWidth,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                  uint32_t u32BusClock)</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    uint32_t u32Pclk, u32Div;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">if</span>(u32DataWidth == 32)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        u32DataWidth = 0;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">CNTRL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="_mini51_series_8h.html#a96402e8d0fddf85a67a326268bbc79a9">SPI_CNTRL_TX_BIT_LEN_Pos</a>) | (u32SPIMode);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    u32Pclk = <a class="code" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    u32Div = 0xffff;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a79443ba1b07520f8ec9024696858a190">SSR</a> |= <a class="code" href="_mini51_series_8h.html#a4b200e243f9edf7518e9365921946bbb">SPI_SSR_SS_LTRIG_Msk</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">if</span>(u32BusClock !=0 )</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        u32Div = (((u32Pclk / u32BusClock) + 1) &gt;&gt; 1) - 1;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <span class="keywordflow">if</span>(u32Div &gt; 0xFFFF)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            u32Div = 0xFFFF;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> &amp; ~0xffff) | u32Div;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> = 0;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> ( u32Pclk / ((u32Div+1)*2) );</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">   74</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* Reset SPI */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="group___m_i_n_i51___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRSTC2 |= <a class="code" href="_mini51_series_8h.html#ab018e02b4a6a61954ef2d7f4fa5cce9f">SYS_IPRSTC2_SPI_RST_Msk</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="group___m_i_n_i51___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRSTC2 &amp;= ~<a class="code" href="_mini51_series_8h.html#ab018e02b4a6a61954ef2d7f4fa5cce9f">SYS_IPRSTC2_SPI_RST_Msk</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">   86</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#adb729a62c1f98e92b9bfa60548a3850b">SPI_FIFO_CTL_RX_CLR_Msk</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">   96</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#a83818f54fb60454b7e0e5f55760d60b8">SPI_FIFO_CTL_TX_CLR_Msk</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">  106</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a79443ba1b07520f8ec9024696858a190">SSR</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">  118</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a79443ba1b07520f8ec9024696858a190">SSR</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a79443ba1b07520f8ec9024696858a190">SSR</a> &amp; ~(<a class="code" href="_mini51_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a> | <a class="code" href="_mini51_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>)) | (u32SSPinMask | u32ActiveLevel) | <a class="code" href="_mini51_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">  129</a></span>&#160;uint32_t <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    uint32_t u32ClkSrc = <a class="code" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt; u32ClkSrc)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        u32BusClock = u32ClkSrc;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span>(u32BusClock != 0 )</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        u32Div = (((u32ClkSrc / u32BusClock) + 1) &gt;&gt; 1) - 1;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">if</span>(u32Div &gt; <a class="code" href="_mini51_series_8h.html#aa602087548468b4afe650f1378386566">SPI_DIVIDER_DIVIDER_Msk</a>)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            u32Div = <a class="code" href="_mini51_series_8h.html#aa602087548468b4afe650f1378386566">SPI_DIVIDER_DIVIDER_Msk</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> &amp; ~<a class="code" href="_mini51_series_8h.html#aa602087548468b4afe650f1378386566">SPI_DIVIDER_DIVIDER_Msk</a>) | u32Div;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> ( u32ClkSrc / ((u32Div+1)*2) );</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">  157</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">SPI_EnableFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> &amp; ~(<a class="code" href="_mini51_series_8h.html#a3b3b202b024cbb4535b5cf7ac8bc4b20">SPI_FIFO_CTL_TX_THRESHOLD_Msk</a> | <a class="code" href="_mini51_series_8h.html#af2cc91767ac220d354b9a2296711ea2b">SPI_FIFO_CTL_RX_THRESHOLD_Msk</a>) |</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                     (u32TxThreshold &lt;&lt; <a class="code" href="_mini51_series_8h.html#a4aabc6a4daed6600da5c3ff5667bf735">SPI_FIFO_CTL_TX_THRESHOLD_Pos</a>) |</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                     (u32RxThreshold &lt;&lt; <a class="code" href="_mini51_series_8h.html#a1f4db785b49c5cd65a9a81b28b0b7e1a">SPI_FIFO_CTL_RX_THRESHOLD_Pos</a>));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">CNTRL</a> |= <a class="code" href="_mini51_series_8h.html#a2cb275902173d02f3fda8ea36bf368e1">SPI_CNTRL_FIFO_Msk</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">  171</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">SPI_DisableFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">CNTRL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a2cb275902173d02f3fda8ea36bf368e1">SPI_CNTRL_FIFO_Msk</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">  181</a></span>&#160;uint32_t <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    uint32_t u32ApbClock;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    u32ApbClock = <a class="code" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    u32Div = spi-&gt;<a class="code" href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">DIVIDER</a> &amp; 0xff;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> ((u32ApbClock &gt;&gt; 1) / (u32Div + 1));</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">  201</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">CNTRL</a> |= <a class="code" href="_mini51_series_8h.html#a82b13181e68a08664c51d1357717b722">SPI_CNTRL_IE_Msk</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a3d8cf81791eda50742fa64472ec47329">CNTRL2</a> |= <a class="code" href="_mini51_series_8h.html#a9592e98d2234889e0f30680ea36de29b">SPI_CNTRL2_SSTA_INTEN_Msk</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#a65bf7d97f1db3796f92bea8762cfe4f2">SPI_FIFO_CTL_TX_INTEN_Msk</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>)</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#ad4ab215f147a888c5d89d88afa892f70">SPI_FIFO_CTL_RX_INTEN_Msk</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac97b9d3efa7af585549c908ec95fbf03">SPI_FIFO_RXOV_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac97b9d3efa7af585549c908ec95fbf03">SPI_FIFO_RXOV_INTEN_MASK</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#a435035f7b008ab2d7c3c62bb5841310d">SPI_FIFO_CTL_RXOV_INTEN_Msk</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> |= <a class="code" href="_mini51_series_8h.html#ac23dbe0e9728b5711480387882a68c27">SPI_FIFO_CTL_TIMEOUT_INTEN_Msk</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">  232</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a>)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">CNTRL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a82b13181e68a08664c51d1357717b722">SPI_CNTRL_IE_Msk</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a>)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a3d8cf81791eda50742fa64472ec47329">CNTRL2</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a9592e98d2234889e0f30680ea36de29b">SPI_CNTRL2_SSTA_INTEN_Msk</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a>)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a65bf7d97f1db3796f92bea8762cfe4f2">SPI_FIFO_CTL_TX_INTEN_Msk</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a>)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#ad4ab215f147a888c5d89d88afa892f70">SPI_FIFO_CTL_RX_INTEN_Msk</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac97b9d3efa7af585549c908ec95fbf03">SPI_FIFO_RXOV_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac97b9d3efa7af585549c908ec95fbf03">SPI_FIFO_RXOV_INTEN_MASK</a>)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#a435035f7b008ab2d7c3c62bb5841310d">SPI_FIFO_CTL_RXOV_INTEN_Msk</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>) == <a class="code" href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a>)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">FIFO_CTL</a> &amp;= ~<a class="code" href="_mini51_series_8h.html#ac23dbe0e9728b5711480387882a68c27">SPI_FIFO_CTL_TIMEOUT_INTEN_Msk</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; <span class="comment">/* end of group MINI51_SPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; <span class="comment">/* end of group MINI51_SPI_Driver */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; <span class="comment">/* end of group MINI51_Device_Driver */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga55b31f9a751c6e784ad0022bc9155153"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a></div><div class="ttdeci">void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave select function. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00118">spi.c:118</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58733a1f2730db4943ee270c5aad39ba"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58733a1f2730db4943ee270c5aad39ba">SPI_EnableFIFO</a></div><div class="ttdeci">void SPI_EnableFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Enable FIFO mode with user-specified Tx FIFO threshold and Rx FIFO threshold configurations.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00157">spi.c:157</a></div></div>
<div class="ttc" id="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00113">clk.c:113</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a74835feceed72dcec4ce2d552625a7e3"><div class="ttname"><a href="_mini51_series_8h.html#a74835feceed72dcec4ce2d552625a7e3">SPI_SSR_AUTOSS_Msk</a></div><div class="ttdeci">#define SPI_SSR_AUTOSS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07994">Mini51Series.h:7994</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a94a2d308eeea05b9ed0de03a6f15d80f"><div class="ttname"><a href="struct_s_p_i___t.html#a94a2d308eeea05b9ed0de03a6f15d80f">SPI_T::DIVIDER</a></div><div class="ttdeci">__IO uint32_t DIVIDER</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07910">Mini51Series.h:7910</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a1f4db785b49c5cd65a9a81b28b0b7e1a"><div class="ttname"><a href="_mini51_series_8h.html#a1f4db785b49c5cd65a9a81b28b0b7e1a">SPI_FIFO_CTL_RX_THRESHOLD_Pos</a></div><div class="ttdeci">#define SPI_FIFO_CTL_RX_THRESHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08044">Mini51Series.h:8044</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a9592e98d2234889e0f30680ea36de29b"><div class="ttname"><a href="_mini51_series_8h.html#a9592e98d2234889e0f30680ea36de29b">SPI_CNTRL2_SSTA_INTEN_Msk</a></div><div class="ttdeci">#define SPI_CNTRL2_SSTA_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08015">Mini51Series.h:8015</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad923655d26fb14da88c61d4ed0125c44"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a></div><div class="ttdeci">uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make SPI module be ready to transfer. By default, the SPI transfer sequence is MSB firs...</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00038">spi.c:38</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_ace3f423d206a3b88ee42f78cd4bb5b08"><div class="ttname"><a href="_mini51_series_8h.html#ace3f423d206a3b88ee42f78cd4bb5b08">SPI_SSR_SS_LVL_Msk</a></div><div class="ttdeci">#define SPI_SSR_SS_LVL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07991">Mini51Series.h:7991</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_aa602087548468b4afe650f1378386566"><div class="ttname"><a href="_mini51_series_8h.html#aa602087548468b4afe650f1378386566">SPI_DIVIDER_DIVIDER_Msk</a></div><div class="ttdeci">#define SPI_DIVIDER_DIVIDER_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07985">Mini51Series.h:7985</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_af2cc91767ac220d354b9a2296711ea2b"><div class="ttname"><a href="_mini51_series_8h.html#af2cc91767ac220d354b9a2296711ea2b">SPI_FIFO_CTL_RX_THRESHOLD_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_RX_THRESHOLD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08045">Mini51Series.h:8045</a></div></div>
<div class="ttc" id="_mini51_series_8h_html"><div class="ttname"><a href="_mini51_series_8h.html">Mini51Series.h</a></div><div class="ttdoc">Mini51 series peripheral access layer header file. This file contains all the peripheral register's d...</div></div>
<div class="ttc" id="_mini51_series_8h_html_ad4ab215f147a888c5d89d88afa892f70"><div class="ttname"><a href="_mini51_series_8h.html#ad4ab215f147a888c5d89d88afa892f70">SPI_FIFO_CTL_RX_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_RX_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08033">Mini51Series.h:8033</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58b7eef9f93f8c3d3818d1a4b74f5be6"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a></div><div class="ttdeci">void SPI_DisableAutoSS(SPI_T *spi)</div><div class="ttdoc">Disable the automatic slave select function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00106">spi.c:106</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a96402e8d0fddf85a67a326268bbc79a9"><div class="ttname"><a href="_mini51_series_8h.html#a96402e8d0fddf85a67a326268bbc79a9">SPI_CNTRL_TX_BIT_LEN_Pos</a></div><div class="ttdeci">#define SPI_CNTRL_TX_BIT_LEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07945">Mini51Series.h:7945</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a2cda79726f476ea64e73478bc0af6a77"><div class="ttname"><a href="struct_s_p_i___t.html#a2cda79726f476ea64e73478bc0af6a77">SPI_T::CNTRL</a></div><div class="ttdeci">__IO uint32_t CNTRL</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07909">Mini51Series.h:7909</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaa0d3769c378f99dc6e3e278b783f449"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa0d3769c378f99dc6e3e278b783f449">SPI_FIFO_TX_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_TX_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00046">spi.h:46</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a2cb275902173d02f3fda8ea36bf368e1"><div class="ttname"><a href="_mini51_series_8h.html#a2cb275902173d02f3fda8ea36bf368e1">SPI_CNTRL_FIFO_Msk</a></div><div class="ttdeci">#define SPI_CNTRL_FIFO_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07970">Mini51Series.h:7970</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07300">Mini51Series.h:7300</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad1c25325aceb6a6ed417055225aff01b"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a></div><div class="ttdeci">void SPI_ClearTxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear Tx FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00096">spi.c:96</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga38d6219787921363efa7dcd46fdb6846"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga38d6219787921363efa7dcd46fdb6846">SPI_DisableFIFO</a></div><div class="ttdeci">void SPI_DisableFIFO(SPI_T *spi)</div><div class="ttdoc">Disable FIFO mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00171">spi.c:171</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga40af81a5621db7a8b7883fff421a65b7"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga40af81a5621db7a8b7883fff421a65b7">SPI_FIFO_TIMEOUT_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_TIMEOUT_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00049">spi.h:49</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a4b200e243f9edf7518e9365921946bbb"><div class="ttname"><a href="_mini51_series_8h.html#a4b200e243f9edf7518e9365921946bbb">SPI_SSR_SS_LTRIG_Msk</a></div><div class="ttdeci">#define SPI_SSR_SS_LTRIG_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07997">Mini51Series.h:7997</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a3d8cf81791eda50742fa64472ec47329"><div class="ttname"><a href="struct_s_p_i___t.html#a3d8cf81791eda50742fa64472ec47329">SPI_T::CNTRL2</a></div><div class="ttdeci">__IO uint32_t CNTRL2</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07923">Mini51Series.h:7923</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3d27a219e6d7e2c767775a2ed26fbc4b"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a></div><div class="ttdeci">void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Enable FIFO related interrupts specified by u32Mask parameter.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00201">spi.c:201</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae59c481764af06e5512f4416a91c5da2"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a></div><div class="ttdeci">void SPI_ClearRxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear Rx FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00086">spi.c:86</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafcdee9562fdac3dc6db5dbd67f53b4fa"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafcdee9562fdac3dc6db5dbd67f53b4fa">SPI_IE_MASK</a></div><div class="ttdeci">#define SPI_IE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00044">spi.h:44</a></div></div>
<div class="ttc" id="group___m_i_n_i51___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___m_i_n_i51___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdoc">Pointer to SYS register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l09936">Mini51Series.h:9936</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_ab018e02b4a6a61954ef2d7f4fa5cce9f"><div class="ttname"><a href="_mini51_series_8h.html#ab018e02b4a6a61954ef2d7f4fa5cce9f">SYS_IPRSTC2_SPI_RST_Msk</a></div><div class="ttdeci">#define SYS_IPRSTC2_SPI_RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l02757">Mini51Series.h:2757</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a435035f7b008ab2d7c3c62bb5841310d"><div class="ttname"><a href="_mini51_series_8h.html#a435035f7b008ab2d7c3c62bb5841310d">SPI_FIFO_CTL_RXOV_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_RXOV_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08039">Mini51Series.h:8039</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae3a43e332cf4de4b416980eeab502d07"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a></div><div class="ttdeci">uint32_t SPI_GetBusClock(SPI_T *spi)</div><div class="ttdoc">Get the actual frequency of SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00181">spi.c:181</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7cee248bcbe05dfae8ab8b3bf89e8f13"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a></div><div class="ttdeci">uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)</div><div class="ttdoc">Set the SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00129">spi.c:129</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a82b13181e68a08664c51d1357717b722"><div class="ttname"><a href="_mini51_series_8h.html#a82b13181e68a08664c51d1357717b722">SPI_CNTRL_IE_Msk</a></div><div class="ttdeci">#define SPI_CNTRL_IE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07961">Mini51Series.h:7961</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_ac23dbe0e9728b5711480387882a68c27"><div class="ttname"><a href="_mini51_series_8h.html#ac23dbe0e9728b5711480387882a68c27">SPI_FIFO_CTL_TIMEOUT_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_TIMEOUT_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08042">Mini51Series.h:8042</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a4aabc6a4daed6600da5c3ff5667bf735"><div class="ttname"><a href="_mini51_series_8h.html#a4aabc6a4daed6600da5c3ff5667bf735">SPI_FIFO_CTL_TX_THRESHOLD_Pos</a></div><div class="ttdeci">#define SPI_FIFO_CTL_TX_THRESHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08047">Mini51Series.h:8047</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a65bf7d97f1db3796f92bea8762cfe4f2"><div class="ttname"><a href="_mini51_series_8h.html#a65bf7d97f1db3796f92bea8762cfe4f2">SPI_FIFO_CTL_TX_INTEN_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_TX_INTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08036">Mini51Series.h:8036</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_adb729a62c1f98e92b9bfa60548a3850b"><div class="ttname"><a href="_mini51_series_8h.html#adb729a62c1f98e92b9bfa60548a3850b">SPI_FIFO_CTL_RX_CLR_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_RX_CLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08027">Mini51Series.h:8027</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0450c2c279d9f5254f172d3a6fd7f47b"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a></div><div class="ttdeci">void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Disable FIFO related interrupts specified by u32Mask parameter.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00232">spi.c:232</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8074f716aa1c65ecc93d79062b5d4b1b"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a></div><div class="ttdeci">void SPI_Close(SPI_T *spi)</div><div class="ttdoc">Reset SPI module and disable SPI peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00074">spi.c:74</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a3b3b202b024cbb4535b5cf7ac8bc4b20"><div class="ttname"><a href="_mini51_series_8h.html#a3b3b202b024cbb4535b5cf7ac8bc4b20">SPI_FIFO_CTL_TX_THRESHOLD_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_TX_THRESHOLD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08048">Mini51Series.h:8048</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a787691d1bc8968582b5e89b0f7e6e0f0"><div class="ttname"><a href="struct_s_p_i___t.html#a787691d1bc8968582b5e89b0f7e6e0f0">SPI_T::FIFO_CTL</a></div><div class="ttdeci">__IO uint32_t FIFO_CTL</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07924">Mini51Series.h:7924</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a79443ba1b07520f8ec9024696858a190"><div class="ttname"><a href="struct_s_p_i___t.html#a79443ba1b07520f8ec9024696858a190">SPI_T::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07911">Mini51Series.h:7911</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a4d0ff5ea2d8b54bc0c0903edfa392906"><div class="ttname"><a href="_mini51_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a></div><div class="ttdeci">#define SPI_SSR_SSR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l07988">Mini51Series.h:7988</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga7fec9626224f4bf31a1d318f2fea412c"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fec9626224f4bf31a1d318f2fea412c">SPI_SSTA_INTEN_MASK</a></div><div class="ttdeci">#define SPI_SSTA_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00045">spi.h:45</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga529ec79afe2917ac1973fde46dfedc54"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga529ec79afe2917ac1973fde46dfedc54">SPI_FIFO_RX_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RX_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00047">spi.h:47</a></div></div>
<div class="ttc" id="_mini51_series_8h_html_a83818f54fb60454b7e0e5f55760d60b8"><div class="ttname"><a href="_mini51_series_8h.html#a83818f54fb60454b7e0e5f55760d60b8">SPI_FIFO_CTL_TX_CLR_Msk</a></div><div class="ttdeci">#define SPI_FIFO_CTL_TX_CLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_mini51_series_8h_source.html#l08030">Mini51Series.h:8030</a></div></div>
<div class="ttc" id="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac97b9d3efa7af585549c908ec95fbf03"><div class="ttname"><a href="group___m_i_n_i51___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac97b9d3efa7af585549c908ec95fbf03">SPI_FIFO_RXOV_INTEN_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RXOV_INTEN_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00048">spi.h:48</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 14:41:12 for Mini51 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
