{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:46:54 2016 " "Info: Processing started: Fri May 06 17:46:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX3 -c EX3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EX3 -c EX3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EX3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EX3 " "Info: Found entity 1: EX3" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX3 " "Info: Elaborating entity \"EX3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_1.vhd 2 1 " "Warning: Using design file seg7_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_1-one " "Info: Found design unit 1: seg7_1-one" {  } { { "seg7_1.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/seg7_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7_1 " "Info: Found entity 1: seg7_1" {  } { { "seg7_1.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/seg7_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_1 seg7_1:inst2 " "Info: Elaborating entity \"seg7_1\" for hierarchy \"seg7_1:inst2\"" {  } { { "EX3.bdf" "inst2" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 48 384 504 144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cout_8421.vhd 2 1 " "Warning: Using design file cout_8421.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cout_8421-cout_8421_arc " "Info: Found design unit 1: cout_8421-cout_8421_arc" {  } { { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cout_8421 " "Info: Found entity 1: cout_8421" {  } { { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cout_8421 cout_8421:inst1 " "Info: Elaborating entity \"cout_8421\" for hierarchy \"cout_8421:inst1\"" {  } { { "EX3.bdf" "inst1" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 48 264 376 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div_12.vhd 2 1 " "Warning: Using design file div_12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_12-div_12_arc " "Info: Found design unit 1: div_12-div_12_arc" {  } { { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_12 " "Info: Found entity 1: div_12" {  } { { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_12 div_12:inst3 " "Info: Elaborating entity \"div_12\" for hierarchy \"div_12:inst3\"" {  } { { "EX3.bdf" "inst3" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 48 152 248 144 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "c\[7\] VCC " "Warning (13410): Pin \"c\[7\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[6\] VCC " "Warning (13410): Pin \"c\[6\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[5\] GND " "Warning (13410): Pin \"c\[5\]\" is stuck at GND" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[4\] VCC " "Warning (13410): Pin \"c\[4\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[3\] VCC " "Warning (13410): Pin \"c\[3\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[2\] VCC " "Warning (13410): Pin \"c\[2\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[1\] VCC " "Warning (13410): Pin \"c\[1\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c\[0\] VCC " "Warning (13410): Pin \"c\[0\]\" is stuck at VCC" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 88 544 720 104 "c\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:46:56 2016 " "Info: Processing ended: Fri May 06 17:46:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
