#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jan 19 10:06:52 2016
# Process ID: 5452
# Log file: C:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.runs/impl_1/top_wrapper.vdi
# Journal file: C:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0_board.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0_board.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'top_i/zed_channel_0/U0/selectio_serializer/U0'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'top_i/zed_channel_0/U0/selectio_serializer/U0'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'top_i/zed_channel_0/U0/selectio_deserializer/U0'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'top_i/zed_channel_0/U0/selectio_deserializer/U0'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/ipshared/fnal.gov/zed_channel_v1_0/8d4132b7/zed_channel_ooc.xdc] for cell 'top_i/zed_channel_0/U0'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/ipshared/fnal.gov/zed_channel_v1_0/8d4132b7/zed_channel_ooc.xdc] for cell 'top_i/zed_channel_0/U0'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/U0'
Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/U0'
Parsing XDC File [C:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 5 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 505.176 ; gain = 184.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 508.559 ; gain = 0.355
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12d5e8b31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 776.160 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 54 cells.
Phase 2 Constant Propagation | Checksum: 1d7216e8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 776.160 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 353 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 392 unconnected cells.
Phase 3 Sweep | Checksum: 1296d4f15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 776.160 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1296d4f15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 776.160 ; gain = 0.000
Implement Debug Cores | Checksum: 9cc9dffc
Logic Optimization | Checksum: 9cc9dffc

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 4
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 1203a61e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 786.637 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1203a61e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 786.637 ; gain = 10.477
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 786.637 ; gain = 281.461
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 786.637 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 11e7e5b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 85df4e2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 85df4e2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 85df4e2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1439d496c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1439d496c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.629 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 85df4e2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 786.637 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 85df4e2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 85df4e2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: dbc252fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199804e3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 208330a66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1c11f44f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 24fb557d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1b52027d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 210302343

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 210302343

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2798aee1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ddb78080

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1e2d120b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 24cb124f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1e9b9101e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1e9b9101e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1e9b9101e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c62cbdfd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.588. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16fa259c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 16fa259c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16fa259c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16fa259c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 16fa259c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: afac43dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: afac43dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
Ending Placer Task | Checksum: a149a689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 786.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 786.637 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 786.637 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 786.637 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b05da2f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 956.188 ; gain = 169.551

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b05da2f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 956.188 ; gain = 169.551
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 51eeb60a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.7   | TNS=0      | WHS=-1.27  | THS=-229   |

Phase 2 Router Initialization | Checksum: 51eeb60a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7019859f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: bc832647

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 146c0046b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1617ef011

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11d25006b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531
Phase 4 Rip-up And Reroute | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.7   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1297f6a35

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.7   | TNS=0      | WHS=-0.931 | THS=-31.2  |

Phase 7 Post Hold Fix | Checksum: f2ed1fad

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.710676 %
  Global Horizontal Routing Utilization  = 0.596349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: f2ed1fad

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: f2ed1fad

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 142eb7c4e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 142eb7c4e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.7   | TNS=0      | WHS=0.072  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 142eb7c4e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 142eb7c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 975.168 ; gain = 188.531
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 975.168 ; gain = 188.531
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.628 . Memory (MB): peak = 975.168 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CMS_HGC/HGC_ZED/hgc_zed/hgc_zed.runs/impl_1/top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Jan 19 10:10:26 2016...
