$comment
	File created using the following command:
		vcd file Processador_v1_uniciclo.msim.vcd -direction
$end
$date
	Sun Dec 02 22:10:45 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module datapath_vhd_vec_tst $end
$var wire 1 ! Clock_Sistema $end
$var wire 1 " Data_to_writeRegister_outWaveform [15] $end
$var wire 1 # Data_to_writeRegister_outWaveform [14] $end
$var wire 1 $ Data_to_writeRegister_outWaveform [13] $end
$var wire 1 % Data_to_writeRegister_outWaveform [12] $end
$var wire 1 & Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ' Data_to_writeRegister_outWaveform [10] $end
$var wire 1 ( Data_to_writeRegister_outWaveform [9] $end
$var wire 1 ) Data_to_writeRegister_outWaveform [8] $end
$var wire 1 * Data_to_writeRegister_outWaveform [7] $end
$var wire 1 + Data_to_writeRegister_outWaveform [6] $end
$var wire 1 , Data_to_writeRegister_outWaveform [5] $end
$var wire 1 - Data_to_writeRegister_outWaveform [4] $end
$var wire 1 . Data_to_writeRegister_outWaveform [3] $end
$var wire 1 / Data_to_writeRegister_outWaveform [2] $end
$var wire 1 0 Data_to_writeRegister_outWaveform [1] $end
$var wire 1 1 Data_to_writeRegister_outWaveform [0] $end
$var wire 1 2 Flag_aluSRC_OUT $end
$var wire 1 3 Flag_branch_OUT $end
$var wire 1 4 Flag_escrevemem_OUT $end
$var wire 1 5 Flag_escrevereg_OUT $end
$var wire 1 6 Flag_jump_OUT $end
$var wire 1 7 Flag_lemem_OUT $end
$var wire 1 8 Flag_memparareg_OUT $end
$var wire 1 9 Flag_origialu_OUT [3] $end
$var wire 1 : Flag_origialu_OUT [2] $end
$var wire 1 ; Flag_origialu_OUT [1] $end
$var wire 1 < Flag_origialu_OUT [0] $end
$var wire 1 = Flag_regdest_OUT $end
$var wire 1 > funcionou $end
$var wire 1 ? Instruction_to_Control_outWaveform [3] $end
$var wire 1 @ Instruction_to_Control_outWaveform [2] $end
$var wire 1 A Instruction_to_Control_outWaveform [1] $end
$var wire 1 B Instruction_to_Control_outWaveform [0] $end
$var wire 1 C Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 D Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 E Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 F Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 G Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 H Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 I Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 J Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 K Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 L Instruction_to_Jump_outWaveform [11] $end
$var wire 1 M Instruction_to_Jump_outWaveform [10] $end
$var wire 1 N Instruction_to_Jump_outWaveform [9] $end
$var wire 1 O Instruction_to_Jump_outWaveform [8] $end
$var wire 1 P Instruction_to_Jump_outWaveform [7] $end
$var wire 1 Q Instruction_to_Jump_outWaveform [6] $end
$var wire 1 R Instruction_to_Jump_outWaveform [5] $end
$var wire 1 S Instruction_to_Jump_outWaveform [4] $end
$var wire 1 T Instruction_to_Jump_outWaveform [3] $end
$var wire 1 U Instruction_to_Jump_outWaveform [2] $end
$var wire 1 V Instruction_to_Jump_outWaveform [1] $end
$var wire 1 W Instruction_to_Jump_outWaveform [0] $end
$var wire 1 X Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 Y Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 Z Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 [ Instruction_to_register1_outWaveform [2] $end
$var wire 1 \ Instruction_to_register1_outWaveform [1] $end
$var wire 1 ] Instruction_to_register1_outWaveform [0] $end
$var wire 1 ^ Instruction_to_register2_outWaveform [2] $end
$var wire 1 _ Instruction_to_register2_outWaveform [1] $end
$var wire 1 ` Instruction_to_register2_outWaveform [0] $end
$var wire 1 a multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 b multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 c multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 d out_Saida_OperacaoDaULA [6] $end
$var wire 1 e out_Saida_OperacaoDaULA [5] $end
$var wire 1 f out_Saida_OperacaoDaULA [4] $end
$var wire 1 g out_Saida_OperacaoDaULA [3] $end
$var wire 1 h out_Saida_OperacaoDaULA [2] $end
$var wire 1 i out_Saida_OperacaoDaULA [1] $end
$var wire 1 j out_Saida_OperacaoDaULA [0] $end
$var wire 1 k Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 l Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 m Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 n Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 o Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 p Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 q Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 r Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 s Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 t Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 u Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 v Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 w Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 x Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 y Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 z Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 { saida_cont_sincz1 $end
$var wire 1 | saida_cont_sincz2 $end
$var wire 1 } saida_cont_sincz3 $end
$var wire 1 ~ Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 !! Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 "! Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 #! Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 $! Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 %! Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 &! Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 '! Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 (! Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 )! Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 *! Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 +! Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 ,! Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 -! Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 .! Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 /! Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 0! Saida_to_PC_outWaveform [15] $end
$var wire 1 1! Saida_to_PC_outWaveform [14] $end
$var wire 1 2! Saida_to_PC_outWaveform [13] $end
$var wire 1 3! Saida_to_PC_outWaveform [12] $end
$var wire 1 4! Saida_to_PC_outWaveform [11] $end
$var wire 1 5! Saida_to_PC_outWaveform [10] $end
$var wire 1 6! Saida_to_PC_outWaveform [9] $end
$var wire 1 7! Saida_to_PC_outWaveform [8] $end
$var wire 1 8! Saida_to_PC_outWaveform [7] $end
$var wire 1 9! Saida_to_PC_outWaveform [6] $end
$var wire 1 :! Saida_to_PC_outWaveform [5] $end
$var wire 1 ;! Saida_to_PC_outWaveform [4] $end
$var wire 1 <! Saida_to_PC_outWaveform [3] $end
$var wire 1 =! Saida_to_PC_outWaveform [2] $end
$var wire 1 >! Saida_to_PC_outWaveform [1] $end
$var wire 1 ?! Saida_to_PC_outWaveform [0] $end
$var wire 1 @! SaidaPc_outWaveform [15] $end
$var wire 1 A! SaidaPc_outWaveform [14] $end
$var wire 1 B! SaidaPc_outWaveform [13] $end
$var wire 1 C! SaidaPc_outWaveform [12] $end
$var wire 1 D! SaidaPc_outWaveform [11] $end
$var wire 1 E! SaidaPc_outWaveform [10] $end
$var wire 1 F! SaidaPc_outWaveform [9] $end
$var wire 1 G! SaidaPc_outWaveform [8] $end
$var wire 1 H! SaidaPc_outWaveform [7] $end
$var wire 1 I! SaidaPc_outWaveform [6] $end
$var wire 1 J! SaidaPc_outWaveform [5] $end
$var wire 1 K! SaidaPc_outWaveform [4] $end
$var wire 1 L! SaidaPc_outWaveform [3] $end
$var wire 1 M! SaidaPc_outWaveform [2] $end
$var wire 1 N! SaidaPc_outWaveform [1] $end
$var wire 1 O! SaidaPc_outWaveform [0] $end
$var wire 1 P! SaidaRegA_outWaveform [15] $end
$var wire 1 Q! SaidaRegA_outWaveform [14] $end
$var wire 1 R! SaidaRegA_outWaveform [13] $end
$var wire 1 S! SaidaRegA_outWaveform [12] $end
$var wire 1 T! SaidaRegA_outWaveform [11] $end
$var wire 1 U! SaidaRegA_outWaveform [10] $end
$var wire 1 V! SaidaRegA_outWaveform [9] $end
$var wire 1 W! SaidaRegA_outWaveform [8] $end
$var wire 1 X! SaidaRegA_outWaveform [7] $end
$var wire 1 Y! SaidaRegA_outWaveform [6] $end
$var wire 1 Z! SaidaRegA_outWaveform [5] $end
$var wire 1 [! SaidaRegA_outWaveform [4] $end
$var wire 1 \! SaidaRegA_outWaveform [3] $end
$var wire 1 ]! SaidaRegA_outWaveform [2] $end
$var wire 1 ^! SaidaRegA_outWaveform [1] $end
$var wire 1 _! SaidaRegA_outWaveform [0] $end
$var wire 1 `! SaidaRegB_outWaveform [15] $end
$var wire 1 a! SaidaRegB_outWaveform [14] $end
$var wire 1 b! SaidaRegB_outWaveform [13] $end
$var wire 1 c! SaidaRegB_outWaveform [12] $end
$var wire 1 d! SaidaRegB_outWaveform [11] $end
$var wire 1 e! SaidaRegB_outWaveform [10] $end
$var wire 1 f! SaidaRegB_outWaveform [9] $end
$var wire 1 g! SaidaRegB_outWaveform [8] $end
$var wire 1 h! SaidaRegB_outWaveform [7] $end
$var wire 1 i! SaidaRegB_outWaveform [6] $end
$var wire 1 j! SaidaRegB_outWaveform [5] $end
$var wire 1 k! SaidaRegB_outWaveform [4] $end
$var wire 1 l! SaidaRegB_outWaveform [3] $end
$var wire 1 m! SaidaRegB_outWaveform [2] $end
$var wire 1 n! SaidaRegB_outWaveform [1] $end
$var wire 1 o! SaidaRegB_outWaveform [0] $end
$var wire 1 p! SomadorToPc_outWaveform [15] $end
$var wire 1 q! SomadorToPc_outWaveform [14] $end
$var wire 1 r! SomadorToPc_outWaveform [13] $end
$var wire 1 s! SomadorToPc_outWaveform [12] $end
$var wire 1 t! SomadorToPc_outWaveform [11] $end
$var wire 1 u! SomadorToPc_outWaveform [10] $end
$var wire 1 v! SomadorToPc_outWaveform [9] $end
$var wire 1 w! SomadorToPc_outWaveform [8] $end
$var wire 1 x! SomadorToPc_outWaveform [7] $end
$var wire 1 y! SomadorToPc_outWaveform [6] $end
$var wire 1 z! SomadorToPc_outWaveform [5] $end
$var wire 1 {! SomadorToPc_outWaveform [4] $end
$var wire 1 |! SomadorToPc_outWaveform [3] $end
$var wire 1 }! SomadorToPc_outWaveform [2] $end
$var wire 1 ~! SomadorToPc_outWaveform [1] $end
$var wire 1 !" SomadorToPc_outWaveform [0] $end

$scope module i1 $end
$var wire 1 "" gnd $end
$var wire 1 #" vcc $end
$var wire 1 $" unknown $end
$var wire 1 %" devoe $end
$var wire 1 &" devclrn $end
$var wire 1 '" devpor $end
$var wire 1 (" ww_devoe $end
$var wire 1 )" ww_devclrn $end
$var wire 1 *" ww_devpor $end
$var wire 1 +" ww_Clock_Sistema $end
$var wire 1 ," ww_SomadorToPc_outWaveform [15] $end
$var wire 1 -" ww_SomadorToPc_outWaveform [14] $end
$var wire 1 ." ww_SomadorToPc_outWaveform [13] $end
$var wire 1 /" ww_SomadorToPc_outWaveform [12] $end
$var wire 1 0" ww_SomadorToPc_outWaveform [11] $end
$var wire 1 1" ww_SomadorToPc_outWaveform [10] $end
$var wire 1 2" ww_SomadorToPc_outWaveform [9] $end
$var wire 1 3" ww_SomadorToPc_outWaveform [8] $end
$var wire 1 4" ww_SomadorToPc_outWaveform [7] $end
$var wire 1 5" ww_SomadorToPc_outWaveform [6] $end
$var wire 1 6" ww_SomadorToPc_outWaveform [5] $end
$var wire 1 7" ww_SomadorToPc_outWaveform [4] $end
$var wire 1 8" ww_SomadorToPc_outWaveform [3] $end
$var wire 1 9" ww_SomadorToPc_outWaveform [2] $end
$var wire 1 :" ww_SomadorToPc_outWaveform [1] $end
$var wire 1 ;" ww_SomadorToPc_outWaveform [0] $end
$var wire 1 <" ww_SaidaPc_outWaveform [15] $end
$var wire 1 =" ww_SaidaPc_outWaveform [14] $end
$var wire 1 >" ww_SaidaPc_outWaveform [13] $end
$var wire 1 ?" ww_SaidaPc_outWaveform [12] $end
$var wire 1 @" ww_SaidaPc_outWaveform [11] $end
$var wire 1 A" ww_SaidaPc_outWaveform [10] $end
$var wire 1 B" ww_SaidaPc_outWaveform [9] $end
$var wire 1 C" ww_SaidaPc_outWaveform [8] $end
$var wire 1 D" ww_SaidaPc_outWaveform [7] $end
$var wire 1 E" ww_SaidaPc_outWaveform [6] $end
$var wire 1 F" ww_SaidaPc_outWaveform [5] $end
$var wire 1 G" ww_SaidaPc_outWaveform [4] $end
$var wire 1 H" ww_SaidaPc_outWaveform [3] $end
$var wire 1 I" ww_SaidaPc_outWaveform [2] $end
$var wire 1 J" ww_SaidaPc_outWaveform [1] $end
$var wire 1 K" ww_SaidaPc_outWaveform [0] $end
$var wire 1 L" ww_SaidaRegA_outWaveform [15] $end
$var wire 1 M" ww_SaidaRegA_outWaveform [14] $end
$var wire 1 N" ww_SaidaRegA_outWaveform [13] $end
$var wire 1 O" ww_SaidaRegA_outWaveform [12] $end
$var wire 1 P" ww_SaidaRegA_outWaveform [11] $end
$var wire 1 Q" ww_SaidaRegA_outWaveform [10] $end
$var wire 1 R" ww_SaidaRegA_outWaveform [9] $end
$var wire 1 S" ww_SaidaRegA_outWaveform [8] $end
$var wire 1 T" ww_SaidaRegA_outWaveform [7] $end
$var wire 1 U" ww_SaidaRegA_outWaveform [6] $end
$var wire 1 V" ww_SaidaRegA_outWaveform [5] $end
$var wire 1 W" ww_SaidaRegA_outWaveform [4] $end
$var wire 1 X" ww_SaidaRegA_outWaveform [3] $end
$var wire 1 Y" ww_SaidaRegA_outWaveform [2] $end
$var wire 1 Z" ww_SaidaRegA_outWaveform [1] $end
$var wire 1 [" ww_SaidaRegA_outWaveform [0] $end
$var wire 1 \" ww_SaidaRegB_outWaveform [15] $end
$var wire 1 ]" ww_SaidaRegB_outWaveform [14] $end
$var wire 1 ^" ww_SaidaRegB_outWaveform [13] $end
$var wire 1 _" ww_SaidaRegB_outWaveform [12] $end
$var wire 1 `" ww_SaidaRegB_outWaveform [11] $end
$var wire 1 a" ww_SaidaRegB_outWaveform [10] $end
$var wire 1 b" ww_SaidaRegB_outWaveform [9] $end
$var wire 1 c" ww_SaidaRegB_outWaveform [8] $end
$var wire 1 d" ww_SaidaRegB_outWaveform [7] $end
$var wire 1 e" ww_SaidaRegB_outWaveform [6] $end
$var wire 1 f" ww_SaidaRegB_outWaveform [5] $end
$var wire 1 g" ww_SaidaRegB_outWaveform [4] $end
$var wire 1 h" ww_SaidaRegB_outWaveform [3] $end
$var wire 1 i" ww_SaidaRegB_outWaveform [2] $end
$var wire 1 j" ww_SaidaRegB_outWaveform [1] $end
$var wire 1 k" ww_SaidaRegB_outWaveform [0] $end
$var wire 1 l" ww_multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 m" ww_multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 n" ww_multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 o" ww_Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 p" ww_Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 q" ww_Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 r" ww_Instruction_to_Control_outWaveform [3] $end
$var wire 1 s" ww_Instruction_to_Control_outWaveform [2] $end
$var wire 1 t" ww_Instruction_to_Control_outWaveform [1] $end
$var wire 1 u" ww_Instruction_to_Control_outWaveform [0] $end
$var wire 1 v" ww_Instruction_to_register1_outWaveform [2] $end
$var wire 1 w" ww_Instruction_to_register1_outWaveform [1] $end
$var wire 1 x" ww_Instruction_to_register1_outWaveform [0] $end
$var wire 1 y" ww_Instruction_to_register2_outWaveform [2] $end
$var wire 1 z" ww_Instruction_to_register2_outWaveform [1] $end
$var wire 1 {" ww_Instruction_to_register2_outWaveform [0] $end
$var wire 1 |" ww_Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 }" ww_Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 ~" ww_Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 !# ww_Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 "# ww_Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 ## ww_Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 $# ww_Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 %# ww_Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 &# ww_Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 '# ww_Instruction_to_Jump_outWaveform [11] $end
$var wire 1 (# ww_Instruction_to_Jump_outWaveform [10] $end
$var wire 1 )# ww_Instruction_to_Jump_outWaveform [9] $end
$var wire 1 *# ww_Instruction_to_Jump_outWaveform [8] $end
$var wire 1 +# ww_Instruction_to_Jump_outWaveform [7] $end
$var wire 1 ,# ww_Instruction_to_Jump_outWaveform [6] $end
$var wire 1 -# ww_Instruction_to_Jump_outWaveform [5] $end
$var wire 1 .# ww_Instruction_to_Jump_outWaveform [4] $end
$var wire 1 /# ww_Instruction_to_Jump_outWaveform [3] $end
$var wire 1 0# ww_Instruction_to_Jump_outWaveform [2] $end
$var wire 1 1# ww_Instruction_to_Jump_outWaveform [1] $end
$var wire 1 2# ww_Instruction_to_Jump_outWaveform [0] $end
$var wire 1 3# ww_out_Saida_OperacaoDaULA [6] $end
$var wire 1 4# ww_out_Saida_OperacaoDaULA [5] $end
$var wire 1 5# ww_out_Saida_OperacaoDaULA [4] $end
$var wire 1 6# ww_out_Saida_OperacaoDaULA [3] $end
$var wire 1 7# ww_out_Saida_OperacaoDaULA [2] $end
$var wire 1 8# ww_out_Saida_OperacaoDaULA [1] $end
$var wire 1 9# ww_out_Saida_OperacaoDaULA [0] $end
$var wire 1 :# ww_Data_to_writeRegister_outWaveform [15] $end
$var wire 1 ;# ww_Data_to_writeRegister_outWaveform [14] $end
$var wire 1 <# ww_Data_to_writeRegister_outWaveform [13] $end
$var wire 1 =# ww_Data_to_writeRegister_outWaveform [12] $end
$var wire 1 ># ww_Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ?# ww_Data_to_writeRegister_outWaveform [10] $end
$var wire 1 @# ww_Data_to_writeRegister_outWaveform [9] $end
$var wire 1 A# ww_Data_to_writeRegister_outWaveform [8] $end
$var wire 1 B# ww_Data_to_writeRegister_outWaveform [7] $end
$var wire 1 C# ww_Data_to_writeRegister_outWaveform [6] $end
$var wire 1 D# ww_Data_to_writeRegister_outWaveform [5] $end
$var wire 1 E# ww_Data_to_writeRegister_outWaveform [4] $end
$var wire 1 F# ww_Data_to_writeRegister_outWaveform [3] $end
$var wire 1 G# ww_Data_to_writeRegister_outWaveform [2] $end
$var wire 1 H# ww_Data_to_writeRegister_outWaveform [1] $end
$var wire 1 I# ww_Data_to_writeRegister_outWaveform [0] $end
$var wire 1 J# ww_Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 K# ww_Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 L# ww_Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 M# ww_Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 N# ww_Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 O# ww_Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 P# ww_Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 Q# ww_Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 R# ww_Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 S# ww_Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 T# ww_Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 U# ww_Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 V# ww_Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 W# ww_Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 X# ww_Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 Y# ww_Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 Z# ww_Saida_to_PC_outWaveform [15] $end
$var wire 1 [# ww_Saida_to_PC_outWaveform [14] $end
$var wire 1 \# ww_Saida_to_PC_outWaveform [13] $end
$var wire 1 ]# ww_Saida_to_PC_outWaveform [12] $end
$var wire 1 ^# ww_Saida_to_PC_outWaveform [11] $end
$var wire 1 _# ww_Saida_to_PC_outWaveform [10] $end
$var wire 1 `# ww_Saida_to_PC_outWaveform [9] $end
$var wire 1 a# ww_Saida_to_PC_outWaveform [8] $end
$var wire 1 b# ww_Saida_to_PC_outWaveform [7] $end
$var wire 1 c# ww_Saida_to_PC_outWaveform [6] $end
$var wire 1 d# ww_Saida_to_PC_outWaveform [5] $end
$var wire 1 e# ww_Saida_to_PC_outWaveform [4] $end
$var wire 1 f# ww_Saida_to_PC_outWaveform [3] $end
$var wire 1 g# ww_Saida_to_PC_outWaveform [2] $end
$var wire 1 h# ww_Saida_to_PC_outWaveform [1] $end
$var wire 1 i# ww_Saida_to_PC_outWaveform [0] $end
$var wire 1 j# ww_Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 k# ww_Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 l# ww_Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 m# ww_Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 n# ww_Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 o# ww_Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 p# ww_Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 q# ww_Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 r# ww_Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 s# ww_Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 t# ww_Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 u# ww_Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 v# ww_Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 w# ww_Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 x# ww_Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 y# ww_Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 z# ww_saida_cont_sincz1 $end
$var wire 1 {# ww_saida_cont_sincz2 $end
$var wire 1 |# ww_saida_cont_sincz3 $end
$var wire 1 }# ww_funcionou $end
$var wire 1 ~# ww_Flag_regdest_OUT $end
$var wire 1 !$ ww_Flag_origialu_OUT [3] $end
$var wire 1 "$ ww_Flag_origialu_OUT [2] $end
$var wire 1 #$ ww_Flag_origialu_OUT [1] $end
$var wire 1 $$ ww_Flag_origialu_OUT [0] $end
$var wire 1 %$ ww_Flag_memparareg_OUT $end
$var wire 1 &$ ww_Flag_escrevereg_OUT $end
$var wire 1 '$ ww_Flag_lemem_OUT $end
$var wire 1 ($ ww_Flag_escrevemem_OUT $end
$var wire 1 )$ ww_Flag_branch_OUT $end
$var wire 1 *$ ww_Flag_aluSRC_OUT $end
$var wire 1 +$ ww_Flag_jump_OUT $end
$var wire 1 ,$ \SomadorToPc_outWaveform[0]~output_o\ $end
$var wire 1 -$ \SomadorToPc_outWaveform[1]~output_o\ $end
$var wire 1 .$ \SomadorToPc_outWaveform[2]~output_o\ $end
$var wire 1 /$ \SomadorToPc_outWaveform[3]~output_o\ $end
$var wire 1 0$ \SomadorToPc_outWaveform[4]~output_o\ $end
$var wire 1 1$ \SomadorToPc_outWaveform[5]~output_o\ $end
$var wire 1 2$ \SomadorToPc_outWaveform[6]~output_o\ $end
$var wire 1 3$ \SomadorToPc_outWaveform[7]~output_o\ $end
$var wire 1 4$ \SomadorToPc_outWaveform[8]~output_o\ $end
$var wire 1 5$ \SomadorToPc_outWaveform[9]~output_o\ $end
$var wire 1 6$ \SomadorToPc_outWaveform[10]~output_o\ $end
$var wire 1 7$ \SomadorToPc_outWaveform[11]~output_o\ $end
$var wire 1 8$ \SomadorToPc_outWaveform[12]~output_o\ $end
$var wire 1 9$ \SomadorToPc_outWaveform[13]~output_o\ $end
$var wire 1 :$ \SomadorToPc_outWaveform[14]~output_o\ $end
$var wire 1 ;$ \SomadorToPc_outWaveform[15]~output_o\ $end
$var wire 1 <$ \SaidaPc_outWaveform[0]~output_o\ $end
$var wire 1 =$ \SaidaPc_outWaveform[1]~output_o\ $end
$var wire 1 >$ \SaidaPc_outWaveform[2]~output_o\ $end
$var wire 1 ?$ \SaidaPc_outWaveform[3]~output_o\ $end
$var wire 1 @$ \SaidaPc_outWaveform[4]~output_o\ $end
$var wire 1 A$ \SaidaPc_outWaveform[5]~output_o\ $end
$var wire 1 B$ \SaidaPc_outWaveform[6]~output_o\ $end
$var wire 1 C$ \SaidaPc_outWaveform[7]~output_o\ $end
$var wire 1 D$ \SaidaPc_outWaveform[8]~output_o\ $end
$var wire 1 E$ \SaidaPc_outWaveform[9]~output_o\ $end
$var wire 1 F$ \SaidaPc_outWaveform[10]~output_o\ $end
$var wire 1 G$ \SaidaPc_outWaveform[11]~output_o\ $end
$var wire 1 H$ \SaidaPc_outWaveform[12]~output_o\ $end
$var wire 1 I$ \SaidaPc_outWaveform[13]~output_o\ $end
$var wire 1 J$ \SaidaPc_outWaveform[14]~output_o\ $end
$var wire 1 K$ \SaidaPc_outWaveform[15]~output_o\ $end
$var wire 1 L$ \SaidaRegA_outWaveform[0]~output_o\ $end
$var wire 1 M$ \SaidaRegA_outWaveform[1]~output_o\ $end
$var wire 1 N$ \SaidaRegA_outWaveform[2]~output_o\ $end
$var wire 1 O$ \SaidaRegA_outWaveform[3]~output_o\ $end
$var wire 1 P$ \SaidaRegA_outWaveform[4]~output_o\ $end
$var wire 1 Q$ \SaidaRegA_outWaveform[5]~output_o\ $end
$var wire 1 R$ \SaidaRegA_outWaveform[6]~output_o\ $end
$var wire 1 S$ \SaidaRegA_outWaveform[7]~output_o\ $end
$var wire 1 T$ \SaidaRegA_outWaveform[8]~output_o\ $end
$var wire 1 U$ \SaidaRegA_outWaveform[9]~output_o\ $end
$var wire 1 V$ \SaidaRegA_outWaveform[10]~output_o\ $end
$var wire 1 W$ \SaidaRegA_outWaveform[11]~output_o\ $end
$var wire 1 X$ \SaidaRegA_outWaveform[12]~output_o\ $end
$var wire 1 Y$ \SaidaRegA_outWaveform[13]~output_o\ $end
$var wire 1 Z$ \SaidaRegA_outWaveform[14]~output_o\ $end
$var wire 1 [$ \SaidaRegA_outWaveform[15]~output_o\ $end
$var wire 1 \$ \SaidaRegB_outWaveform[0]~output_o\ $end
$var wire 1 ]$ \SaidaRegB_outWaveform[1]~output_o\ $end
$var wire 1 ^$ \SaidaRegB_outWaveform[2]~output_o\ $end
$var wire 1 _$ \SaidaRegB_outWaveform[3]~output_o\ $end
$var wire 1 `$ \SaidaRegB_outWaveform[4]~output_o\ $end
$var wire 1 a$ \SaidaRegB_outWaveform[5]~output_o\ $end
$var wire 1 b$ \SaidaRegB_outWaveform[6]~output_o\ $end
$var wire 1 c$ \SaidaRegB_outWaveform[7]~output_o\ $end
$var wire 1 d$ \SaidaRegB_outWaveform[8]~output_o\ $end
$var wire 1 e$ \SaidaRegB_outWaveform[9]~output_o\ $end
$var wire 1 f$ \SaidaRegB_outWaveform[10]~output_o\ $end
$var wire 1 g$ \SaidaRegB_outWaveform[11]~output_o\ $end
$var wire 1 h$ \SaidaRegB_outWaveform[12]~output_o\ $end
$var wire 1 i$ \SaidaRegB_outWaveform[13]~output_o\ $end
$var wire 1 j$ \SaidaRegB_outWaveform[14]~output_o\ $end
$var wire 1 k$ \SaidaRegB_outWaveform[15]~output_o\ $end
$var wire 1 l$ \multiplexador_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 m$ \multiplexador_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 n$ \multiplexador_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 o$ \Instruction_to_multiplexador_outWaveform[0]~output_o\ $end
$var wire 1 p$ \Instruction_to_multiplexador_outWaveform[1]~output_o\ $end
$var wire 1 q$ \Instruction_to_multiplexador_outWaveform[2]~output_o\ $end
$var wire 1 r$ \Instruction_to_Control_outWaveform[0]~output_o\ $end
$var wire 1 s$ \Instruction_to_Control_outWaveform[1]~output_o\ $end
$var wire 1 t$ \Instruction_to_Control_outWaveform[2]~output_o\ $end
$var wire 1 u$ \Instruction_to_Control_outWaveform[3]~output_o\ $end
$var wire 1 v$ \Instruction_to_register1_outWaveform[0]~output_o\ $end
$var wire 1 w$ \Instruction_to_register1_outWaveform[1]~output_o\ $end
$var wire 1 x$ \Instruction_to_register1_outWaveform[2]~output_o\ $end
$var wire 1 y$ \Instruction_to_register2_outWaveform[0]~output_o\ $end
$var wire 1 z$ \Instruction_to_register2_outWaveform[1]~output_o\ $end
$var wire 1 {$ \Instruction_to_register2_outWaveform[2]~output_o\ $end
$var wire 1 |$ \Instruction_to_controlULA_outWaveform[0]~output_o\ $end
$var wire 1 }$ \Instruction_to_controlULA_outWaveform[1]~output_o\ $end
$var wire 1 ~$ \Instruction_to_controlULA_outWaveform[2]~output_o\ $end
$var wire 1 !% \Instruction_to_extensorDeSinal_outWaveform[0]~output_o\ $end
$var wire 1 "% \Instruction_to_extensorDeSinal_outWaveform[1]~output_o\ $end
$var wire 1 #% \Instruction_to_extensorDeSinal_outWaveform[2]~output_o\ $end
$var wire 1 $% \Instruction_to_extensorDeSinal_outWaveform[3]~output_o\ $end
$var wire 1 %% \Instruction_to_extensorDeSinal_outWaveform[4]~output_o\ $end
$var wire 1 &% \Instruction_to_extensorDeSinal_outWaveform[5]~output_o\ $end
$var wire 1 '% \Instruction_to_Jump_outWaveform[0]~output_o\ $end
$var wire 1 (% \Instruction_to_Jump_outWaveform[1]~output_o\ $end
$var wire 1 )% \Instruction_to_Jump_outWaveform[2]~output_o\ $end
$var wire 1 *% \Instruction_to_Jump_outWaveform[3]~output_o\ $end
$var wire 1 +% \Instruction_to_Jump_outWaveform[4]~output_o\ $end
$var wire 1 ,% \Instruction_to_Jump_outWaveform[5]~output_o\ $end
$var wire 1 -% \Instruction_to_Jump_outWaveform[6]~output_o\ $end
$var wire 1 .% \Instruction_to_Jump_outWaveform[7]~output_o\ $end
$var wire 1 /% \Instruction_to_Jump_outWaveform[8]~output_o\ $end
$var wire 1 0% \Instruction_to_Jump_outWaveform[9]~output_o\ $end
$var wire 1 1% \Instruction_to_Jump_outWaveform[10]~output_o\ $end
$var wire 1 2% \Instruction_to_Jump_outWaveform[11]~output_o\ $end
$var wire 1 3% \out_Saida_OperacaoDaULA[0]~output_o\ $end
$var wire 1 4% \out_Saida_OperacaoDaULA[1]~output_o\ $end
$var wire 1 5% \out_Saida_OperacaoDaULA[2]~output_o\ $end
$var wire 1 6% \out_Saida_OperacaoDaULA[3]~output_o\ $end
$var wire 1 7% \out_Saida_OperacaoDaULA[4]~output_o\ $end
$var wire 1 8% \out_Saida_OperacaoDaULA[5]~output_o\ $end
$var wire 1 9% \out_Saida_OperacaoDaULA[6]~output_o\ $end
$var wire 1 :% \Data_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 ;% \Data_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 <% \Data_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 =% \Data_to_writeRegister_outWaveform[3]~output_o\ $end
$var wire 1 >% \Data_to_writeRegister_outWaveform[4]~output_o\ $end
$var wire 1 ?% \Data_to_writeRegister_outWaveform[5]~output_o\ $end
$var wire 1 @% \Data_to_writeRegister_outWaveform[6]~output_o\ $end
$var wire 1 A% \Data_to_writeRegister_outWaveform[7]~output_o\ $end
$var wire 1 B% \Data_to_writeRegister_outWaveform[8]~output_o\ $end
$var wire 1 C% \Data_to_writeRegister_outWaveform[9]~output_o\ $end
$var wire 1 D% \Data_to_writeRegister_outWaveform[10]~output_o\ $end
$var wire 1 E% \Data_to_writeRegister_outWaveform[11]~output_o\ $end
$var wire 1 F% \Data_to_writeRegister_outWaveform[12]~output_o\ $end
$var wire 1 G% \Data_to_writeRegister_outWaveform[13]~output_o\ $end
$var wire 1 H% \Data_to_writeRegister_outWaveform[14]~output_o\ $end
$var wire 1 I% \Data_to_writeRegister_outWaveform[15]~output_o\ $end
$var wire 1 J% \Saida_mult_to_mult_outWaveform[0]~output_o\ $end
$var wire 1 K% \Saida_mult_to_mult_outWaveform[1]~output_o\ $end
$var wire 1 L% \Saida_mult_to_mult_outWaveform[2]~output_o\ $end
$var wire 1 M% \Saida_mult_to_mult_outWaveform[3]~output_o\ $end
$var wire 1 N% \Saida_mult_to_mult_outWaveform[4]~output_o\ $end
$var wire 1 O% \Saida_mult_to_mult_outWaveform[5]~output_o\ $end
$var wire 1 P% \Saida_mult_to_mult_outWaveform[6]~output_o\ $end
$var wire 1 Q% \Saida_mult_to_mult_outWaveform[7]~output_o\ $end
$var wire 1 R% \Saida_mult_to_mult_outWaveform[8]~output_o\ $end
$var wire 1 S% \Saida_mult_to_mult_outWaveform[9]~output_o\ $end
$var wire 1 T% \Saida_mult_to_mult_outWaveform[10]~output_o\ $end
$var wire 1 U% \Saida_mult_to_mult_outWaveform[11]~output_o\ $end
$var wire 1 V% \Saida_mult_to_mult_outWaveform[12]~output_o\ $end
$var wire 1 W% \Saida_mult_to_mult_outWaveform[13]~output_o\ $end
$var wire 1 X% \Saida_mult_to_mult_outWaveform[14]~output_o\ $end
$var wire 1 Y% \Saida_mult_to_mult_outWaveform[15]~output_o\ $end
$var wire 1 Z% \Saida_to_PC_outWaveform[0]~output_o\ $end
$var wire 1 [% \Saida_to_PC_outWaveform[1]~output_o\ $end
$var wire 1 \% \Saida_to_PC_outWaveform[2]~output_o\ $end
$var wire 1 ]% \Saida_to_PC_outWaveform[3]~output_o\ $end
$var wire 1 ^% \Saida_to_PC_outWaveform[4]~output_o\ $end
$var wire 1 _% \Saida_to_PC_outWaveform[5]~output_o\ $end
$var wire 1 `% \Saida_to_PC_outWaveform[6]~output_o\ $end
$var wire 1 a% \Saida_to_PC_outWaveform[7]~output_o\ $end
$var wire 1 b% \Saida_to_PC_outWaveform[8]~output_o\ $end
$var wire 1 c% \Saida_to_PC_outWaveform[9]~output_o\ $end
$var wire 1 d% \Saida_to_PC_outWaveform[10]~output_o\ $end
$var wire 1 e% \Saida_to_PC_outWaveform[11]~output_o\ $end
$var wire 1 f% \Saida_to_PC_outWaveform[12]~output_o\ $end
$var wire 1 g% \Saida_to_PC_outWaveform[13]~output_o\ $end
$var wire 1 h% \Saida_to_PC_outWaveform[14]~output_o\ $end
$var wire 1 i% \Saida_to_PC_outWaveform[15]~output_o\ $end
$var wire 1 j% \Saida_adress_to_RAM_outWaveform[0]~output_o\ $end
$var wire 1 k% \Saida_adress_to_RAM_outWaveform[1]~output_o\ $end
$var wire 1 l% \Saida_adress_to_RAM_outWaveform[2]~output_o\ $end
$var wire 1 m% \Saida_adress_to_RAM_outWaveform[3]~output_o\ $end
$var wire 1 n% \Saida_adress_to_RAM_outWaveform[4]~output_o\ $end
$var wire 1 o% \Saida_adress_to_RAM_outWaveform[5]~output_o\ $end
$var wire 1 p% \Saida_adress_to_RAM_outWaveform[6]~output_o\ $end
$var wire 1 q% \Saida_adress_to_RAM_outWaveform[7]~output_o\ $end
$var wire 1 r% \Saida_adress_to_RAM_outWaveform[8]~output_o\ $end
$var wire 1 s% \Saida_adress_to_RAM_outWaveform[9]~output_o\ $end
$var wire 1 t% \Saida_adress_to_RAM_outWaveform[10]~output_o\ $end
$var wire 1 u% \Saida_adress_to_RAM_outWaveform[11]~output_o\ $end
$var wire 1 v% \Saida_adress_to_RAM_outWaveform[12]~output_o\ $end
$var wire 1 w% \Saida_adress_to_RAM_outWaveform[13]~output_o\ $end
$var wire 1 x% \Saida_adress_to_RAM_outWaveform[14]~output_o\ $end
$var wire 1 y% \Saida_adress_to_RAM_outWaveform[15]~output_o\ $end
$var wire 1 z% \saida_cont_sincz1~output_o\ $end
$var wire 1 {% \saida_cont_sincz2~output_o\ $end
$var wire 1 |% \saida_cont_sincz3~output_o\ $end
$var wire 1 }% \funcionou~output_o\ $end
$var wire 1 ~% \Flag_regdest_OUT~output_o\ $end
$var wire 1 !& \Flag_origialu_OUT[0]~output_o\ $end
$var wire 1 "& \Flag_origialu_OUT[1]~output_o\ $end
$var wire 1 #& \Flag_origialu_OUT[2]~output_o\ $end
$var wire 1 $& \Flag_origialu_OUT[3]~output_o\ $end
$var wire 1 %& \Flag_memparareg_OUT~output_o\ $end
$var wire 1 && \Flag_escrevereg_OUT~output_o\ $end
$var wire 1 '& \Flag_lemem_OUT~output_o\ $end
$var wire 1 (& \Flag_escrevemem_OUT~output_o\ $end
$var wire 1 )& \Flag_branch_OUT~output_o\ $end
$var wire 1 *& \Flag_aluSRC_OUT~output_o\ $end
$var wire 1 +& \Flag_jump_OUT~output_o\ $end
$var wire 1 ,& \Clock_Sistema~input_o\ $end
$var wire 1 -& \G2|Add0~1_sumout\ $end
$var wire 1 .& \G2|Add0~2\ $end
$var wire 1 /& \G2|Add0~5_sumout\ $end
$var wire 1 0& \G2|Add0~14\ $end
$var wire 1 1& \G2|Add0~17_sumout\ $end
$var wire 1 2& \G5|origalu[2]~1_combout\ $end
$var wire 1 3& \G5|regdest~0_combout\ $end
$var wire 1 4& \G11|S1~1_combout\ $end
$var wire 1 5& \G4|Mux0~4_combout\ $end
$var wire 1 6& \G4|Mux7~0_combout\ $end
$var wire 1 7& \G4|Mux1~0_combout\ $end
$var wire 1 8& \G4|tipoi[2]~1_combout\ $end
$var wire 1 9& \G4|Mux2~0_combout\ $end
$var wire 1 :& \G4|tipoi[0]~0_combout\ $end
$var wire 1 ;& \G10|Add0~2\ $end
$var wire 1 <& \G10|Add0~6\ $end
$var wire 1 =& \G10|Add0~10\ $end
$var wire 1 >& \G10|Add0~13_sumout\ $end
$var wire 1 ?& \G12|SAIDA~5_combout\ $end
$var wire 1 @& \G13|SAIDA~5_combout\ $end
$var wire 1 A& \G2|Add0~18\ $end
$var wire 1 B& \G2|Add0~21_sumout\ $end
$var wire 1 C& \G10|Add0~14\ $end
$var wire 1 D& \G10|Add0~17_sumout\ $end
$var wire 1 E& \G12|SAIDA~6_combout\ $end
$var wire 1 F& \G13|SAIDA~6_combout\ $end
$var wire 1 G& \G2|Add0~22\ $end
$var wire 1 H& \G2|Add0~25_sumout\ $end
$var wire 1 I& \G10|Add0~18\ $end
$var wire 1 J& \G10|Add0~21_sumout\ $end
$var wire 1 K& \G12|SAIDA~7_combout\ $end
$var wire 1 L& \G13|SAIDA~7_combout\ $end
$var wire 1 M& \G2|Add0~26\ $end
$var wire 1 N& \G2|Add0~29_sumout\ $end
$var wire 1 O& \G10|Add0~22\ $end
$var wire 1 P& \G10|Add0~25_sumout\ $end
$var wire 1 Q& \G12|SAIDA~8_combout\ $end
$var wire 1 R& \G13|SAIDA~8_combout\ $end
$var wire 1 S& \G2|Add0~30\ $end
$var wire 1 T& \G2|Add0~33_sumout\ $end
$var wire 1 U& \G10|Add0~26\ $end
$var wire 1 V& \G10|Add0~29_sumout\ $end
$var wire 1 W& \G12|SAIDA~9_combout\ $end
$var wire 1 X& \G13|SAIDA~9_combout\ $end
$var wire 1 Y& \G2|Add0~34\ $end
$var wire 1 Z& \G2|Add0~37_sumout\ $end
$var wire 1 [& \G10|Add0~30\ $end
$var wire 1 \& \G10|Add0~33_sumout\ $end
$var wire 1 ]& \G12|SAIDA~10_combout\ $end
$var wire 1 ^& \G13|SAIDA~10_combout\ $end
$var wire 1 _& \G2|Add0~38\ $end
$var wire 1 `& \G2|Add0~41_sumout\ $end
$var wire 1 a& \G10|Add0~34\ $end
$var wire 1 b& \G10|Add0~37_sumout\ $end
$var wire 1 c& \G12|SAIDA~11_combout\ $end
$var wire 1 d& \G13|SAIDA~11_combout\ $end
$var wire 1 e& \G2|Add0~42\ $end
$var wire 1 f& \G2|Add0~45_sumout\ $end
$var wire 1 g& \G10|Add0~38\ $end
$var wire 1 h& \G10|Add0~41_sumout\ $end
$var wire 1 i& \G12|SAIDA~12_combout\ $end
$var wire 1 j& \G13|SAIDA~12_combout\ $end
$var wire 1 k& \G2|Add0~46\ $end
$var wire 1 l& \G2|Add0~49_sumout\ $end
$var wire 1 m& \G10|Add0~42\ $end
$var wire 1 n& \G10|Add0~45_sumout\ $end
$var wire 1 o& \G12|SAIDA~13_combout\ $end
$var wire 1 p& \G13|SAIDA~13_combout\ $end
$var wire 1 q& \G2|Add0~50\ $end
$var wire 1 r& \G2|Add0~53_sumout\ $end
$var wire 1 s& \G10|Add0~46\ $end
$var wire 1 t& \G10|Add0~49_sumout\ $end
$var wire 1 u& \G12|SAIDA~14_combout\ $end
$var wire 1 v& \G13|SAIDA~14_combout\ $end
$var wire 1 w& \G2|Add0~54\ $end
$var wire 1 x& \G2|Add0~57_sumout\ $end
$var wire 1 y& \G10|Add0~50\ $end
$var wire 1 z& \G10|Add0~53_sumout\ $end
$var wire 1 {& \G12|SAIDA~15_combout\ $end
$var wire 1 |& \G13|SAIDA~15_combout\ $end
$var wire 1 }& \G4|Mux0~1_combout\ $end
$var wire 1 ~& \G4|Mux6~0_combout\ $end
$var wire 1 !' \G4|rs[0]~1_combout\ $end
$var wire 1 "' \G4|op[0]~0_combout\ $end
$var wire 1 #' \G5|origalu[1]~0_combout\ $end
$var wire 1 $' \G11|S1~0_combout\ $end
$var wire 1 %' \G10|Add0~1_sumout\ $end
$var wire 1 &' \G12|SAIDA~2_combout\ $end
$var wire 1 '' \G13|SAIDA~2_combout\ $end
$var wire 1 (' \G2|Add0~6\ $end
$var wire 1 )' \G2|Add0~9_sumout\ $end
$var wire 1 *' \G10|Add0~5_sumout\ $end
$var wire 1 +' \G12|SAIDA~3_combout\ $end
$var wire 1 ,' \G13|SAIDA~3_combout\ $end
$var wire 1 -' \G2|Add0~10\ $end
$var wire 1 .' \G2|Add0~13_sumout\ $end
$var wire 1 /' \G10|Add0~9_sumout\ $end
$var wire 1 0' \G12|SAIDA~4_combout\ $end
$var wire 1 1' \G13|SAIDA~4_combout\ $end
$var wire 1 2' \G4|Mux0~0_combout\ $end
$var wire 1 3' \G4|Mux7~1_combout\ $end
$var wire 1 4' \G16|Mux14~0_combout\ $end
$var wire 1 5' \G4|funct[0]~0_combout\ $end
$var wire 1 6' \G16|Mux14~1_combout\ $end
$var wire 1 7' \G5|Equal1~0_combout\ $end
$var wire 1 8' \G5|memparareg~combout\ $end
$var wire 1 9' \G5|escrevereg~combout\ $end
$var wire 1 :' \G4|Mux0~3_combout\ $end
$var wire 1 ;' \G4|tipoi[0]~2_combout\ $end
$var wire 1 <' \G5|regdest~combout\ $end
$var wire 1 =' \G7|Mux27~2_combout\ $end
$var wire 1 >' \G14|SAIDA~1_combout\ $end
$var wire 1 ?' \G4|Equal0~0_combout\ $end
$var wire 1 @' \G14|SAIDA~6_combout\ $end
$var wire 1 A' \G14|SAIDA~8_combout\ $end
$var wire 1 B' \G14|SAIDA~7_combout\ $end
$var wire 1 C' \G7|Decoder0~0_combout\ $end
$var wire 1 D' \G18|SAIDA~2_combout\ $end
$var wire 1 E' \G6|SAIDA[0]~0_combout\ $end
$var wire 1 F' \G4|rs[1]~0_combout\ $end
$var wire 1 G' \G6|SAIDA[1]~1_combout\ $end
$var wire 1 H' \G6|SAIDA[2]~2_combout\ $end
$var wire 1 I' \G6|SAIDA[2]~3_combout\ $end
$var wire 1 J' \G4|rt[0]~0_combout\ $end
$var wire 1 K' \G7|Mux29~0_combout\ $end
$var wire 1 L' \G7|Mux29~1_combout\ $end
$var wire 1 M' \G7|Mux31~0_combout\ $end
$var wire 1 N' \G7|Mux31~1_combout\ $end
$var wire 1 O' \G17|ram~80_combout\ $end
$var wire 1 P' \G7|Mux30~0_combout\ $end
$var wire 1 Q' \G7|Mux30~1_combout\ $end
$var wire 1 R' \G17|ram~81_combout\ $end
$var wire 1 S' \G17|ram~113_combout\ $end
$var wire 1 T' \G7|Mux12~0_combout\ $end
$var wire 1 U' \G14|SAIDA~4_combout\ $end
$var wire 1 V' \G14|SAIDA~5_combout\ $end
$var wire 1 W' \G14|SAIDA~3_combout\ $end
$var wire 1 X' \G14|SAIDA~0_combout\ $end
$var wire 1 Y' \G14|SAIDA~2_combout\ $end
$var wire 1 Z' \G16|Add0~2\ $end
$var wire 1 [' \G16|Add0~6\ $end
$var wire 1 \' \G16|Add0~10\ $end
$var wire 1 ]' \G16|Add0~13_sumout\ $end
$var wire 1 ^' \G16|Mux12~0_combout\ $end
$var wire 1 _' \G7|Mux11~0_combout\ $end
$var wire 1 `' \G16|Mux11~0_combout\ $end
$var wire 1 a' \G7|Mux13~0_combout\ $end
$var wire 1 b' \G16|Add1~66_cout\ $end
$var wire 1 c' \G16|Add1~2\ $end
$var wire 1 d' \G16|Add1~6\ $end
$var wire 1 e' \G16|Add1~9_sumout\ $end
$var wire 1 f' \G16|Add0~9_sumout\ $end
$var wire 1 g' \G16|Mux13~0_combout\ $end
$var wire 1 h' \G17|ram.we_a~0_combout\ $end
$var wire 1 i' \rtl~4_combout\ $end
$var wire 1 j' \G17|ram~97_combout\ $end
$var wire 1 k' \rtl~9_combout\ $end
$var wire 1 l' \G17|ram~17_combout\ $end
$var wire 1 m' \rtl~10_combout\ $end
$var wire 1 n' \G17|ram~49_combout\ $end
$var wire 1 o' \rtl~12_combout\ $end
$var wire 1 p' \G17|ram~33_combout\ $end
$var wire 1 q' \rtl~11_combout\ $end
$var wire 1 r' \G17|ram~1_combout\ $end
$var wire 1 s' \G17|ram~409_combout\ $end
$var wire 1 t' \rtl~3_combout\ $end
$var wire 1 u' \G17|ram~65_combout\ $end
$var wire 1 v' \G17|ram~281_combout\ $end
$var wire 1 w' \rtl~5_combout\ $end
$var wire 1 x' \G17|ram~209_combout\ $end
$var wire 1 y' \rtl~6_combout\ $end
$var wire 1 z' \G17|ram~241_combout\ $end
$var wire 1 {' \rtl~8_combout\ $end
$var wire 1 |' \G17|ram~225_combout\ $end
$var wire 1 }' \rtl~13_combout\ $end
$var wire 1 ~' \G17|ram~145_combout\ $end
$var wire 1 !( \rtl~14_combout\ $end
$var wire 1 "( \G17|ram~177_combout\ $end
$var wire 1 #( \rtl~16_combout\ $end
$var wire 1 $( \G17|ram~161_combout\ $end
$var wire 1 %( \rtl~15_combout\ $end
$var wire 1 &( \G17|ram~129_combout\ $end
$var wire 1 '( \G17|ram~413_combout\ $end
$var wire 1 (( \rtl~7_combout\ $end
$var wire 1 )( \G17|ram~193_combout\ $end
$var wire 1 *( \G17|ram~285_combout\ $end
$var wire 1 +( \G16|Mux12~1_combout\ $end
$var wire 1 ,( \G18|SAIDA~0_combout\ $end
$var wire 1 -( \G16|Add1~5_sumout\ $end
$var wire 1 .( \G16|Add0~5_sumout\ $end
$var wire 1 /( \G16|Mux14~3_combout\ $end
$var wire 1 0( \G16|Mux14~4_combout\ $end
$var wire 1 1( \G16|Add1~1_sumout\ $end
$var wire 1 2( \G16|Add0~1_sumout\ $end
$var wire 1 3( \G4|rd[0]~1_combout\ $end
$var wire 1 4( \G7|Mux15~1_combout\ $end
$var wire 1 5( \G16|Mux15~1_combout\ $end
$var wire 1 6( \G16|Mux15~2_combout\ $end
$var wire 1 7( \G16|Mux13~1_combout\ $end
$var wire 1 8( \G17|ram~280_combout\ $end
$var wire 1 9( \rtl~0_combout\ $end
$var wire 1 :( \G17|ram~257_combout\ $end
$var wire 1 ;( \G18|SAIDA~6_combout\ $end
$var wire 1 <( \G18|SAIDA~7_combout\ $end
$var wire 1 =( \G7|Reg[0][0]~0_combout\ $end
$var wire 1 >( \G7|Reg[0][1]~combout\ $end
$var wire 1 ?( \G7|Mux14~0_combout\ $end
$var wire 1 @( \G16|Mux14~2_combout\ $end
$var wire 1 A( \rtl~2_combout\ $end
$var wire 1 B( \G17|ram~112_combout\ $end
$var wire 1 C( \G17|ram~96_combout\ $end
$var wire 1 D( \G17|ram~16_combout\ $end
$var wire 1 E( \G17|ram~48_combout\ $end
$var wire 1 F( \G17|ram~32_combout\ $end
$var wire 1 G( \G17|ram~0_combout\ $end
$var wire 1 H( \G17|ram~401_combout\ $end
$var wire 1 I( \G17|ram~64_combout\ $end
$var wire 1 J( \G17|ram~272_combout\ $end
$var wire 1 K( \G17|ram~208_combout\ $end
$var wire 1 L( \G17|ram~240_combout\ $end
$var wire 1 M( \G17|ram~224_combout\ $end
$var wire 1 N( \G17|ram~144_combout\ $end
$var wire 1 O( \G17|ram~176_combout\ $end
$var wire 1 P( \G17|ram~160_combout\ $end
$var wire 1 Q( \G17|ram~128_combout\ $end
$var wire 1 R( \G17|ram~405_combout\ $end
$var wire 1 S( \G17|ram~192_combout\ $end
$var wire 1 T( \G17|ram~276_combout\ $end
$var wire 1 U( \G18|SAIDA~3_combout\ $end
$var wire 1 V( \G17|ram~256_combout\ $end
$var wire 1 W( \G18|SAIDA~4_combout\ $end
$var wire 1 X( \G18|SAIDA~5_combout\ $end
$var wire 1 Y( \G7|Reg[0][0]~combout\ $end
$var wire 1 Z( \G7|Mux15~0_combout\ $end
$var wire 1 [( \G16|Mux15~0_combout\ $end
$var wire 1 \( \rtl~1_combout\ $end
$var wire 1 ]( \G17|ram~82_combout\ $end
$var wire 1 ^( \G17|ram~114_combout\ $end
$var wire 1 _( \G17|ram~98_combout\ $end
$var wire 1 `( \G17|ram~18_combout\ $end
$var wire 1 a( \G17|ram~50_combout\ $end
$var wire 1 b( \G17|ram~34_combout\ $end
$var wire 1 c( \G17|ram~2_combout\ $end
$var wire 1 d( \G17|ram~417_combout\ $end
$var wire 1 e( \G17|ram~66_combout\ $end
$var wire 1 f( \G17|ram~289_combout\ $end
$var wire 1 g( \G17|ram~210_combout\ $end
$var wire 1 h( \G17|ram~242_combout\ $end
$var wire 1 i( \G17|ram~226_combout\ $end
$var wire 1 j( \G17|ram~146_combout\ $end
$var wire 1 k( \G17|ram~178_combout\ $end
$var wire 1 l( \G17|ram~162_combout\ $end
$var wire 1 m( \G17|ram~130_combout\ $end
$var wire 1 n( \G17|ram~421_combout\ $end
$var wire 1 o( \G17|ram~194_combout\ $end
$var wire 1 p( \G17|ram~293_combout\ $end
$var wire 1 q( \G18|SAIDA~8_combout\ $end
$var wire 1 r( \G17|ram~258_combout\ $end
$var wire 1 s( \G18|SAIDA~9_combout\ $end
$var wire 1 t( \G18|SAIDA~10_combout\ $end
$var wire 1 u( \G7|Reg[0][2]~combout\ $end
$var wire 1 v( \G16|Add1~10\ $end
$var wire 1 w( \G16|Add1~13_sumout\ $end
$var wire 1 x( \G16|Mux12~2_combout\ $end
$var wire 1 y( \G7|Mux28~0_combout\ $end
$var wire 1 z( \G7|Mux28~1_combout\ $end
$var wire 1 {( \G17|ram~211_combout\ $end
$var wire 1 |( \G17|ram~243_combout\ $end
$var wire 1 }( \G17|ram~227_combout\ $end
$var wire 1 ~( \G17|ram~147_combout\ $end
$var wire 1 !) \G17|ram~179_combout\ $end
$var wire 1 ") \G17|ram~163_combout\ $end
$var wire 1 #) \G17|ram~131_combout\ $end
$var wire 1 $) \G17|ram~425_combout\ $end
$var wire 1 %) \G17|ram~195_combout\ $end
$var wire 1 &) \G17|ram~297_combout\ $end
$var wire 1 ') \G17|ram~83_combout\ $end
$var wire 1 () \G17|ram~115_combout\ $end
$var wire 1 )) \G17|ram~99_combout\ $end
$var wire 1 *) \G17|ram~19_combout\ $end
$var wire 1 +) \G17|ram~51_combout\ $end
$var wire 1 ,) \G17|ram~35_combout\ $end
$var wire 1 -) \G17|ram~3_combout\ $end
$var wire 1 .) \G17|ram~429_combout\ $end
$var wire 1 /) \G17|ram~67_combout\ $end
$var wire 1 0) \G17|ram~301_combout\ $end
$var wire 1 1) \G16|Mux13~2_combout\ $end
$var wire 1 2) \G17|ram~259_combout\ $end
$var wire 1 3) \G18|SAIDA~11_combout\ $end
$var wire 1 4) \G18|SAIDA~12_combout\ $end
$var wire 1 5) \G7|Reg[0][3]~combout\ $end
$var wire 1 6) \G16|Add0~14\ $end
$var wire 1 7) \G16|Add0~17_sumout\ $end
$var wire 1 8) \G16|Mux11~1_combout\ $end
$var wire 1 9) \G16|Mux11~2_combout\ $end
$var wire 1 :) \G7|Mux27~0_combout\ $end
$var wire 1 ;) \G7|Mux27~1_combout\ $end
$var wire 1 <) \G17|ram~84_combout\ $end
$var wire 1 =) \G17|ram~116_combout\ $end
$var wire 1 >) \G17|ram~100_combout\ $end
$var wire 1 ?) \G17|ram~20_combout\ $end
$var wire 1 @) \G17|ram~52_combout\ $end
$var wire 1 A) \G17|ram~36_combout\ $end
$var wire 1 B) \G17|ram~4_combout\ $end
$var wire 1 C) \G17|ram~433_combout\ $end
$var wire 1 D) \G17|ram~68_combout\ $end
$var wire 1 E) \G17|ram~305_combout\ $end
$var wire 1 F) \G17|ram~212_combout\ $end
$var wire 1 G) \G17|ram~244_combout\ $end
$var wire 1 H) \G17|ram~228_combout\ $end
$var wire 1 I) \G17|ram~148_combout\ $end
$var wire 1 J) \G17|ram~180_combout\ $end
$var wire 1 K) \G17|ram~164_combout\ $end
$var wire 1 L) \G17|ram~132_combout\ $end
$var wire 1 M) \G17|ram~437_combout\ $end
$var wire 1 N) \G17|ram~196_combout\ $end
$var wire 1 O) \G17|ram~309_combout\ $end
$var wire 1 P) \G17|ram~260_combout\ $end
$var wire 1 Q) \G18|SAIDA~13_combout\ $end
$var wire 1 R) \G18|SAIDA~14_combout\ $end
$var wire 1 S) \G7|Reg[0][4]~combout\ $end
$var wire 1 T) \G16|Add1~14\ $end
$var wire 1 U) \G16|Add1~17_sumout\ $end
$var wire 1 V) \G18|SAIDA~1_combout\ $end
$var wire 1 W) \G7|Mux25~0_combout\ $end
$var wire 1 X) \G7|Mux25~1_combout\ $end
$var wire 1 Y) \G17|ram~86_combout\ $end
$var wire 1 Z) \G17|ram~118_combout\ $end
$var wire 1 [) \G17|ram~102_combout\ $end
$var wire 1 \) \G17|ram~22_combout\ $end
$var wire 1 ]) \G17|ram~54_combout\ $end
$var wire 1 ^) \G17|ram~38_combout\ $end
$var wire 1 _) \G17|ram~6_combout\ $end
$var wire 1 `) \G17|ram~449_combout\ $end
$var wire 1 a) \G17|ram~70_combout\ $end
$var wire 1 b) \G17|ram~321_combout\ $end
$var wire 1 c) \G17|ram~214_combout\ $end
$var wire 1 d) \G17|ram~246_combout\ $end
$var wire 1 e) \G17|ram~230_combout\ $end
$var wire 1 f) \G17|ram~150_combout\ $end
$var wire 1 g) \G17|ram~182_combout\ $end
$var wire 1 h) \G17|ram~166_combout\ $end
$var wire 1 i) \G17|ram~134_combout\ $end
$var wire 1 j) \G17|ram~453_combout\ $end
$var wire 1 k) \G17|ram~198_combout\ $end
$var wire 1 l) \G17|ram~325_combout\ $end
$var wire 1 m) \G17|ram~262_combout\ $end
$var wire 1 n) \G14|SAIDA~10_combout\ $end
$var wire 1 o) \G7|Mux26~0_combout\ $end
$var wire 1 p) \G7|Mux26~1_combout\ $end
$var wire 1 q) \G17|ram~85_combout\ $end
$var wire 1 r) \G17|ram~117_combout\ $end
$var wire 1 s) \G17|ram~101_combout\ $end
$var wire 1 t) \G17|ram~21_combout\ $end
$var wire 1 u) \G17|ram~53_combout\ $end
$var wire 1 v) \G17|ram~37_combout\ $end
$var wire 1 w) \G17|ram~5_combout\ $end
$var wire 1 x) \G17|ram~441_combout\ $end
$var wire 1 y) \G17|ram~69_combout\ $end
$var wire 1 z) \G17|ram~313_combout\ $end
$var wire 1 {) \G17|ram~213_combout\ $end
$var wire 1 |) \G17|ram~245_combout\ $end
$var wire 1 }) \G17|ram~229_combout\ $end
$var wire 1 ~) \G17|ram~149_combout\ $end
$var wire 1 !* \G17|ram~181_combout\ $end
$var wire 1 "* \G17|ram~165_combout\ $end
$var wire 1 #* \G17|ram~133_combout\ $end
$var wire 1 $* \G17|ram~445_combout\ $end
$var wire 1 %* \G17|ram~197_combout\ $end
$var wire 1 &* \G17|ram~317_combout\ $end
$var wire 1 '* \G17|ram~261_combout\ $end
$var wire 1 (* \G14|SAIDA~9_combout\ $end
$var wire 1 )* \G16|Add0~18\ $end
$var wire 1 ** \G16|Add0~21_sumout\ $end
$var wire 1 +* \G18|SAIDA~15_combout\ $end
$var wire 1 ,* \G18|SAIDA~16_combout\ $end
$var wire 1 -* \G18|SAIDA~17_combout\ $end
$var wire 1 .* \G18|SAIDA~18_combout\ $end
$var wire 1 /* \G7|Reg[0][5]~combout\ $end
$var wire 1 0* \G16|Add0~22\ $end
$var wire 1 1* \G16|Add0~25_sumout\ $end
$var wire 1 2* \G18|SAIDA~19_combout\ $end
$var wire 1 3* \G18|SAIDA~20_combout\ $end
$var wire 1 4* \G18|SAIDA~21_combout\ $end
$var wire 1 5* \G18|SAIDA~22_combout\ $end
$var wire 1 6* \G7|Reg[0][6]~combout\ $end
$var wire 1 7* \G16|Add1~18\ $end
$var wire 1 8* \G16|Add1~22\ $end
$var wire 1 9* \G16|Add1~25_sumout\ $end
$var wire 1 :* \G7|Mux24~0_combout\ $end
$var wire 1 ;* \G7|Mux24~1_combout\ $end
$var wire 1 <* \G17|ram~87_combout\ $end
$var wire 1 =* \G17|ram~119_combout\ $end
$var wire 1 >* \G17|ram~103_combout\ $end
$var wire 1 ?* \G17|ram~23_combout\ $end
$var wire 1 @* \G17|ram~55_combout\ $end
$var wire 1 A* \G17|ram~39_combout\ $end
$var wire 1 B* \G17|ram~7_combout\ $end
$var wire 1 C* \G17|ram~457_combout\ $end
$var wire 1 D* \G17|ram~71_combout\ $end
$var wire 1 E* \G17|ram~329_combout\ $end
$var wire 1 F* \G17|ram~215_combout\ $end
$var wire 1 G* \G17|ram~247_combout\ $end
$var wire 1 H* \G17|ram~231_combout\ $end
$var wire 1 I* \G17|ram~151_combout\ $end
$var wire 1 J* \G17|ram~183_combout\ $end
$var wire 1 K* \G17|ram~167_combout\ $end
$var wire 1 L* \G17|ram~135_combout\ $end
$var wire 1 M* \G17|ram~461_combout\ $end
$var wire 1 N* \G17|ram~199_combout\ $end
$var wire 1 O* \G17|ram~333_combout\ $end
$var wire 1 P* \G17|ram~263_combout\ $end
$var wire 1 Q* \G14|SAIDA~11_combout\ $end
$var wire 1 R* \G16|Add0~26\ $end
$var wire 1 S* \G16|Add0~29_sumout\ $end
$var wire 1 T* \G18|SAIDA~23_combout\ $end
$var wire 1 U* \G18|SAIDA~24_combout\ $end
$var wire 1 V* \G18|SAIDA~25_combout\ $end
$var wire 1 W* \G18|SAIDA~26_combout\ $end
$var wire 1 X* \G7|Reg[0][7]~combout\ $end
$var wire 1 Y* \G16|Add1~26\ $end
$var wire 1 Z* \G16|Add1~29_sumout\ $end
$var wire 1 [* \G7|Mux23~0_combout\ $end
$var wire 1 \* \G7|Mux23~1_combout\ $end
$var wire 1 ]* \G17|ram~88_combout\ $end
$var wire 1 ^* \G17|ram~120_combout\ $end
$var wire 1 _* \G17|ram~104_combout\ $end
$var wire 1 `* \G17|ram~24_combout\ $end
$var wire 1 a* \G17|ram~56_combout\ $end
$var wire 1 b* \G17|ram~40_combout\ $end
$var wire 1 c* \G17|ram~8_combout\ $end
$var wire 1 d* \G17|ram~465_combout\ $end
$var wire 1 e* \G17|ram~72_combout\ $end
$var wire 1 f* \G17|ram~337_combout\ $end
$var wire 1 g* \G17|ram~216_combout\ $end
$var wire 1 h* \G17|ram~248_combout\ $end
$var wire 1 i* \G17|ram~232_combout\ $end
$var wire 1 j* \G17|ram~152_combout\ $end
$var wire 1 k* \G17|ram~184_combout\ $end
$var wire 1 l* \G17|ram~168_combout\ $end
$var wire 1 m* \G17|ram~136_combout\ $end
$var wire 1 n* \G17|ram~469_combout\ $end
$var wire 1 o* \G17|ram~200_combout\ $end
$var wire 1 p* \G17|ram~341_combout\ $end
$var wire 1 q* \G17|ram~264_combout\ $end
$var wire 1 r* \G14|SAIDA~12_combout\ $end
$var wire 1 s* \G16|Add0~30\ $end
$var wire 1 t* \G16|Add0~33_sumout\ $end
$var wire 1 u* \G18|SAIDA~27_combout\ $end
$var wire 1 v* \G18|SAIDA~28_combout\ $end
$var wire 1 w* \G18|SAIDA~29_combout\ $end
$var wire 1 x* \G18|SAIDA~30_combout\ $end
$var wire 1 y* \G7|Reg[0][8]~combout\ $end
$var wire 1 z* \G16|Add1~30\ $end
$var wire 1 {* \G16|Add1~33_sumout\ $end
$var wire 1 |* \G7|Mux22~0_combout\ $end
$var wire 1 }* \G7|Mux22~1_combout\ $end
$var wire 1 ~* \G17|ram~89_combout\ $end
$var wire 1 !+ \G17|ram~121_combout\ $end
$var wire 1 "+ \G17|ram~105_combout\ $end
$var wire 1 #+ \G17|ram~25_combout\ $end
$var wire 1 $+ \G17|ram~57_combout\ $end
$var wire 1 %+ \G17|ram~41_combout\ $end
$var wire 1 &+ \G17|ram~9_combout\ $end
$var wire 1 '+ \G17|ram~473_combout\ $end
$var wire 1 (+ \G17|ram~73_combout\ $end
$var wire 1 )+ \G17|ram~345_combout\ $end
$var wire 1 *+ \G17|ram~217_combout\ $end
$var wire 1 ++ \G17|ram~249_combout\ $end
$var wire 1 ,+ \G17|ram~233_combout\ $end
$var wire 1 -+ \G17|ram~153_combout\ $end
$var wire 1 .+ \G17|ram~185_combout\ $end
$var wire 1 /+ \G17|ram~169_combout\ $end
$var wire 1 0+ \G17|ram~137_combout\ $end
$var wire 1 1+ \G17|ram~477_combout\ $end
$var wire 1 2+ \G17|ram~201_combout\ $end
$var wire 1 3+ \G17|ram~349_combout\ $end
$var wire 1 4+ \G17|ram~265_combout\ $end
$var wire 1 5+ \G14|SAIDA~13_combout\ $end
$var wire 1 6+ \G16|Add0~34\ $end
$var wire 1 7+ \G16|Add0~37_sumout\ $end
$var wire 1 8+ \G18|SAIDA~31_combout\ $end
$var wire 1 9+ \G18|SAIDA~32_combout\ $end
$var wire 1 :+ \G18|SAIDA~33_combout\ $end
$var wire 1 ;+ \G18|SAIDA~34_combout\ $end
$var wire 1 <+ \G7|Reg[0][9]~combout\ $end
$var wire 1 =+ \G16|Add1~34\ $end
$var wire 1 >+ \G16|Add1~37_sumout\ $end
$var wire 1 ?+ \G7|Mux21~0_combout\ $end
$var wire 1 @+ \G7|Mux21~1_combout\ $end
$var wire 1 A+ \G17|ram~90_combout\ $end
$var wire 1 B+ \G17|ram~122_combout\ $end
$var wire 1 C+ \G17|ram~106_combout\ $end
$var wire 1 D+ \G17|ram~26_combout\ $end
$var wire 1 E+ \G17|ram~58_combout\ $end
$var wire 1 F+ \G17|ram~42_combout\ $end
$var wire 1 G+ \G17|ram~10_combout\ $end
$var wire 1 H+ \G17|ram~481_combout\ $end
$var wire 1 I+ \G17|ram~74_combout\ $end
$var wire 1 J+ \G17|ram~353_combout\ $end
$var wire 1 K+ \G17|ram~218_combout\ $end
$var wire 1 L+ \G17|ram~250_combout\ $end
$var wire 1 M+ \G17|ram~234_combout\ $end
$var wire 1 N+ \G17|ram~154_combout\ $end
$var wire 1 O+ \G17|ram~186_combout\ $end
$var wire 1 P+ \G17|ram~170_combout\ $end
$var wire 1 Q+ \G17|ram~138_combout\ $end
$var wire 1 R+ \G17|ram~485_combout\ $end
$var wire 1 S+ \G17|ram~202_combout\ $end
$var wire 1 T+ \G17|ram~357_combout\ $end
$var wire 1 U+ \G17|ram~266_combout\ $end
$var wire 1 V+ \G14|SAIDA~14_combout\ $end
$var wire 1 W+ \G16|Add0~38\ $end
$var wire 1 X+ \G16|Add0~41_sumout\ $end
$var wire 1 Y+ \G18|SAIDA~35_combout\ $end
$var wire 1 Z+ \G18|SAIDA~36_combout\ $end
$var wire 1 [+ \G18|SAIDA~37_combout\ $end
$var wire 1 \+ \G18|SAIDA~38_combout\ $end
$var wire 1 ]+ \G7|Reg[0][10]~combout\ $end
$var wire 1 ^+ \G16|Add1~38\ $end
$var wire 1 _+ \G16|Add1~41_sumout\ $end
$var wire 1 `+ \G7|Mux16~0_combout\ $end
$var wire 1 a+ \G7|Mux16~1_combout\ $end
$var wire 1 b+ \G17|ram~95_combout\ $end
$var wire 1 c+ \G17|ram~127_combout\ $end
$var wire 1 d+ \G17|ram~111_combout\ $end
$var wire 1 e+ \G17|ram~31_combout\ $end
$var wire 1 f+ \G17|ram~63_combout\ $end
$var wire 1 g+ \G17|ram~47_combout\ $end
$var wire 1 h+ \G17|ram~15_combout\ $end
$var wire 1 i+ \G17|ram~521_combout\ $end
$var wire 1 j+ \G17|ram~79_combout\ $end
$var wire 1 k+ \G17|ram~393_combout\ $end
$var wire 1 l+ \G17|ram~223_combout\ $end
$var wire 1 m+ \G17|ram~255_combout\ $end
$var wire 1 n+ \G17|ram~239_combout\ $end
$var wire 1 o+ \G17|ram~159_combout\ $end
$var wire 1 p+ \G17|ram~191_combout\ $end
$var wire 1 q+ \G17|ram~175_combout\ $end
$var wire 1 r+ \G17|ram~143_combout\ $end
$var wire 1 s+ \G17|ram~525_combout\ $end
$var wire 1 t+ \G17|ram~207_combout\ $end
$var wire 1 u+ \G17|ram~397_combout\ $end
$var wire 1 v+ \G17|ram~271_combout\ $end
$var wire 1 w+ \G18|SAIDA~55_combout\ $end
$var wire 1 x+ \G14|SAIDA~19_combout\ $end
$var wire 1 y+ \G7|Mux17~0_combout\ $end
$var wire 1 z+ \G7|Mux17~1_combout\ $end
$var wire 1 {+ \G17|ram~94_combout\ $end
$var wire 1 |+ \G17|ram~126_combout\ $end
$var wire 1 }+ \G17|ram~110_combout\ $end
$var wire 1 ~+ \G17|ram~30_combout\ $end
$var wire 1 !, \G17|ram~62_combout\ $end
$var wire 1 ", \G17|ram~46_combout\ $end
$var wire 1 #, \G17|ram~14_combout\ $end
$var wire 1 $, \G17|ram~513_combout\ $end
$var wire 1 %, \G17|ram~78_combout\ $end
$var wire 1 &, \G17|ram~385_combout\ $end
$var wire 1 ', \G17|ram~222_combout\ $end
$var wire 1 (, \G17|ram~254_combout\ $end
$var wire 1 ), \G17|ram~238_combout\ $end
$var wire 1 *, \G17|ram~158_combout\ $end
$var wire 1 +, \G17|ram~190_combout\ $end
$var wire 1 ,, \G17|ram~174_combout\ $end
$var wire 1 -, \G17|ram~142_combout\ $end
$var wire 1 ., \G17|ram~517_combout\ $end
$var wire 1 /, \G17|ram~206_combout\ $end
$var wire 1 0, \G17|ram~389_combout\ $end
$var wire 1 1, \G17|ram~270_combout\ $end
$var wire 1 2, \G18|SAIDA~51_combout\ $end
$var wire 1 3, \G14|SAIDA~18_combout\ $end
$var wire 1 4, \G7|Mux18~0_combout\ $end
$var wire 1 5, \G7|Mux18~1_combout\ $end
$var wire 1 6, \G17|ram~93_combout\ $end
$var wire 1 7, \G17|ram~125_combout\ $end
$var wire 1 8, \G17|ram~109_combout\ $end
$var wire 1 9, \G17|ram~29_combout\ $end
$var wire 1 :, \G17|ram~61_combout\ $end
$var wire 1 ;, \G17|ram~45_combout\ $end
$var wire 1 <, \G17|ram~13_combout\ $end
$var wire 1 =, \G17|ram~505_combout\ $end
$var wire 1 >, \G17|ram~77_combout\ $end
$var wire 1 ?, \G17|ram~377_combout\ $end
$var wire 1 @, \G17|ram~221_combout\ $end
$var wire 1 A, \G17|ram~253_combout\ $end
$var wire 1 B, \G17|ram~237_combout\ $end
$var wire 1 C, \G17|ram~157_combout\ $end
$var wire 1 D, \G17|ram~189_combout\ $end
$var wire 1 E, \G17|ram~173_combout\ $end
$var wire 1 F, \G17|ram~141_combout\ $end
$var wire 1 G, \G17|ram~509_combout\ $end
$var wire 1 H, \G17|ram~205_combout\ $end
$var wire 1 I, \G17|ram~381_combout\ $end
$var wire 1 J, \G17|ram~269_combout\ $end
$var wire 1 K, \G18|SAIDA~47_combout\ $end
$var wire 1 L, \G14|SAIDA~17_combout\ $end
$var wire 1 M, \G7|Mux19~0_combout\ $end
$var wire 1 N, \G7|Mux19~1_combout\ $end
$var wire 1 O, \G17|ram~92_combout\ $end
$var wire 1 P, \G17|ram~124_combout\ $end
$var wire 1 Q, \G17|ram~108_combout\ $end
$var wire 1 R, \G17|ram~28_combout\ $end
$var wire 1 S, \G17|ram~60_combout\ $end
$var wire 1 T, \G17|ram~44_combout\ $end
$var wire 1 U, \G17|ram~12_combout\ $end
$var wire 1 V, \G17|ram~497_combout\ $end
$var wire 1 W, \G17|ram~76_combout\ $end
$var wire 1 X, \G17|ram~369_combout\ $end
$var wire 1 Y, \G17|ram~220_combout\ $end
$var wire 1 Z, \G17|ram~252_combout\ $end
$var wire 1 [, \G17|ram~236_combout\ $end
$var wire 1 \, \G17|ram~156_combout\ $end
$var wire 1 ], \G17|ram~188_combout\ $end
$var wire 1 ^, \G17|ram~172_combout\ $end
$var wire 1 _, \G17|ram~140_combout\ $end
$var wire 1 `, \G17|ram~501_combout\ $end
$var wire 1 a, \G17|ram~204_combout\ $end
$var wire 1 b, \G17|ram~373_combout\ $end
$var wire 1 c, \G17|ram~268_combout\ $end
$var wire 1 d, \G14|SAIDA~16_combout\ $end
$var wire 1 e, \G7|Mux20~0_combout\ $end
$var wire 1 f, \G7|Mux20~1_combout\ $end
$var wire 1 g, \G17|ram~91_combout\ $end
$var wire 1 h, \G17|ram~123_combout\ $end
$var wire 1 i, \G17|ram~107_combout\ $end
$var wire 1 j, \G17|ram~27_combout\ $end
$var wire 1 k, \G17|ram~59_combout\ $end
$var wire 1 l, \G17|ram~43_combout\ $end
$var wire 1 m, \G17|ram~11_combout\ $end
$var wire 1 n, \G17|ram~489_combout\ $end
$var wire 1 o, \G17|ram~75_combout\ $end
$var wire 1 p, \G17|ram~361_combout\ $end
$var wire 1 q, \G17|ram~219_combout\ $end
$var wire 1 r, \G17|ram~251_combout\ $end
$var wire 1 s, \G17|ram~235_combout\ $end
$var wire 1 t, \G17|ram~155_combout\ $end
$var wire 1 u, \G17|ram~187_combout\ $end
$var wire 1 v, \G17|ram~171_combout\ $end
$var wire 1 w, \G17|ram~139_combout\ $end
$var wire 1 x, \G17|ram~493_combout\ $end
$var wire 1 y, \G17|ram~203_combout\ $end
$var wire 1 z, \G17|ram~365_combout\ $end
$var wire 1 {, \G17|ram~267_combout\ $end
$var wire 1 |, \G14|SAIDA~15_combout\ $end
$var wire 1 }, \G16|Add1~42\ $end
$var wire 1 ~, \G16|Add1~45_sumout\ $end
$var wire 1 !- \G16|Add0~42\ $end
$var wire 1 "- \G16|Add0~45_sumout\ $end
$var wire 1 #- \G18|SAIDA~39_combout\ $end
$var wire 1 $- \G18|SAIDA~40_combout\ $end
$var wire 1 %- \G18|SAIDA~41_combout\ $end
$var wire 1 &- \G18|SAIDA~42_combout\ $end
$var wire 1 '- \G7|Reg[0][11]~combout\ $end
$var wire 1 (- \G16|Add1~46\ $end
$var wire 1 )- \G16|Add1~49_sumout\ $end
$var wire 1 *- \G16|Add0~46\ $end
$var wire 1 +- \G16|Add0~49_sumout\ $end
$var wire 1 ,- \G18|SAIDA~43_combout\ $end
$var wire 1 -- \G18|SAIDA~44_combout\ $end
$var wire 1 .- \G18|SAIDA~45_combout\ $end
$var wire 1 /- \G18|SAIDA~46_combout\ $end
$var wire 1 0- \G7|Reg[0][12]~combout\ $end
$var wire 1 1- \G16|Add1~50\ $end
$var wire 1 2- \G16|Add1~53_sumout\ $end
$var wire 1 3- \G16|Add0~50\ $end
$var wire 1 4- \G16|Add0~53_sumout\ $end
$var wire 1 5- \G18|SAIDA~48_combout\ $end
$var wire 1 6- \G18|SAIDA~49_combout\ $end
$var wire 1 7- \G18|SAIDA~50_combout\ $end
$var wire 1 8- \G7|Reg[0][13]~combout\ $end
$var wire 1 9- \G16|Add1~54\ $end
$var wire 1 :- \G16|Add1~57_sumout\ $end
$var wire 1 ;- \G16|Add0~54\ $end
$var wire 1 <- \G16|Add0~57_sumout\ $end
$var wire 1 =- \G18|SAIDA~52_combout\ $end
$var wire 1 >- \G18|SAIDA~53_combout\ $end
$var wire 1 ?- \G18|SAIDA~54_combout\ $end
$var wire 1 @- \G7|Reg[0][14]~combout\ $end
$var wire 1 A- \G16|Add0~58\ $end
$var wire 1 B- \G16|Add0~61_sumout\ $end
$var wire 1 C- \G18|SAIDA~56_combout\ $end
$var wire 1 D- \G18|SAIDA~57_combout\ $end
$var wire 1 E- \G18|SAIDA~58_combout\ $end
$var wire 1 F- \G7|Reg[0][15]~combout\ $end
$var wire 1 G- \G16|Add1~58\ $end
$var wire 1 H- \G16|Add1~61_sumout\ $end
$var wire 1 I- \G16|Equal1~2_combout\ $end
$var wire 1 J- \G12|SAIDA~1_combout\ $end
$var wire 1 K- \G13|SAIDA~1_combout\ $end
$var wire 1 L- \G4|Mux0~2_combout\ $end
$var wire 1 M- \G4|rd[0]~0_combout\ $end
$var wire 1 N- \G16|Add1~21_sumout\ $end
$var wire 1 O- \G16|Equal1~0_combout\ $end
$var wire 1 P- \G16|Equal1~1_combout\ $end
$var wire 1 Q- \G12|SAIDA~0_combout\ $end
$var wire 1 R- \G13|SAIDA~0_combout\ $end
$var wire 1 S- \G2|saida[0]~0_combout\ $end
$var wire 1 T- \G7|Mux10~0_combout\ $end
$var wire 1 U- \G7|Mux9~0_combout\ $end
$var wire 1 V- \G7|Mux8~0_combout\ $end
$var wire 1 W- \G7|Mux7~0_combout\ $end
$var wire 1 X- \G7|Mux6~0_combout\ $end
$var wire 1 Y- \G7|Mux5~0_combout\ $end
$var wire 1 Z- \G7|Mux4~0_combout\ $end
$var wire 1 [- \G7|Mux3~0_combout\ $end
$var wire 1 \- \G7|Mux2~0_combout\ $end
$var wire 1 ]- \G7|Mux1~0_combout\ $end
$var wire 1 ^- \G7|Mux0~0_combout\ $end
$var wire 1 _- \G16|Mux10~0_combout\ $end
$var wire 1 `- \G16|Mux9~0_combout\ $end
$var wire 1 a- \G16|Mux8~0_combout\ $end
$var wire 1 b- \G16|Mux7~0_combout\ $end
$var wire 1 c- \G16|Mux6~0_combout\ $end
$var wire 1 d- \G16|Mux5~0_combout\ $end
$var wire 1 e- \G16|Mux4~0_combout\ $end
$var wire 1 f- \G16|Mux3~0_combout\ $end
$var wire 1 g- \G16|Mux2~0_combout\ $end
$var wire 1 h- \G16|Mux1~0_combout\ $end
$var wire 1 i- \G16|Mux0~0_combout\ $end
$var wire 1 j- \G1|G0|G0|state~0_combout\ $end
$var wire 1 k- \G1|G0|G0|state~q\ $end
$var wire 1 l- \G1|G0|G1|state~0_combout\ $end
$var wire 1 m- \G1|G0|G1|state~q\ $end
$var wire 1 n- \G1|G0|G3|state~0_combout\ $end
$var wire 1 o- \G1|G0|G3|state~q\ $end
$var wire 1 p- \G2|saida\ [15] $end
$var wire 1 q- \G2|saida\ [14] $end
$var wire 1 r- \G2|saida\ [13] $end
$var wire 1 s- \G2|saida\ [12] $end
$var wire 1 t- \G2|saida\ [11] $end
$var wire 1 u- \G2|saida\ [10] $end
$var wire 1 v- \G2|saida\ [9] $end
$var wire 1 w- \G2|saida\ [8] $end
$var wire 1 x- \G2|saida\ [7] $end
$var wire 1 y- \G2|saida\ [6] $end
$var wire 1 z- \G2|saida\ [5] $end
$var wire 1 {- \G2|saida\ [4] $end
$var wire 1 |- \G2|saida\ [3] $end
$var wire 1 }- \G2|saida\ [2] $end
$var wire 1 ~- \G2|saida\ [1] $end
$var wire 1 !. \G2|saida\ [0] $end
$var wire 1 ". \G9|AUX\ [15] $end
$var wire 1 #. \G9|AUX\ [14] $end
$var wire 1 $. \G9|AUX\ [13] $end
$var wire 1 %. \G9|AUX\ [12] $end
$var wire 1 &. \G9|AUX\ [11] $end
$var wire 1 '. \G9|AUX\ [10] $end
$var wire 1 (. \G9|AUX\ [9] $end
$var wire 1 ). \G9|AUX\ [8] $end
$var wire 1 *. \G9|AUX\ [7] $end
$var wire 1 +. \G9|AUX\ [6] $end
$var wire 1 ,. \G9|AUX\ [5] $end
$var wire 1 -. \G9|AUX\ [4] $end
$var wire 1 .. \G9|AUX\ [3] $end
$var wire 1 /. \G9|AUX\ [2] $end
$var wire 1 0. \G9|AUX\ [1] $end
$var wire 1 1. \G9|AUX\ [0] $end
$var wire 1 2. \G18|SAIDA\ [15] $end
$var wire 1 3. \G18|SAIDA\ [14] $end
$var wire 1 4. \G18|SAIDA\ [13] $end
$var wire 1 5. \G18|SAIDA\ [12] $end
$var wire 1 6. \G18|SAIDA\ [11] $end
$var wire 1 7. \G18|SAIDA\ [10] $end
$var wire 1 8. \G18|SAIDA\ [9] $end
$var wire 1 9. \G18|SAIDA\ [8] $end
$var wire 1 :. \G18|SAIDA\ [7] $end
$var wire 1 ;. \G18|SAIDA\ [6] $end
$var wire 1 <. \G18|SAIDA\ [5] $end
$var wire 1 =. \G18|SAIDA\ [4] $end
$var wire 1 >. \G18|SAIDA\ [3] $end
$var wire 1 ?. \G18|SAIDA\ [2] $end
$var wire 1 @. \G18|SAIDA\ [1] $end
$var wire 1 A. \G18|SAIDA\ [0] $end
$var wire 1 B. \G15|SAIDA\ [6] $end
$var wire 1 C. \G15|SAIDA\ [5] $end
$var wire 1 D. \G15|SAIDA\ [4] $end
$var wire 1 E. \G15|SAIDA\ [3] $end
$var wire 1 F. \G15|SAIDA\ [2] $end
$var wire 1 G. \G15|SAIDA\ [1] $end
$var wire 1 H. \G15|SAIDA\ [0] $end
$var wire 1 I. \G10|SAIDA\ [15] $end
$var wire 1 J. \G10|SAIDA\ [14] $end
$var wire 1 K. \G10|SAIDA\ [13] $end
$var wire 1 L. \G10|SAIDA\ [12] $end
$var wire 1 M. \G10|SAIDA\ [11] $end
$var wire 1 N. \G10|SAIDA\ [10] $end
$var wire 1 O. \G10|SAIDA\ [9] $end
$var wire 1 P. \G10|SAIDA\ [8] $end
$var wire 1 Q. \G10|SAIDA\ [7] $end
$var wire 1 R. \G10|SAIDA\ [6] $end
$var wire 1 S. \G10|SAIDA\ [5] $end
$var wire 1 T. \G10|SAIDA\ [4] $end
$var wire 1 U. \G10|SAIDA\ [3] $end
$var wire 1 V. \G10|SAIDA\ [2] $end
$var wire 1 W. \G10|SAIDA\ [1] $end
$var wire 1 X. \G10|SAIDA\ [0] $end
$var wire 1 Y. \G9|SAIDA\ [15] $end
$var wire 1 Z. \G9|SAIDA\ [14] $end
$var wire 1 [. \G9|SAIDA\ [13] $end
$var wire 1 \. \G9|SAIDA\ [12] $end
$var wire 1 ]. \G9|SAIDA\ [11] $end
$var wire 1 ^. \G9|SAIDA\ [10] $end
$var wire 1 _. \G9|SAIDA\ [9] $end
$var wire 1 `. \G9|SAIDA\ [8] $end
$var wire 1 a. \G9|SAIDA\ [7] $end
$var wire 1 b. \G9|SAIDA\ [6] $end
$var wire 1 c. \G9|SAIDA\ [5] $end
$var wire 1 d. \G9|SAIDA\ [4] $end
$var wire 1 e. \G9|SAIDA\ [3] $end
$var wire 1 f. \G9|SAIDA\ [2] $end
$var wire 1 g. \G9|SAIDA\ [1] $end
$var wire 1 h. \G9|SAIDA\ [0] $end
$var wire 1 i. \G3|resshift\ [15] $end
$var wire 1 j. \G3|resshift\ [14] $end
$var wire 1 k. \G3|resshift\ [13] $end
$var wire 1 l. \G3|resshift\ [12] $end
$var wire 1 m. \G3|resshift\ [11] $end
$var wire 1 n. \G3|resshift\ [10] $end
$var wire 1 o. \G3|resshift\ [9] $end
$var wire 1 p. \G3|resshift\ [8] $end
$var wire 1 q. \G3|resshift\ [7] $end
$var wire 1 r. \G3|resshift\ [6] $end
$var wire 1 s. \G3|resshift\ [5] $end
$var wire 1 t. \G3|resshift\ [4] $end
$var wire 1 u. \G3|resshift\ [3] $end
$var wire 1 v. \G3|resshift\ [2] $end
$var wire 1 w. \G3|resshift\ [1] $end
$var wire 1 x. \G3|resshift\ [0] $end
$var wire 1 y. \G1|pout\ [15] $end
$var wire 1 z. \G1|pout\ [14] $end
$var wire 1 {. \G1|pout\ [13] $end
$var wire 1 |. \G1|pout\ [12] $end
$var wire 1 }. \G1|pout\ [11] $end
$var wire 1 ~. \G1|pout\ [10] $end
$var wire 1 !/ \G1|pout\ [9] $end
$var wire 1 "/ \G1|pout\ [8] $end
$var wire 1 #/ \G1|pout\ [7] $end
$var wire 1 $/ \G1|pout\ [6] $end
$var wire 1 %/ \G1|pout\ [5] $end
$var wire 1 &/ \G1|pout\ [4] $end
$var wire 1 '/ \G1|pout\ [3] $end
$var wire 1 (/ \G1|pout\ [2] $end
$var wire 1 )/ \G1|pout\ [1] $end
$var wire 1 */ \G1|pout\ [0] $end
$var wire 1 +/ \G12|SAIDA\ [15] $end
$var wire 1 ,/ \G12|SAIDA\ [14] $end
$var wire 1 -/ \G12|SAIDA\ [13] $end
$var wire 1 ./ \G12|SAIDA\ [12] $end
$var wire 1 // \G12|SAIDA\ [11] $end
$var wire 1 0/ \G12|SAIDA\ [10] $end
$var wire 1 1/ \G12|SAIDA\ [9] $end
$var wire 1 2/ \G12|SAIDA\ [8] $end
$var wire 1 3/ \G12|SAIDA\ [7] $end
$var wire 1 4/ \G12|SAIDA\ [6] $end
$var wire 1 5/ \G12|SAIDA\ [5] $end
$var wire 1 6/ \G12|SAIDA\ [4] $end
$var wire 1 7/ \G12|SAIDA\ [3] $end
$var wire 1 8/ \G12|SAIDA\ [2] $end
$var wire 1 9/ \G12|SAIDA\ [1] $end
$var wire 1 :/ \G12|SAIDA\ [0] $end
$var wire 1 ;/ \G13|SAIDA\ [15] $end
$var wire 1 </ \G13|SAIDA\ [14] $end
$var wire 1 =/ \G13|SAIDA\ [13] $end
$var wire 1 >/ \G13|SAIDA\ [12] $end
$var wire 1 ?/ \G13|SAIDA\ [11] $end
$var wire 1 @/ \G13|SAIDA\ [10] $end
$var wire 1 A/ \G13|SAIDA\ [9] $end
$var wire 1 B/ \G13|SAIDA\ [8] $end
$var wire 1 C/ \G13|SAIDA\ [7] $end
$var wire 1 D/ \G13|SAIDA\ [6] $end
$var wire 1 E/ \G13|SAIDA\ [5] $end
$var wire 1 F/ \G13|SAIDA\ [4] $end
$var wire 1 G/ \G13|SAIDA\ [3] $end
$var wire 1 H/ \G13|SAIDA\ [2] $end
$var wire 1 I/ \G13|SAIDA\ [1] $end
$var wire 1 J/ \G13|SAIDA\ [0] $end
$var wire 1 K/ \G14|SAIDA\ [15] $end
$var wire 1 L/ \G14|SAIDA\ [14] $end
$var wire 1 M/ \G14|SAIDA\ [13] $end
$var wire 1 N/ \G14|SAIDA\ [12] $end
$var wire 1 O/ \G14|SAIDA\ [11] $end
$var wire 1 P/ \G14|SAIDA\ [10] $end
$var wire 1 Q/ \G14|SAIDA\ [9] $end
$var wire 1 R/ \G14|SAIDA\ [8] $end
$var wire 1 S/ \G14|SAIDA\ [7] $end
$var wire 1 T/ \G14|SAIDA\ [6] $end
$var wire 1 U/ \G14|SAIDA\ [5] $end
$var wire 1 V/ \G14|SAIDA\ [4] $end
$var wire 1 W/ \G14|SAIDA\ [3] $end
$var wire 1 X/ \G14|SAIDA\ [2] $end
$var wire 1 Y/ \G14|SAIDA\ [1] $end
$var wire 1 Z/ \G14|SAIDA\ [0] $end
$var wire 1 [/ \G5|origalu\ [3] $end
$var wire 1 \/ \G5|origalu\ [2] $end
$var wire 1 ]/ \G5|origalu\ [1] $end
$var wire 1 ^/ \G5|origalu\ [0] $end
$var wire 1 _/ \G16|ALT_INV_Add0~5_sumout\ $end
$var wire 1 `/ \G16|ALT_INV_Add1~5_sumout\ $end
$var wire 1 a/ \G16|ALT_INV_Add0~1_sumout\ $end
$var wire 1 b/ \G16|ALT_INV_Add1~1_sumout\ $end
$var wire 1 c/ \G17|ALT_INV_ram~437_combout\ $end
$var wire 1 d/ \G17|ALT_INV_ram~433_combout\ $end
$var wire 1 e/ \G17|ALT_INV_ram~429_combout\ $end
$var wire 1 f/ \G17|ALT_INV_ram~425_combout\ $end
$var wire 1 g/ \G17|ALT_INV_ram~421_combout\ $end
$var wire 1 h/ \G17|ALT_INV_ram~417_combout\ $end
$var wire 1 i/ \G17|ALT_INV_ram~413_combout\ $end
$var wire 1 j/ \G17|ALT_INV_ram~409_combout\ $end
$var wire 1 k/ \G17|ALT_INV_ram~405_combout\ $end
$var wire 1 l/ \G17|ALT_INV_ram~401_combout\ $end
$var wire 1 m/ \G17|ALT_INV_ram~397_combout\ $end
$var wire 1 n/ \G17|ALT_INV_ram~393_combout\ $end
$var wire 1 o/ \G17|ALT_INV_ram~389_combout\ $end
$var wire 1 p/ \G17|ALT_INV_ram~385_combout\ $end
$var wire 1 q/ \G17|ALT_INV_ram~381_combout\ $end
$var wire 1 r/ \G17|ALT_INV_ram~377_combout\ $end
$var wire 1 s/ \G17|ALT_INV_ram~373_combout\ $end
$var wire 1 t/ \G17|ALT_INV_ram~369_combout\ $end
$var wire 1 u/ \G17|ALT_INV_ram~365_combout\ $end
$var wire 1 v/ \G17|ALT_INV_ram~361_combout\ $end
$var wire 1 w/ \G17|ALT_INV_ram~357_combout\ $end
$var wire 1 x/ \G17|ALT_INV_ram~353_combout\ $end
$var wire 1 y/ \G17|ALT_INV_ram~349_combout\ $end
$var wire 1 z/ \G17|ALT_INV_ram~345_combout\ $end
$var wire 1 {/ \G17|ALT_INV_ram~341_combout\ $end
$var wire 1 |/ \G17|ALT_INV_ram~337_combout\ $end
$var wire 1 }/ \G17|ALT_INV_ram~333_combout\ $end
$var wire 1 ~/ \G17|ALT_INV_ram~329_combout\ $end
$var wire 1 !0 \G17|ALT_INV_ram~325_combout\ $end
$var wire 1 "0 \G17|ALT_INV_ram~321_combout\ $end
$var wire 1 #0 \G17|ALT_INV_ram~317_combout\ $end
$var wire 1 $0 \G17|ALT_INV_ram~313_combout\ $end
$var wire 1 %0 \G17|ALT_INV_ram~309_combout\ $end
$var wire 1 &0 \G17|ALT_INV_ram~305_combout\ $end
$var wire 1 '0 \G17|ALT_INV_ram~301_combout\ $end
$var wire 1 (0 \G17|ALT_INV_ram~297_combout\ $end
$var wire 1 )0 \G17|ALT_INV_ram~293_combout\ $end
$var wire 1 *0 \G17|ALT_INV_ram~289_combout\ $end
$var wire 1 +0 \G17|ALT_INV_ram~285_combout\ $end
$var wire 1 ,0 \G17|ALT_INV_ram~281_combout\ $end
$var wire 1 -0 \G17|ALT_INV_ram~276_combout\ $end
$var wire 1 .0 \G17|ALT_INV_ram~272_combout\ $end
$var wire 1 /0 \G16|ALT_INV_Add0~61_sumout\ $end
$var wire 1 00 \G16|ALT_INV_Add1~61_sumout\ $end
$var wire 1 10 \G16|ALT_INV_Add0~57_sumout\ $end
$var wire 1 20 \G16|ALT_INV_Add1~57_sumout\ $end
$var wire 1 30 \G16|ALT_INV_Add0~53_sumout\ $end
$var wire 1 40 \G16|ALT_INV_Add1~53_sumout\ $end
$var wire 1 50 \G16|ALT_INV_Add0~49_sumout\ $end
$var wire 1 60 \G16|ALT_INV_Add1~49_sumout\ $end
$var wire 1 70 \G16|ALT_INV_Add0~45_sumout\ $end
$var wire 1 80 \G16|ALT_INV_Add1~45_sumout\ $end
$var wire 1 90 \G16|ALT_INV_Add0~41_sumout\ $end
$var wire 1 :0 \G16|ALT_INV_Add1~41_sumout\ $end
$var wire 1 ;0 \G16|ALT_INV_Add0~37_sumout\ $end
$var wire 1 <0 \G16|ALT_INV_Add1~37_sumout\ $end
$var wire 1 =0 \G16|ALT_INV_Add0~33_sumout\ $end
$var wire 1 >0 \G16|ALT_INV_Add1~33_sumout\ $end
$var wire 1 ?0 \G16|ALT_INV_Add0~29_sumout\ $end
$var wire 1 @0 \G16|ALT_INV_Add1~29_sumout\ $end
$var wire 1 A0 \G16|ALT_INV_Add0~25_sumout\ $end
$var wire 1 B0 \G16|ALT_INV_Add1~25_sumout\ $end
$var wire 1 C0 \G16|ALT_INV_Add0~21_sumout\ $end
$var wire 1 D0 \G16|ALT_INV_Add1~21_sumout\ $end
$var wire 1 E0 \G16|ALT_INV_Add0~17_sumout\ $end
$var wire 1 F0 \G16|ALT_INV_Add1~17_sumout\ $end
$var wire 1 G0 \G16|ALT_INV_Add0~13_sumout\ $end
$var wire 1 H0 \G16|ALT_INV_Add1~13_sumout\ $end
$var wire 1 I0 \G16|ALT_INV_Add0~9_sumout\ $end
$var wire 1 J0 \G16|ALT_INV_Add1~9_sumout\ $end
$var wire 1 K0 \G7|ALT_INV_Mux17~1_combout\ $end
$var wire 1 L0 \G7|ALT_INV_Mux17~0_combout\ $end
$var wire 1 M0 \G7|ALT_INV_Mux18~1_combout\ $end
$var wire 1 N0 \G7|ALT_INV_Mux18~0_combout\ $end
$var wire 1 O0 \G7|ALT_INV_Mux19~1_combout\ $end
$var wire 1 P0 \G7|ALT_INV_Mux19~0_combout\ $end
$var wire 1 Q0 \G7|ALT_INV_Mux20~1_combout\ $end
$var wire 1 R0 \G7|ALT_INV_Mux20~0_combout\ $end
$var wire 1 S0 \G7|ALT_INV_Mux21~1_combout\ $end
$var wire 1 T0 \G7|ALT_INV_Mux21~0_combout\ $end
$var wire 1 U0 \G7|ALT_INV_Mux22~1_combout\ $end
$var wire 1 V0 \G7|ALT_INV_Mux22~0_combout\ $end
$var wire 1 W0 \G7|ALT_INV_Mux23~1_combout\ $end
$var wire 1 X0 \G7|ALT_INV_Mux23~0_combout\ $end
$var wire 1 Y0 \G7|ALT_INV_Mux24~1_combout\ $end
$var wire 1 Z0 \G7|ALT_INV_Mux24~0_combout\ $end
$var wire 1 [0 \G7|ALT_INV_Mux25~1_combout\ $end
$var wire 1 \0 \G7|ALT_INV_Mux25~0_combout\ $end
$var wire 1 ]0 \G7|ALT_INV_Mux26~1_combout\ $end
$var wire 1 ^0 \G7|ALT_INV_Mux26~0_combout\ $end
$var wire 1 _0 \G7|ALT_INV_Mux27~1_combout\ $end
$var wire 1 `0 \G7|ALT_INV_Mux27~0_combout\ $end
$var wire 1 a0 \G7|ALT_INV_Mux28~1_combout\ $end
$var wire 1 b0 \G7|ALT_INV_Mux28~0_combout\ $end
$var wire 1 c0 \G7|ALT_INV_Mux29~1_combout\ $end
$var wire 1 d0 \G7|ALT_INV_Mux29~0_combout\ $end
$var wire 1 e0 \G7|ALT_INV_Mux30~1_combout\ $end
$var wire 1 f0 \G7|ALT_INV_Mux30~0_combout\ $end
$var wire 1 g0 \G7|ALT_INV_Mux31~1_combout\ $end
$var wire 1 h0 \G7|ALT_INV_Mux31~0_combout\ $end
$var wire 1 i0 \G4|ALT_INV_rt[0]~0_combout\ $end
$var wire 1 j0 \G6|ALT_INV_SAIDA[2]~3_combout\ $end
$var wire 1 k0 \G6|ALT_INV_SAIDA[2]~2_combout\ $end
$var wire 1 l0 \G6|ALT_INV_SAIDA[1]~1_combout\ $end
$var wire 1 m0 \G4|ALT_INV_rs[1]~0_combout\ $end
$var wire 1 n0 \G6|ALT_INV_SAIDA[0]~0_combout\ $end
$var wire 1 o0 \G7|ALT_INV_Mux0~0_combout\ $end
$var wire 1 p0 \G7|ALT_INV_Mux1~0_combout\ $end
$var wire 1 q0 \G7|ALT_INV_Mux2~0_combout\ $end
$var wire 1 r0 \G7|ALT_INV_Mux3~0_combout\ $end
$var wire 1 s0 \G7|ALT_INV_Mux4~0_combout\ $end
$var wire 1 t0 \G7|ALT_INV_Mux5~0_combout\ $end
$var wire 1 u0 \G7|ALT_INV_Mux6~0_combout\ $end
$var wire 1 v0 \G7|ALT_INV_Mux7~0_combout\ $end
$var wire 1 w0 \G7|ALT_INV_Mux8~0_combout\ $end
$var wire 1 x0 \G7|ALT_INV_Mux9~0_combout\ $end
$var wire 1 y0 \G7|ALT_INV_Mux10~0_combout\ $end
$var wire 1 z0 \G7|ALT_INV_Mux11~0_combout\ $end
$var wire 1 {0 \G7|ALT_INV_Mux12~0_combout\ $end
$var wire 1 |0 \G7|ALT_INV_Mux13~0_combout\ $end
$var wire 1 }0 \G7|ALT_INV_Mux14~0_combout\ $end
$var wire 1 ~0 \G7|ALT_INV_Mux15~0_combout\ $end
$var wire 1 !1 \G7|ALT_INV_Decoder0~0_combout\ $end
$var wire 1 "1 \G4|ALT_INV_Mux0~3_combout\ $end
$var wire 1 #1 \G4|ALT_INV_rd[0]~0_combout\ $end
$var wire 1 $1 \G4|ALT_INV_Mux7~1_combout\ $end
$var wire 1 %1 \G4|ALT_INV_Mux7~0_combout\ $end
$var wire 1 &1 \G4|ALT_INV_Mux6~0_combout\ $end
$var wire 1 '1 \G4|ALT_INV_Mux0~2_combout\ $end
$var wire 1 (1 \G4|ALT_INV_Mux0~1_combout\ $end
$var wire 1 )1 \G4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 *1 \G2|ALT_INV_saida\ [15] $end
$var wire 1 +1 \G2|ALT_INV_saida\ [14] $end
$var wire 1 ,1 \G2|ALT_INV_saida\ [13] $end
$var wire 1 -1 \G2|ALT_INV_saida\ [12] $end
$var wire 1 .1 \G2|ALT_INV_saida\ [11] $end
$var wire 1 /1 \G2|ALT_INV_saida\ [10] $end
$var wire 1 01 \G2|ALT_INV_saida\ [9] $end
$var wire 1 11 \G2|ALT_INV_saida\ [8] $end
$var wire 1 21 \G2|ALT_INV_saida\ [7] $end
$var wire 1 31 \G2|ALT_INV_saida\ [6] $end
$var wire 1 41 \G2|ALT_INV_saida\ [5] $end
$var wire 1 51 \G2|ALT_INV_saida\ [4] $end
$var wire 1 61 \G2|ALT_INV_saida\ [3] $end
$var wire 1 71 \G2|ALT_INV_saida\ [2] $end
$var wire 1 81 \G2|ALT_INV_saida\ [1] $end
$var wire 1 91 \G2|ALT_INV_saida\ [0] $end
$var wire 1 :1 \G17|ALT_INV_ram~525_combout\ $end
$var wire 1 ;1 \G17|ALT_INV_ram~521_combout\ $end
$var wire 1 <1 \G17|ALT_INV_ram~517_combout\ $end
$var wire 1 =1 \G17|ALT_INV_ram~513_combout\ $end
$var wire 1 >1 \G17|ALT_INV_ram~509_combout\ $end
$var wire 1 ?1 \G17|ALT_INV_ram~505_combout\ $end
$var wire 1 @1 \G17|ALT_INV_ram~501_combout\ $end
$var wire 1 A1 \G17|ALT_INV_ram~497_combout\ $end
$var wire 1 B1 \G17|ALT_INV_ram~493_combout\ $end
$var wire 1 C1 \G17|ALT_INV_ram~489_combout\ $end
$var wire 1 D1 \G17|ALT_INV_ram~485_combout\ $end
$var wire 1 E1 \G17|ALT_INV_ram~481_combout\ $end
$var wire 1 F1 \G17|ALT_INV_ram~477_combout\ $end
$var wire 1 G1 \G17|ALT_INV_ram~473_combout\ $end
$var wire 1 H1 \G17|ALT_INV_ram~469_combout\ $end
$var wire 1 I1 \G17|ALT_INV_ram~465_combout\ $end
$var wire 1 J1 \G17|ALT_INV_ram~461_combout\ $end
$var wire 1 K1 \G17|ALT_INV_ram~457_combout\ $end
$var wire 1 L1 \G17|ALT_INV_ram~453_combout\ $end
$var wire 1 M1 \G17|ALT_INV_ram~449_combout\ $end
$var wire 1 N1 \G17|ALT_INV_ram~445_combout\ $end
$var wire 1 O1 \G17|ALT_INV_ram~441_combout\ $end
$var wire 1 P1 \G10|ALT_INV_SAIDA\ [15] $end
$var wire 1 Q1 \G10|ALT_INV_SAIDA\ [14] $end
$var wire 1 R1 \G10|ALT_INV_SAIDA\ [13] $end
$var wire 1 S1 \G10|ALT_INV_SAIDA\ [12] $end
$var wire 1 T1 \G10|ALT_INV_SAIDA\ [11] $end
$var wire 1 U1 \G10|ALT_INV_SAIDA\ [10] $end
$var wire 1 V1 \G10|ALT_INV_SAIDA\ [9] $end
$var wire 1 W1 \G10|ALT_INV_SAIDA\ [8] $end
$var wire 1 X1 \G10|ALT_INV_SAIDA\ [7] $end
$var wire 1 Y1 \G10|ALT_INV_SAIDA\ [6] $end
$var wire 1 Z1 \G10|ALT_INV_SAIDA\ [5] $end
$var wire 1 [1 \G10|ALT_INV_SAIDA\ [4] $end
$var wire 1 \1 \G10|ALT_INV_SAIDA\ [3] $end
$var wire 1 ]1 \G10|ALT_INV_SAIDA\ [2] $end
$var wire 1 ^1 \G10|ALT_INV_SAIDA\ [1] $end
$var wire 1 _1 \G10|ALT_INV_SAIDA\ [0] $end
$var wire 1 `1 \G12|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 a1 \G12|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 b1 \G12|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 c1 \G12|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 d1 \G12|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 e1 \G11|ALT_INV_S1~1_combout\ $end
$var wire 1 f1 \G11|ALT_INV_S1~0_combout\ $end
$var wire 1 g1 \G16|ALT_INV_Equal1~2_combout\ $end
$var wire 1 h1 \G16|ALT_INV_Equal1~1_combout\ $end
$var wire 1 i1 \G16|ALT_INV_Equal1~0_combout\ $end
$var wire 1 j1 \G18|ALT_INV_SAIDA~58_combout\ $end
$var wire 1 k1 \G18|ALT_INV_SAIDA~57_combout\ $end
$var wire 1 l1 \G18|ALT_INV_SAIDA~56_combout\ $end
$var wire 1 m1 \G18|ALT_INV_SAIDA~55_combout\ $end
$var wire 1 n1 \G18|ALT_INV_SAIDA~54_combout\ $end
$var wire 1 o1 \G18|ALT_INV_SAIDA~53_combout\ $end
$var wire 1 p1 \G18|ALT_INV_SAIDA~52_combout\ $end
$var wire 1 q1 \G18|ALT_INV_SAIDA~51_combout\ $end
$var wire 1 r1 \G18|ALT_INV_SAIDA~50_combout\ $end
$var wire 1 s1 \G18|ALT_INV_SAIDA~49_combout\ $end
$var wire 1 t1 \G18|ALT_INV_SAIDA~48_combout\ $end
$var wire 1 u1 \G18|ALT_INV_SAIDA~47_combout\ $end
$var wire 1 v1 \G18|ALT_INV_SAIDA~46_combout\ $end
$var wire 1 w1 \G18|ALT_INV_SAIDA~45_combout\ $end
$var wire 1 x1 \G18|ALT_INV_SAIDA~44_combout\ $end
$var wire 1 y1 \G18|ALT_INV_SAIDA~43_combout\ $end
$var wire 1 z1 \G18|ALT_INV_SAIDA~42_combout\ $end
$var wire 1 {1 \G18|ALT_INV_SAIDA~41_combout\ $end
$var wire 1 |1 \G18|ALT_INV_SAIDA~40_combout\ $end
$var wire 1 }1 \G18|ALT_INV_SAIDA~39_combout\ $end
$var wire 1 ~1 \G18|ALT_INV_SAIDA~38_combout\ $end
$var wire 1 !2 \G18|ALT_INV_SAIDA~37_combout\ $end
$var wire 1 "2 \G18|ALT_INV_SAIDA~36_combout\ $end
$var wire 1 #2 \G18|ALT_INV_SAIDA~35_combout\ $end
$var wire 1 $2 \G18|ALT_INV_SAIDA~34_combout\ $end
$var wire 1 %2 \G18|ALT_INV_SAIDA~33_combout\ $end
$var wire 1 &2 \G18|ALT_INV_SAIDA~32_combout\ $end
$var wire 1 '2 \G18|ALT_INV_SAIDA~31_combout\ $end
$var wire 1 (2 \G18|ALT_INV_SAIDA~30_combout\ $end
$var wire 1 )2 \G18|ALT_INV_SAIDA~29_combout\ $end
$var wire 1 *2 \G18|ALT_INV_SAIDA~28_combout\ $end
$var wire 1 +2 \G18|ALT_INV_SAIDA~27_combout\ $end
$var wire 1 ,2 \G18|ALT_INV_SAIDA~26_combout\ $end
$var wire 1 -2 \G18|ALT_INV_SAIDA~25_combout\ $end
$var wire 1 .2 \G18|ALT_INV_SAIDA~24_combout\ $end
$var wire 1 /2 \G18|ALT_INV_SAIDA~23_combout\ $end
$var wire 1 02 \G18|ALT_INV_SAIDA~22_combout\ $end
$var wire 1 12 \G18|ALT_INV_SAIDA~21_combout\ $end
$var wire 1 22 \G18|ALT_INV_SAIDA~20_combout\ $end
$var wire 1 32 \G18|ALT_INV_SAIDA~19_combout\ $end
$var wire 1 42 \G18|ALT_INV_SAIDA~18_combout\ $end
$var wire 1 52 \G18|ALT_INV_SAIDA~17_combout\ $end
$var wire 1 62 \G18|ALT_INV_SAIDA~16_combout\ $end
$var wire 1 72 \G18|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 82 \G18|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 92 \G18|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 :2 \G18|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 ;2 \G18|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 <2 \G16|ALT_INV_Mux13~2_combout\ $end
$var wire 1 =2 \G18|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 >2 \G18|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 ?2 \G18|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 @2 \G18|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 A2 \G18|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 B2 \G18|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 C2 \G18|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 D2 \G17|ALT_INV_ram~280_combout\ $end
$var wire 1 E2 \G16|ALT_INV_Mux13~1_combout\ $end
$var wire 1 F2 \G16|ALT_INV_Mux15~2_combout\ $end
$var wire 1 G2 \G16|ALT_INV_Mux14~4_combout\ $end
$var wire 1 H2 \G16|ALT_INV_Mux14~3_combout\ $end
$var wire 1 I2 \G18|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 J2 \G16|ALT_INV_Mux15~1_combout\ $end
$var wire 1 K2 \G4|ALT_INV_rd[0]~1_combout\ $end
$var wire 1 L2 \G18|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 M2 \G16|ALT_INV_Mux12~2_combout\ $end
$var wire 1 N2 \G16|ALT_INV_Mux11~2_combout\ $end
$var wire 1 O2 \G18|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 P2 \G18|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 Q2 \G16|ALT_INV_Mux12~1_combout\ $end
$var wire 1 R2 \G16|ALT_INV_Mux11~1_combout\ $end
$var wire 1 S2 \G4|ALT_INV_tipoi[0]~2_combout\ $end
$var wire 1 T2 \G5|ALT_INV_regdest~0_combout\ $end
$var wire 1 U2 \G7|ALT_INV_Reg[0][0]~0_combout\ $end
$var wire 1 V2 \G1|G0|G3|ALT_INV_state~q\ $end
$var wire 1 W2 \G1|G0|G1|ALT_INV_state~q\ $end
$var wire 1 X2 \G1|G0|G0|ALT_INV_state~q\ $end
$var wire 1 Y2 \G16|ALT_INV_Mux11~0_combout\ $end
$var wire 1 Z2 \G16|ALT_INV_Mux12~0_combout\ $end
$var wire 1 [2 \G16|ALT_INV_Mux13~0_combout\ $end
$var wire 1 \2 \G16|ALT_INV_Mux14~2_combout\ $end
$var wire 1 ]2 \G16|ALT_INV_Mux15~0_combout\ $end
$var wire 1 ^2 \G16|ALT_INV_Mux14~1_combout\ $end
$var wire 1 _2 \G16|ALT_INV_Mux14~0_combout\ $end
$var wire 1 `2 \G15|ALT_INV_SAIDA\ [5] $end
$var wire 1 a2 \G15|ALT_INV_SAIDA\ [4] $end
$var wire 1 b2 \G15|ALT_INV_SAIDA\ [3] $end
$var wire 1 c2 \G15|ALT_INV_SAIDA\ [2] $end
$var wire 1 d2 \G15|ALT_INV_SAIDA\ [1] $end
$var wire 1 e2 \G15|ALT_INV_SAIDA\ [0] $end
$var wire 1 f2 \G4|ALT_INV_Mux1~0_combout\ $end
$var wire 1 g2 \G4|ALT_INV_Mux2~0_combout\ $end
$var wire 1 h2 \G4|ALT_INV_Mux0~4_combout\ $end
$var wire 1 i2 \G4|ALT_INV_op[0]~0_combout\ $end
$var wire 1 j2 \G4|ALT_INV_rs[0]~1_combout\ $end
$var wire 1 k2 \G7|ALT_INV_Mux16~1_combout\ $end
$var wire 1 l2 \G7|ALT_INV_Mux16~0_combout\ $end
$var wire 1 m2 \G7|ALT_INV_Reg[0][13]~combout\ $end
$var wire 1 n2 \G7|ALT_INV_Reg[0][12]~combout\ $end
$var wire 1 o2 \G7|ALT_INV_Reg[0][11]~combout\ $end
$var wire 1 p2 \G7|ALT_INV_Reg[0][10]~combout\ $end
$var wire 1 q2 \G7|ALT_INV_Reg[0][9]~combout\ $end
$var wire 1 r2 \G7|ALT_INV_Reg[0][8]~combout\ $end
$var wire 1 s2 \G7|ALT_INV_Reg[0][7]~combout\ $end
$var wire 1 t2 \G7|ALT_INV_Reg[0][6]~combout\ $end
$var wire 1 u2 \G7|ALT_INV_Reg[0][5]~combout\ $end
$var wire 1 v2 \G7|ALT_INV_Reg[0][4]~combout\ $end
$var wire 1 w2 \G7|ALT_INV_Reg[0][3]~combout\ $end
$var wire 1 x2 \G7|ALT_INV_Reg[0][2]~combout\ $end
$var wire 1 y2 \G7|ALT_INV_Reg[0][1]~combout\ $end
$var wire 1 z2 \G5|ALT_INV_regdest~combout\ $end
$var wire 1 {2 \G5|ALT_INV_escrevereg~combout\ $end
$var wire 1 |2 \G7|ALT_INV_Reg[0][0]~combout\ $end
$var wire 1 }2 \G1|ALT_INV_pout\ [15] $end
$var wire 1 ~2 \G1|ALT_INV_pout\ [14] $end
$var wire 1 !3 \G1|ALT_INV_pout\ [13] $end
$var wire 1 "3 \G1|ALT_INV_pout\ [12] $end
$var wire 1 #3 \G1|ALT_INV_pout\ [11] $end
$var wire 1 $3 \G1|ALT_INV_pout\ [10] $end
$var wire 1 %3 \G1|ALT_INV_pout\ [9] $end
$var wire 1 &3 \G1|ALT_INV_pout\ [8] $end
$var wire 1 '3 \G1|ALT_INV_pout\ [7] $end
$var wire 1 (3 \G1|ALT_INV_pout\ [6] $end
$var wire 1 )3 \G1|ALT_INV_pout\ [5] $end
$var wire 1 *3 \G1|ALT_INV_pout\ [4] $end
$var wire 1 +3 \G1|ALT_INV_pout\ [3] $end
$var wire 1 ,3 \G1|ALT_INV_pout\ [2] $end
$var wire 1 -3 \G1|ALT_INV_pout\ [1] $end
$var wire 1 .3 \G1|ALT_INV_pout\ [0] $end
$var wire 1 /3 \G7|ALT_INV_Mux15~1_combout\ $end
$var wire 1 03 \ALT_INV_rtl~16_combout\ $end
$var wire 1 13 \ALT_INV_rtl~15_combout\ $end
$var wire 1 23 \ALT_INV_rtl~14_combout\ $end
$var wire 1 33 \ALT_INV_rtl~13_combout\ $end
$var wire 1 43 \ALT_INV_rtl~12_combout\ $end
$var wire 1 53 \ALT_INV_rtl~11_combout\ $end
$var wire 1 63 \ALT_INV_rtl~10_combout\ $end
$var wire 1 73 \ALT_INV_rtl~9_combout\ $end
$var wire 1 83 \G9|ALT_INV_SAIDA\ [4] $end
$var wire 1 93 \G9|ALT_INV_SAIDA\ [3] $end
$var wire 1 :3 \G9|ALT_INV_SAIDA\ [2] $end
$var wire 1 ;3 \ALT_INV_rtl~8_combout\ $end
$var wire 1 <3 \ALT_INV_rtl~7_combout\ $end
$var wire 1 =3 \ALT_INV_rtl~6_combout\ $end
$var wire 1 >3 \ALT_INV_rtl~5_combout\ $end
$var wire 1 ?3 \ALT_INV_rtl~4_combout\ $end
$var wire 1 @3 \ALT_INV_rtl~3_combout\ $end
$var wire 1 A3 \ALT_INV_rtl~2_combout\ $end
$var wire 1 B3 \ALT_INV_rtl~1_combout\ $end
$var wire 1 C3 \ALT_INV_rtl~0_combout\ $end
$var wire 1 D3 \G17|ALT_INV_ram.we_a~0_combout\ $end
$var wire 1 E3 \G5|ALT_INV_Equal1~0_combout\ $end
$var wire 1 F3 \G5|ALT_INV_origalu[2]~1_combout\ $end
$var wire 1 G3 \G5|ALT_INV_origalu[1]~0_combout\ $end
$var wire 1 H3 \G14|ALT_INV_SAIDA~19_combout\ $end
$var wire 1 I3 \G14|ALT_INV_SAIDA~18_combout\ $end
$var wire 1 J3 \G14|ALT_INV_SAIDA~17_combout\ $end
$var wire 1 K3 \G14|ALT_INV_SAIDA~16_combout\ $end
$var wire 1 L3 \G14|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 M3 \G14|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 N3 \G14|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 O3 \G14|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 P3 \G14|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 Q3 \G14|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 R3 \G14|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 S3 \G14|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 T3 \G14|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 U3 \G14|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 V3 \G14|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 W3 \G14|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 X3 \G14|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 Y3 \G14|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 Z3 \G14|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 [3 \G7|ALT_INV_Mux27~2_combout\ $end
$var wire 1 \3 \G14|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 ]3 \G4|ALT_INV_Equal0~0_combout\ $end
$var wire 1 ^3 \G13|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 _3 \G3|ALT_INV_resshift\ [15] $end
$var wire 1 `3 \G3|ALT_INV_resshift\ [14] $end
$var wire 1 a3 \G13|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 b3 \G13|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 c3 \G13|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 d3 \G13|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 e3 \G13|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 f3 \G13|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 g3 \G13|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 h3 \G13|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 i3 \G13|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 j3 \G13|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 k3 \G13|ALT_INV_SAIDA~4_combout\ $end
$var wire 1 l3 \G13|ALT_INV_SAIDA~3_combout\ $end
$var wire 1 m3 \G13|ALT_INV_SAIDA~2_combout\ $end
$var wire 1 n3 \G13|ALT_INV_SAIDA~1_combout\ $end
$var wire 1 o3 \G13|ALT_INV_SAIDA~0_combout\ $end
$var wire 1 p3 \G12|ALT_INV_SAIDA~15_combout\ $end
$var wire 1 q3 \G12|ALT_INV_SAIDA~14_combout\ $end
$var wire 1 r3 \G12|ALT_INV_SAIDA~13_combout\ $end
$var wire 1 s3 \G12|ALT_INV_SAIDA~12_combout\ $end
$var wire 1 t3 \G12|ALT_INV_SAIDA~11_combout\ $end
$var wire 1 u3 \G12|ALT_INV_SAIDA~10_combout\ $end
$var wire 1 v3 \G12|ALT_INV_SAIDA~9_combout\ $end
$var wire 1 w3 \G12|ALT_INV_SAIDA~8_combout\ $end
$var wire 1 x3 \G12|ALT_INV_SAIDA~7_combout\ $end
$var wire 1 y3 \G12|ALT_INV_SAIDA~6_combout\ $end
$var wire 1 z3 \G12|ALT_INV_SAIDA~5_combout\ $end
$var wire 1 {3 \G17|ALT_INV_ram~100_combout\ $end
$var wire 1 |3 \G17|ALT_INV_ram~68_combout\ $end
$var wire 1 }3 \G17|ALT_INV_ram~116_combout\ $end
$var wire 1 ~3 \G17|ALT_INV_ram~84_combout\ $end
$var wire 1 !4 \G17|ALT_INV_ram~99_combout\ $end
$var wire 1 "4 \G17|ALT_INV_ram~67_combout\ $end
$var wire 1 #4 \G17|ALT_INV_ram~115_combout\ $end
$var wire 1 $4 \G17|ALT_INV_ram~83_combout\ $end
$var wire 1 %4 \G17|ALT_INV_ram~227_combout\ $end
$var wire 1 &4 \G17|ALT_INV_ram~195_combout\ $end
$var wire 1 '4 \G17|ALT_INV_ram~243_combout\ $end
$var wire 1 (4 \G17|ALT_INV_ram~211_combout\ $end
$var wire 1 )4 \G17|ALT_INV_ram~226_combout\ $end
$var wire 1 *4 \G17|ALT_INV_ram~194_combout\ $end
$var wire 1 +4 \G17|ALT_INV_ram~242_combout\ $end
$var wire 1 ,4 \G17|ALT_INV_ram~210_combout\ $end
$var wire 1 -4 \G17|ALT_INV_ram~98_combout\ $end
$var wire 1 .4 \G17|ALT_INV_ram~66_combout\ $end
$var wire 1 /4 \G17|ALT_INV_ram~114_combout\ $end
$var wire 1 04 \G17|ALT_INV_ram~82_combout\ $end
$var wire 1 14 \G17|ALT_INV_ram~225_combout\ $end
$var wire 1 24 \G17|ALT_INV_ram~193_combout\ $end
$var wire 1 34 \G17|ALT_INV_ram~241_combout\ $end
$var wire 1 44 \G17|ALT_INV_ram~209_combout\ $end
$var wire 1 54 \G17|ALT_INV_ram~97_combout\ $end
$var wire 1 64 \G17|ALT_INV_ram~65_combout\ $end
$var wire 1 74 \G17|ALT_INV_ram~113_combout\ $end
$var wire 1 84 \G17|ALT_INV_ram~81_combout\ $end
$var wire 1 94 \G17|ALT_INV_ram~224_combout\ $end
$var wire 1 :4 \G17|ALT_INV_ram~192_combout\ $end
$var wire 1 ;4 \G17|ALT_INV_ram~240_combout\ $end
$var wire 1 <4 \G17|ALT_INV_ram~208_combout\ $end
$var wire 1 =4 \G17|ALT_INV_ram~96_combout\ $end
$var wire 1 >4 \G17|ALT_INV_ram~64_combout\ $end
$var wire 1 ?4 \G17|ALT_INV_ram~112_combout\ $end
$var wire 1 @4 \G17|ALT_INV_ram~80_combout\ $end
$var wire 1 A4 \G17|ALT_INV_ram~271_combout\ $end
$var wire 1 B4 \G17|ALT_INV_ram~270_combout\ $end
$var wire 1 C4 \G17|ALT_INV_ram~269_combout\ $end
$var wire 1 D4 \G17|ALT_INV_ram~268_combout\ $end
$var wire 1 E4 \G17|ALT_INV_ram~267_combout\ $end
$var wire 1 F4 \G17|ALT_INV_ram~266_combout\ $end
$var wire 1 G4 \G17|ALT_INV_ram~265_combout\ $end
$var wire 1 H4 \G17|ALT_INV_ram~264_combout\ $end
$var wire 1 I4 \G17|ALT_INV_ram~263_combout\ $end
$var wire 1 J4 \G17|ALT_INV_ram~262_combout\ $end
$var wire 1 K4 \G17|ALT_INV_ram~261_combout\ $end
$var wire 1 L4 \G17|ALT_INV_ram~260_combout\ $end
$var wire 1 M4 \G17|ALT_INV_ram~259_combout\ $end
$var wire 1 N4 \G17|ALT_INV_ram~258_combout\ $end
$var wire 1 O4 \G17|ALT_INV_ram~257_combout\ $end
$var wire 1 P4 \G17|ALT_INV_ram~256_combout\ $end
$var wire 1 Q4 \G5|ALT_INV_memparareg~combout\ $end
$var wire 1 R4 \G5|ALT_INV_origalu\ [2] $end
$var wire 1 S4 \G5|ALT_INV_origalu\ [1] $end
$var wire 1 T4 \G5|ALT_INV_origalu\ [0] $end
$var wire 1 U4 \G14|ALT_INV_SAIDA\ [15] $end
$var wire 1 V4 \G14|ALT_INV_SAIDA\ [14] $end
$var wire 1 W4 \G14|ALT_INV_SAIDA\ [13] $end
$var wire 1 X4 \G14|ALT_INV_SAIDA\ [12] $end
$var wire 1 Y4 \G14|ALT_INV_SAIDA\ [11] $end
$var wire 1 Z4 \G14|ALT_INV_SAIDA\ [10] $end
$var wire 1 [4 \G14|ALT_INV_SAIDA\ [9] $end
$var wire 1 \4 \G14|ALT_INV_SAIDA\ [8] $end
$var wire 1 ]4 \G14|ALT_INV_SAIDA\ [7] $end
$var wire 1 ^4 \G14|ALT_INV_SAIDA\ [6] $end
$var wire 1 _4 \G14|ALT_INV_SAIDA\ [5] $end
$var wire 1 `4 \G14|ALT_INV_SAIDA\ [4] $end
$var wire 1 a4 \G14|ALT_INV_SAIDA\ [3] $end
$var wire 1 b4 \G14|ALT_INV_SAIDA\ [2] $end
$var wire 1 c4 \G14|ALT_INV_SAIDA\ [1] $end
$var wire 1 d4 \G14|ALT_INV_SAIDA\ [0] $end
$var wire 1 e4 \G13|ALT_INV_SAIDA\ [15] $end
$var wire 1 f4 \G13|ALT_INV_SAIDA\ [14] $end
$var wire 1 g4 \G13|ALT_INV_SAIDA\ [13] $end
$var wire 1 h4 \G13|ALT_INV_SAIDA\ [12] $end
$var wire 1 i4 \G13|ALT_INV_SAIDA\ [11] $end
$var wire 1 j4 \G13|ALT_INV_SAIDA\ [10] $end
$var wire 1 k4 \G13|ALT_INV_SAIDA\ [9] $end
$var wire 1 l4 \G13|ALT_INV_SAIDA\ [8] $end
$var wire 1 m4 \G13|ALT_INV_SAIDA\ [7] $end
$var wire 1 n4 \G13|ALT_INV_SAIDA\ [6] $end
$var wire 1 o4 \G13|ALT_INV_SAIDA\ [5] $end
$var wire 1 p4 \G13|ALT_INV_SAIDA\ [4] $end
$var wire 1 q4 \G13|ALT_INV_SAIDA\ [3] $end
$var wire 1 r4 \G13|ALT_INV_SAIDA\ [2] $end
$var wire 1 s4 \G13|ALT_INV_SAIDA\ [1] $end
$var wire 1 t4 \G13|ALT_INV_SAIDA\ [0] $end
$var wire 1 u4 \G12|ALT_INV_SAIDA\ [15] $end
$var wire 1 v4 \G12|ALT_INV_SAIDA\ [14] $end
$var wire 1 w4 \G12|ALT_INV_SAIDA\ [13] $end
$var wire 1 x4 \G12|ALT_INV_SAIDA\ [12] $end
$var wire 1 y4 \G12|ALT_INV_SAIDA\ [11] $end
$var wire 1 z4 \G12|ALT_INV_SAIDA\ [10] $end
$var wire 1 {4 \G12|ALT_INV_SAIDA\ [9] $end
$var wire 1 |4 \G12|ALT_INV_SAIDA\ [8] $end
$var wire 1 }4 \G12|ALT_INV_SAIDA\ [7] $end
$var wire 1 ~4 \G12|ALT_INV_SAIDA\ [6] $end
$var wire 1 !5 \G12|ALT_INV_SAIDA\ [5] $end
$var wire 1 "5 \G12|ALT_INV_SAIDA\ [4] $end
$var wire 1 #5 \G12|ALT_INV_SAIDA\ [3] $end
$var wire 1 $5 \G12|ALT_INV_SAIDA\ [2] $end
$var wire 1 %5 \G12|ALT_INV_SAIDA\ [1] $end
$var wire 1 &5 \G12|ALT_INV_SAIDA\ [0] $end
$var wire 1 '5 \G18|ALT_INV_SAIDA\ [15] $end
$var wire 1 (5 \G18|ALT_INV_SAIDA\ [14] $end
$var wire 1 )5 \G18|ALT_INV_SAIDA\ [13] $end
$var wire 1 *5 \G18|ALT_INV_SAIDA\ [12] $end
$var wire 1 +5 \G18|ALT_INV_SAIDA\ [11] $end
$var wire 1 ,5 \G18|ALT_INV_SAIDA\ [10] $end
$var wire 1 -5 \G18|ALT_INV_SAIDA\ [9] $end
$var wire 1 .5 \G18|ALT_INV_SAIDA\ [8] $end
$var wire 1 /5 \G18|ALT_INV_SAIDA\ [7] $end
$var wire 1 05 \G18|ALT_INV_SAIDA\ [6] $end
$var wire 1 15 \G18|ALT_INV_SAIDA\ [5] $end
$var wire 1 25 \G18|ALT_INV_SAIDA\ [4] $end
$var wire 1 35 \G18|ALT_INV_SAIDA\ [3] $end
$var wire 1 45 \G18|ALT_INV_SAIDA\ [2] $end
$var wire 1 55 \G18|ALT_INV_SAIDA\ [1] $end
$var wire 1 65 \G18|ALT_INV_SAIDA\ [0] $end
$var wire 1 75 \G7|ALT_INV_Reg[0][15]~combout\ $end
$var wire 1 85 \G7|ALT_INV_Reg[0][14]~combout\ $end
$var wire 1 95 \G17|ALT_INV_ram~4_combout\ $end
$var wire 1 :5 \G17|ALT_INV_ram~52_combout\ $end
$var wire 1 ;5 \G17|ALT_INV_ram~20_combout\ $end
$var wire 1 <5 \G17|ALT_INV_ram~35_combout\ $end
$var wire 1 =5 \G17|ALT_INV_ram~3_combout\ $end
$var wire 1 >5 \G17|ALT_INV_ram~51_combout\ $end
$var wire 1 ?5 \G17|ALT_INV_ram~19_combout\ $end
$var wire 1 @5 \G17|ALT_INV_ram~163_combout\ $end
$var wire 1 A5 \G17|ALT_INV_ram~131_combout\ $end
$var wire 1 B5 \G17|ALT_INV_ram~179_combout\ $end
$var wire 1 C5 \G17|ALT_INV_ram~147_combout\ $end
$var wire 1 D5 \G17|ALT_INV_ram~162_combout\ $end
$var wire 1 E5 \G17|ALT_INV_ram~130_combout\ $end
$var wire 1 F5 \G17|ALT_INV_ram~178_combout\ $end
$var wire 1 G5 \G17|ALT_INV_ram~146_combout\ $end
$var wire 1 H5 \G17|ALT_INV_ram~34_combout\ $end
$var wire 1 I5 \G17|ALT_INV_ram~2_combout\ $end
$var wire 1 J5 \G17|ALT_INV_ram~50_combout\ $end
$var wire 1 K5 \G17|ALT_INV_ram~18_combout\ $end
$var wire 1 L5 \G17|ALT_INV_ram~161_combout\ $end
$var wire 1 M5 \G17|ALT_INV_ram~129_combout\ $end
$var wire 1 N5 \G17|ALT_INV_ram~177_combout\ $end
$var wire 1 O5 \G17|ALT_INV_ram~145_combout\ $end
$var wire 1 P5 \G17|ALT_INV_ram~33_combout\ $end
$var wire 1 Q5 \G17|ALT_INV_ram~1_combout\ $end
$var wire 1 R5 \G17|ALT_INV_ram~49_combout\ $end
$var wire 1 S5 \G17|ALT_INV_ram~17_combout\ $end
$var wire 1 T5 \G17|ALT_INV_ram~160_combout\ $end
$var wire 1 U5 \G17|ALT_INV_ram~128_combout\ $end
$var wire 1 V5 \G17|ALT_INV_ram~176_combout\ $end
$var wire 1 W5 \G17|ALT_INV_ram~144_combout\ $end
$var wire 1 X5 \G17|ALT_INV_ram~32_combout\ $end
$var wire 1 Y5 \G17|ALT_INV_ram~0_combout\ $end
$var wire 1 Z5 \G17|ALT_INV_ram~48_combout\ $end
$var wire 1 [5 \G17|ALT_INV_ram~16_combout\ $end
$var wire 1 \5 \G17|ALT_INV_ram~239_combout\ $end
$var wire 1 ]5 \G17|ALT_INV_ram~207_combout\ $end
$var wire 1 ^5 \G17|ALT_INV_ram~255_combout\ $end
$var wire 1 _5 \G17|ALT_INV_ram~223_combout\ $end
$var wire 1 `5 \G17|ALT_INV_ram~111_combout\ $end
$var wire 1 a5 \G17|ALT_INV_ram~79_combout\ $end
$var wire 1 b5 \G17|ALT_INV_ram~127_combout\ $end
$var wire 1 c5 \G17|ALT_INV_ram~95_combout\ $end
$var wire 1 d5 \G17|ALT_INV_ram~238_combout\ $end
$var wire 1 e5 \G17|ALT_INV_ram~206_combout\ $end
$var wire 1 f5 \G17|ALT_INV_ram~254_combout\ $end
$var wire 1 g5 \G17|ALT_INV_ram~222_combout\ $end
$var wire 1 h5 \G17|ALT_INV_ram~110_combout\ $end
$var wire 1 i5 \G17|ALT_INV_ram~78_combout\ $end
$var wire 1 j5 \G17|ALT_INV_ram~126_combout\ $end
$var wire 1 k5 \G17|ALT_INV_ram~94_combout\ $end
$var wire 1 l5 \G17|ALT_INV_ram~237_combout\ $end
$var wire 1 m5 \G17|ALT_INV_ram~205_combout\ $end
$var wire 1 n5 \G17|ALT_INV_ram~253_combout\ $end
$var wire 1 o5 \G17|ALT_INV_ram~221_combout\ $end
$var wire 1 p5 \G17|ALT_INV_ram~109_combout\ $end
$var wire 1 q5 \G17|ALT_INV_ram~77_combout\ $end
$var wire 1 r5 \G17|ALT_INV_ram~125_combout\ $end
$var wire 1 s5 \G17|ALT_INV_ram~93_combout\ $end
$var wire 1 t5 \G17|ALT_INV_ram~236_combout\ $end
$var wire 1 u5 \G17|ALT_INV_ram~204_combout\ $end
$var wire 1 v5 \G17|ALT_INV_ram~252_combout\ $end
$var wire 1 w5 \G17|ALT_INV_ram~220_combout\ $end
$var wire 1 x5 \G17|ALT_INV_ram~108_combout\ $end
$var wire 1 y5 \G17|ALT_INV_ram~76_combout\ $end
$var wire 1 z5 \G17|ALT_INV_ram~124_combout\ $end
$var wire 1 {5 \G17|ALT_INV_ram~92_combout\ $end
$var wire 1 |5 \G17|ALT_INV_ram~235_combout\ $end
$var wire 1 }5 \G17|ALT_INV_ram~203_combout\ $end
$var wire 1 ~5 \G17|ALT_INV_ram~251_combout\ $end
$var wire 1 !6 \G17|ALT_INV_ram~219_combout\ $end
$var wire 1 "6 \G17|ALT_INV_ram~107_combout\ $end
$var wire 1 #6 \G17|ALT_INV_ram~75_combout\ $end
$var wire 1 $6 \G17|ALT_INV_ram~123_combout\ $end
$var wire 1 %6 \G17|ALT_INV_ram~91_combout\ $end
$var wire 1 &6 \G17|ALT_INV_ram~234_combout\ $end
$var wire 1 '6 \G17|ALT_INV_ram~202_combout\ $end
$var wire 1 (6 \G17|ALT_INV_ram~250_combout\ $end
$var wire 1 )6 \G17|ALT_INV_ram~218_combout\ $end
$var wire 1 *6 \G17|ALT_INV_ram~106_combout\ $end
$var wire 1 +6 \G17|ALT_INV_ram~74_combout\ $end
$var wire 1 ,6 \G17|ALT_INV_ram~122_combout\ $end
$var wire 1 -6 \G17|ALT_INV_ram~90_combout\ $end
$var wire 1 .6 \G17|ALT_INV_ram~233_combout\ $end
$var wire 1 /6 \G17|ALT_INV_ram~201_combout\ $end
$var wire 1 06 \G17|ALT_INV_ram~249_combout\ $end
$var wire 1 16 \G17|ALT_INV_ram~217_combout\ $end
$var wire 1 26 \G17|ALT_INV_ram~105_combout\ $end
$var wire 1 36 \G17|ALT_INV_ram~73_combout\ $end
$var wire 1 46 \G17|ALT_INV_ram~121_combout\ $end
$var wire 1 56 \G17|ALT_INV_ram~89_combout\ $end
$var wire 1 66 \G17|ALT_INV_ram~232_combout\ $end
$var wire 1 76 \G17|ALT_INV_ram~200_combout\ $end
$var wire 1 86 \G17|ALT_INV_ram~248_combout\ $end
$var wire 1 96 \G17|ALT_INV_ram~216_combout\ $end
$var wire 1 :6 \G17|ALT_INV_ram~104_combout\ $end
$var wire 1 ;6 \G17|ALT_INV_ram~72_combout\ $end
$var wire 1 <6 \G17|ALT_INV_ram~120_combout\ $end
$var wire 1 =6 \G17|ALT_INV_ram~88_combout\ $end
$var wire 1 >6 \G17|ALT_INV_ram~231_combout\ $end
$var wire 1 ?6 \G17|ALT_INV_ram~199_combout\ $end
$var wire 1 @6 \G17|ALT_INV_ram~247_combout\ $end
$var wire 1 A6 \G17|ALT_INV_ram~215_combout\ $end
$var wire 1 B6 \G17|ALT_INV_ram~103_combout\ $end
$var wire 1 C6 \G17|ALT_INV_ram~71_combout\ $end
$var wire 1 D6 \G17|ALT_INV_ram~119_combout\ $end
$var wire 1 E6 \G17|ALT_INV_ram~87_combout\ $end
$var wire 1 F6 \G17|ALT_INV_ram~230_combout\ $end
$var wire 1 G6 \G17|ALT_INV_ram~198_combout\ $end
$var wire 1 H6 \G17|ALT_INV_ram~246_combout\ $end
$var wire 1 I6 \G17|ALT_INV_ram~214_combout\ $end
$var wire 1 J6 \G17|ALT_INV_ram~102_combout\ $end
$var wire 1 K6 \G17|ALT_INV_ram~70_combout\ $end
$var wire 1 L6 \G17|ALT_INV_ram~118_combout\ $end
$var wire 1 M6 \G17|ALT_INV_ram~86_combout\ $end
$var wire 1 N6 \G17|ALT_INV_ram~229_combout\ $end
$var wire 1 O6 \G17|ALT_INV_ram~197_combout\ $end
$var wire 1 P6 \G17|ALT_INV_ram~245_combout\ $end
$var wire 1 Q6 \G17|ALT_INV_ram~213_combout\ $end
$var wire 1 R6 \G17|ALT_INV_ram~101_combout\ $end
$var wire 1 S6 \G17|ALT_INV_ram~69_combout\ $end
$var wire 1 T6 \G17|ALT_INV_ram~117_combout\ $end
$var wire 1 U6 \G17|ALT_INV_ram~85_combout\ $end
$var wire 1 V6 \G17|ALT_INV_ram~228_combout\ $end
$var wire 1 W6 \G17|ALT_INV_ram~196_combout\ $end
$var wire 1 X6 \G17|ALT_INV_ram~244_combout\ $end
$var wire 1 Y6 \G17|ALT_INV_ram~212_combout\ $end
$var wire 1 Z6 \G17|ALT_INV_ram~175_combout\ $end
$var wire 1 [6 \G17|ALT_INV_ram~143_combout\ $end
$var wire 1 \6 \G17|ALT_INV_ram~191_combout\ $end
$var wire 1 ]6 \G17|ALT_INV_ram~159_combout\ $end
$var wire 1 ^6 \G17|ALT_INV_ram~47_combout\ $end
$var wire 1 _6 \G17|ALT_INV_ram~15_combout\ $end
$var wire 1 `6 \G17|ALT_INV_ram~63_combout\ $end
$var wire 1 a6 \G17|ALT_INV_ram~31_combout\ $end
$var wire 1 b6 \G17|ALT_INV_ram~174_combout\ $end
$var wire 1 c6 \G17|ALT_INV_ram~142_combout\ $end
$var wire 1 d6 \G17|ALT_INV_ram~190_combout\ $end
$var wire 1 e6 \G17|ALT_INV_ram~158_combout\ $end
$var wire 1 f6 \G17|ALT_INV_ram~46_combout\ $end
$var wire 1 g6 \G17|ALT_INV_ram~14_combout\ $end
$var wire 1 h6 \G17|ALT_INV_ram~62_combout\ $end
$var wire 1 i6 \G17|ALT_INV_ram~30_combout\ $end
$var wire 1 j6 \G17|ALT_INV_ram~173_combout\ $end
$var wire 1 k6 \G17|ALT_INV_ram~141_combout\ $end
$var wire 1 l6 \G17|ALT_INV_ram~189_combout\ $end
$var wire 1 m6 \G17|ALT_INV_ram~157_combout\ $end
$var wire 1 n6 \G17|ALT_INV_ram~45_combout\ $end
$var wire 1 o6 \G17|ALT_INV_ram~13_combout\ $end
$var wire 1 p6 \G17|ALT_INV_ram~61_combout\ $end
$var wire 1 q6 \G17|ALT_INV_ram~29_combout\ $end
$var wire 1 r6 \G17|ALT_INV_ram~172_combout\ $end
$var wire 1 s6 \G17|ALT_INV_ram~140_combout\ $end
$var wire 1 t6 \G17|ALT_INV_ram~188_combout\ $end
$var wire 1 u6 \G17|ALT_INV_ram~156_combout\ $end
$var wire 1 v6 \G17|ALT_INV_ram~44_combout\ $end
$var wire 1 w6 \G17|ALT_INV_ram~12_combout\ $end
$var wire 1 x6 \G17|ALT_INV_ram~60_combout\ $end
$var wire 1 y6 \G17|ALT_INV_ram~28_combout\ $end
$var wire 1 z6 \G17|ALT_INV_ram~171_combout\ $end
$var wire 1 {6 \G17|ALT_INV_ram~139_combout\ $end
$var wire 1 |6 \G17|ALT_INV_ram~187_combout\ $end
$var wire 1 }6 \G17|ALT_INV_ram~155_combout\ $end
$var wire 1 ~6 \G17|ALT_INV_ram~43_combout\ $end
$var wire 1 !7 \G17|ALT_INV_ram~11_combout\ $end
$var wire 1 "7 \G17|ALT_INV_ram~59_combout\ $end
$var wire 1 #7 \G17|ALT_INV_ram~27_combout\ $end
$var wire 1 $7 \G17|ALT_INV_ram~170_combout\ $end
$var wire 1 %7 \G17|ALT_INV_ram~138_combout\ $end
$var wire 1 &7 \G17|ALT_INV_ram~186_combout\ $end
$var wire 1 '7 \G17|ALT_INV_ram~154_combout\ $end
$var wire 1 (7 \G17|ALT_INV_ram~42_combout\ $end
$var wire 1 )7 \G17|ALT_INV_ram~10_combout\ $end
$var wire 1 *7 \G17|ALT_INV_ram~58_combout\ $end
$var wire 1 +7 \G17|ALT_INV_ram~26_combout\ $end
$var wire 1 ,7 \G17|ALT_INV_ram~169_combout\ $end
$var wire 1 -7 \G17|ALT_INV_ram~137_combout\ $end
$var wire 1 .7 \G17|ALT_INV_ram~185_combout\ $end
$var wire 1 /7 \G17|ALT_INV_ram~153_combout\ $end
$var wire 1 07 \G17|ALT_INV_ram~41_combout\ $end
$var wire 1 17 \G17|ALT_INV_ram~9_combout\ $end
$var wire 1 27 \G17|ALT_INV_ram~57_combout\ $end
$var wire 1 37 \G17|ALT_INV_ram~25_combout\ $end
$var wire 1 47 \G17|ALT_INV_ram~168_combout\ $end
$var wire 1 57 \G17|ALT_INV_ram~136_combout\ $end
$var wire 1 67 \G17|ALT_INV_ram~184_combout\ $end
$var wire 1 77 \G17|ALT_INV_ram~152_combout\ $end
$var wire 1 87 \G17|ALT_INV_ram~40_combout\ $end
$var wire 1 97 \G17|ALT_INV_ram~8_combout\ $end
$var wire 1 :7 \G17|ALT_INV_ram~56_combout\ $end
$var wire 1 ;7 \G17|ALT_INV_ram~24_combout\ $end
$var wire 1 <7 \G17|ALT_INV_ram~167_combout\ $end
$var wire 1 =7 \G17|ALT_INV_ram~135_combout\ $end
$var wire 1 >7 \G17|ALT_INV_ram~183_combout\ $end
$var wire 1 ?7 \G17|ALT_INV_ram~151_combout\ $end
$var wire 1 @7 \G17|ALT_INV_ram~39_combout\ $end
$var wire 1 A7 \G17|ALT_INV_ram~7_combout\ $end
$var wire 1 B7 \G17|ALT_INV_ram~55_combout\ $end
$var wire 1 C7 \G17|ALT_INV_ram~23_combout\ $end
$var wire 1 D7 \G17|ALT_INV_ram~166_combout\ $end
$var wire 1 E7 \G17|ALT_INV_ram~134_combout\ $end
$var wire 1 F7 \G17|ALT_INV_ram~182_combout\ $end
$var wire 1 G7 \G17|ALT_INV_ram~150_combout\ $end
$var wire 1 H7 \G17|ALT_INV_ram~38_combout\ $end
$var wire 1 I7 \G17|ALT_INV_ram~6_combout\ $end
$var wire 1 J7 \G17|ALT_INV_ram~54_combout\ $end
$var wire 1 K7 \G17|ALT_INV_ram~22_combout\ $end
$var wire 1 L7 \G17|ALT_INV_ram~165_combout\ $end
$var wire 1 M7 \G17|ALT_INV_ram~133_combout\ $end
$var wire 1 N7 \G17|ALT_INV_ram~181_combout\ $end
$var wire 1 O7 \G17|ALT_INV_ram~149_combout\ $end
$var wire 1 P7 \G17|ALT_INV_ram~37_combout\ $end
$var wire 1 Q7 \G17|ALT_INV_ram~5_combout\ $end
$var wire 1 R7 \G17|ALT_INV_ram~53_combout\ $end
$var wire 1 S7 \G17|ALT_INV_ram~21_combout\ $end
$var wire 1 T7 \G17|ALT_INV_ram~164_combout\ $end
$var wire 1 U7 \G17|ALT_INV_ram~132_combout\ $end
$var wire 1 V7 \G17|ALT_INV_ram~180_combout\ $end
$var wire 1 W7 \G17|ALT_INV_ram~148_combout\ $end
$var wire 1 X7 \G17|ALT_INV_ram~36_combout\ $end
$var wire 1 Y7 \ALT_INV_Clock_Sistema~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
12
03
04
15
06
07
08
1=
1>
0{
0|
0}
0""
1#"
x$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
0z#
0{#
0|#
1}#
1~#
0%$
1&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
1v$
1w$
0x$
1y$
0z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
1:%
0;%
0<%
1=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
1j%
0k%
0l%
1m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
1}%
1~%
0!&
0"&
0#&
0$&
0%&
1&&
0'&
0(&
0)&
1*&
0+&
1,&
0-&
0.&
0/&
00&
01&
12&
13&
04&
15&
06&
07&
08&
19&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
1}&
0~&
0!'
0"'
1#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
12'
03'
14'
15'
06'
17'
08'
19'
1:'
1;'
1<'
1='
0>'
1?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
1G'
0H'
1I'
1J'
0K'
1L'
1M'
0N'
xO'
0P'
0Q'
xR'
xS'
1T'
0U'
1V'
0W'
0X'
0Y'
0Z'
0['
1\'
1]'
1^'
1_'
0`'
1a'
1b'
1c'
1d'
0e'
0f'
0g'
0h'
0i'
xj'
0k'
xl'
0m'
xn'
0o'
xp'
0q'
xr'
xs'
0t'
xu'
xv'
0w'
xx'
0y'
xz'
0{'
x|'
0}'
x~'
0!(
x"(
0#(
x$(
0%(
x&(
x'(
0((
x)(
x*(
1+(
0,(
0-(
0.(
0/(
00(
11(
12(
13(
14(
05(
16(
07(
08(
09(
x:(
0;(
0<(
1=(
0>(
1?(
0@(
0A(
xB(
xC(
xD(
xE(
xF(
xG(
xH(
xI(
xJ(
xK(
xL(
xM(
xN(
xO(
xP(
xQ(
xR(
xS(
xT(
1U(
xV(
0W(
1X(
1Y(
1Z(
1[(
0\(
x](
x^(
x_(
x`(
xa(
xb(
xc(
xd(
xe(
xf(
xg(
xh(
xi(
xj(
xk(
xl(
xm(
xn(
xo(
xp(
0q(
xr(
1s(
0t(
0u(
1v(
0w(
1x(
1y(
0z(
x{(
x|(
x}(
x~(
x!)
x")
x#)
x$)
x%)
x&)
x')
x()
x))
x*)
x+)
x,)
x-)
x.)
x/)
x0)
01)
x2)
03)
14)
15)
06)
07)
18)
09)
0:)
0;)
x<)
x=)
x>)
x?)
x@)
xA)
xB)
xC)
xD)
xE)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
xN)
xO)
xP)
0Q)
0R)
0S)
1T)
0U)
0V)
0W)
0X)
xY)
xZ)
x[)
x\)
x])
x^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
xf)
xg)
xh)
xi)
xj)
xk)
xl)
xm)
0n)
0o)
0p)
xq)
xr)
xs)
xt)
xu)
xv)
xw)
xx)
xy)
xz)
x{)
x|)
x})
x~)
x!*
x"*
x#*
x$*
x%*
x&*
x'*
0(*
0)*
0**
1+*
0,*
1-*
0.*
0/*
00*
01*
12*
03*
14*
05*
06*
17*
18*
09*
0:*
0;*
x<*
x=*
x>*
x?*
x@*
xA*
xB*
xC*
xD*
xE*
xF*
xG*
xH*
xI*
xJ*
xK*
xL*
xM*
xN*
xO*
xP*
0Q*
0R*
0S*
1T*
0U*
1V*
0W*
0X*
1Y*
0Z*
0[*
0\*
x]*
x^*
x_*
x`*
xa*
xb*
xc*
xd*
xe*
xf*
xg*
xh*
xi*
xj*
xk*
xl*
xm*
xn*
xo*
xp*
xq*
0r*
0s*
0t*
1u*
0v*
1w*
0x*
0y*
1z*
0{*
0|*
0}*
x~*
x!+
x"+
x#+
x$+
x%+
x&+
x'+
x(+
x)+
x*+
x++
x,+
x-+
x.+
x/+
x0+
x1+
x2+
x3+
x4+
05+
06+
07+
18+
09+
1:+
0;+
0<+
1=+
0>+
0?+
0@+
xA+
xB+
xC+
xD+
xE+
xF+
xG+
xH+
xI+
xJ+
xK+
xL+
xM+
xN+
xO+
xP+
xQ+
xR+
xS+
xT+
xU+
0V+
0W+
0X+
1Y+
0Z+
1[+
0\+
0]+
1^+
0_+
0`+
0a+
xb+
xc+
xd+
xe+
xf+
xg+
xh+
xi+
xj+
xk+
xl+
xm+
xn+
xo+
xp+
xq+
xr+
xs+
xt+
xu+
xv+
0w+
0x+
0y+
0z+
x{+
x|+
x}+
x~+
x!,
x",
x#,
x$,
x%,
x&,
x',
x(,
x),
x*,
x+,
x,,
x-,
x.,
x/,
x0,
x1,
02,
03,
04,
05,
x6,
x7,
x8,
x9,
x:,
x;,
x<,
x=,
x>,
x?,
x@,
xA,
xB,
xC,
xD,
xE,
xF,
xG,
xH,
xI,
xJ,
0K,
0L,
0M,
0N,
xO,
xP,
xQ,
xR,
xS,
xT,
xU,
xV,
xW,
xX,
xY,
xZ,
x[,
x\,
x],
x^,
x_,
x`,
xa,
xb,
xc,
0d,
0e,
0f,
xg,
xh,
xi,
xj,
xk,
xl,
xm,
xn,
xo,
xp,
xq,
xr,
xs,
xt,
xu,
xv,
xw,
xx,
xy,
xz,
x{,
0|,
1},
0~,
0!-
0"-
1#-
0$-
1%-
0&-
0'-
1(-
0)-
0*-
0+-
1,-
0--
1.-
0/-
00-
11-
02-
03-
04-
15-
06-
07-
08-
19-
0:-
0;-
0<-
1=-
0>-
0?-
0@-
0A-
0B-
1C-
0D-
0E-
0F-
1G-
0H-
1I-
0J-
0K-
1L-
1M-
0N-
0O-
0P-
0Q-
0R-
1S-
1T-
1U-
1V-
1W-
1X-
1Y-
1Z-
1[-
1\-
1]-
1^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
1j-
0k-
0l-
0m-
0n-
0o-
1_/
1`/
0a/
0b/
xc/
xd/
xe/
xf/
xg/
xh/
xi/
xj/
xk/
xl/
xm/
xn/
xo/
xp/
xq/
xr/
xs/
xt/
xu/
xv/
xw/
xx/
xy/
xz/
x{/
x|/
x}/
x~/
x!0
x"0
x#0
x$0
x%0
x&0
x'0
x(0
x)0
x*0
x+0
x,0
x-0
x.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
0G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
0b0
0c0
1d0
1e0
1f0
1g0
0h0
0i0
0j0
1k0
0l0
1m0
1n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
1!1
0"1
0#1
1$1
1%1
1&1
0'1
0(1
0)1
x:1
x;1
x<1
x=1
x>1
x?1
x@1
xA1
xB1
xC1
xD1
xE1
xF1
xG1
xH1
xI1
xJ1
xK1
xL1
xM1
xN1
xO1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
0g1
1h1
1i1
1j1
1k1
0l1
1m1
1n1
1o1
0p1
1q1
1r1
1s1
0t1
1u1
1v1
0w1
1x1
0y1
1z1
0{1
1|1
0}1
1~1
0!2
1"2
0#2
1$2
0%2
1&2
0'2
1(2
0)2
1*2
0+2
1,2
0-2
1.2
0/2
102
012
122
032
142
052
162
072
182
192
0:2
1;2
1<2
1=2
0>2
1?2
1@2
1A2
0B2
1C2
1D2
1E2
0F2
1G2
1H2
0I2
1J2
0K2
1L2
0M2
1N2
1O2
1P2
0Q2
0R2
0S2
0T2
0U2
1V2
1W2
1X2
1Y2
0Z2
1[2
1\2
0]2
1^2
0_2
1f2
0g2
0h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
0w2
1x2
1y2
0z2
0{2
0|2
0/3
103
113
123
133
143
153
163
173
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
0E3
0F3
0G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
0V3
1W3
1X3
1Y3
1Z3
0[3
1\3
0]3
1^3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
x{3
x|3
x}3
x~3
x!4
x"4
x#4
x$4
x%4
x&4
x'4
x(4
x)4
x*4
x+4
x,4
x-4
x.4
x/4
x04
x14
x24
x34
x44
x54
x64
x74
x84
x94
x:4
x;4
x<4
x=4
x>4
x?4
x@4
xA4
xB4
xC4
xD4
xE4
xF4
xG4
xH4
xI4
xJ4
xK4
xL4
xM4
xN4
xO4
xP4
1Q4
175
185
x95
x:5
x;5
x<5
x=5
x>5
x?5
x@5
xA5
xB5
xC5
xD5
xE5
xF5
xG5
xH5
xI5
xJ5
xK5
xL5
xM5
xN5
xO5
xP5
xQ5
xR5
xS5
xT5
xU5
xV5
xW5
xX5
xY5
xZ5
x[5
x\5
x]5
x^5
x_5
x`5
xa5
xb5
xc5
xd5
xe5
xf5
xg5
xh5
xi5
xj5
xk5
xl5
xm5
xn5
xo5
xp5
xq5
xr5
xs5
xt5
xu5
xv5
xw5
xx5
xy5
xz5
x{5
x|5
x}5
x~5
x!6
x"6
x#6
x$6
x%6
x&6
x'6
x(6
x)6
x*6
x+6
x,6
x-6
x.6
x/6
x06
x16
x26
x36
x46
x56
x66
x76
x86
x96
x:6
x;6
x<6
x=6
x>6
x?6
x@6
xA6
xB6
xC6
xD6
xE6
xF6
xG6
xH6
xI6
xJ6
xK6
xL6
xM6
xN6
xO6
xP6
xQ6
xR6
xS6
xT6
xU6
xV6
xW6
xX6
xY6
xZ6
x[6
x\6
x]6
x^6
x_6
x`6
xa6
xb6
xc6
xd6
xe6
xf6
xg6
xh6
xi6
xj6
xk6
xl6
xm6
xn6
xo6
xp6
xq6
xr6
xs6
xt6
xu6
xv6
xw6
xx6
xy6
xz6
x{6
x|6
x}6
x~6
x!7
x"7
x#7
x$7
x%7
x&7
x'7
x(7
x)7
x*7
x+7
x,7
x-7
x.7
x/7
x07
x17
x27
x37
x47
x57
x67
x77
x87
x97
x:7
x;7
x<7
x=7
x>7
x?7
x@7
xA7
xB7
xC7
xD7
xE7
xF7
xG7
xH7
xI7
xJ7
xK7
xL7
xM7
xN7
xO7
xP7
xQ7
xR7
xS7
xT7
xU7
xV7
xW7
xX7
0Y7
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0a
0b
0c
0X
0Y
0Z
0?
0@
0A
0B
0[
1\
1]
0^
0_
1`
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0d
0e
0f
0g
0h
0i
0j
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
11
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
1z
09
0:
0;
0<
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
1x"
0y"
0z"
1{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
1I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
1v#
0w#
0x#
1y#
0!$
0"$
0#$
0$$
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
x".
x#.
x$.
x%.
x&.
x'.
x(.
x).
x*.
x+.
x,.
0-.
x..
0/.
x0.
x1.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
1>.
0?.
0@.
1A.
xB.
0C.
0D.
0E.
xF.
xG.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
xY.
xZ.
x[.
x\.
x].
x^.
x_.
x`.
xa.
xb.
xc.
0d.
xe.
0f.
xg.
xh.
0i.
0j.
xk.
xl.
xm.
xn.
xo.
xp.
xq.
xr.
xs.
xt.
xu.
xv.
xw.
xx.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
1X/
0Y/
0Z/
x[/
0\/
0]/
0^/
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`2
1a2
1b2
xc2
xd2
1e2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
183
x93
1:3
1_3
1`3
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
0b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
035
145
155
065
$end
#10000
0!
0+"
0,&
1Y7
03&
05'
0J'
0T'
0=(
0M-
1#1
1U2
1{0
1i0
1T2
0L'
1N'
1z(
1f'
0\'
0]'
16)
0a'
1e'
0v(
1w(
0H0
0J0
1|0
1G0
0I0
0a0
0g0
1c0
0v$
0w$
0y$
0|$
0w(
17)
1]'
06)
1O$
1g'
1q(
11)
0^'
0x(
0G0
0E0
1H0
0x"
0w"
0{"
0~"
07)
1M2
1Z2
0<2
0?2
0[2
1X"
0]
0\
0`
0E
0N$
1_$
1\$
0^$
1`'
19)
1^'
1x(
1E0
1\!
1s'
1'(
1H(
1R(
1d(
1n(
1$)
1.)
1C)
1M)
1`)
1j)
1x)
1$*
1C*
1M*
1d*
1n*
1'+
11+
1H+
1R+
1i+
1s+
1$,
1.,
1=,
1G,
1V,
1`,
1n,
1x,
0s(
04)
0M2
0Z2
0N2
0Y2
0Y"
1h"
1k"
0i"
0`'
09)
1:2
1>2
0B1
0C1
0@1
0A1
0>1
0?1
0<1
0=1
0:1
0;1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0N1
0O1
0L1
0M1
0c/
0d/
0e/
0f/
0g/
0h/
0k/
0l/
0i/
0j/
0]!
1o!
0m!
1l!
0m%
1l%
14)
1R)
1N2
1Y2
1t(
082
0:2
0v#
1w#
1m%
1n%
0R)
0=2
1x
0w
182
1v#
1u#
0n%
1w
1v
0u#
0v
#20000
1!
1+"
1,&
0Y7
1!.
1k-
13&
15'
1J'
1T'
1=(
1?.
1M-
0X2
091
0#1
045
0U2
0{0
0i0
0T2
1Q-
0j-
1l-
1L'
0N'
0z(
1K'
1u(
0f'
1\'
0]'
1a'
0e'
1v(
1w(
0T)
0d1
1z%
1,$
0H0
1J0
0|0
1G0
1I0
0x2
0d0
1a0
1g0
0c0
1v$
1w$
1<%
1y$
1|$
1:/
1U)
07*
0w(
1T)
1]'
1z#
1;"
0O$
0g'
0q(
01)
0^'
0x(
0G0
1H0
0F0
0&5
1x"
1w"
1G#
1{"
1~"
1{
1!"
0U)
17*
1N-
08*
1M2
1Z2
1<2
1?2
1[2
0X"
1]
1\
1/
1`
1E
1N$
0_$
0\$
1^$
1R-
1^'
1x(
0D0
1F0
0\!
xs'
1v'
x'(
1*(
xH(
1J(
xR(
1T(
xd(
1f(
xn(
1p(
x$)
1&)
x.)
10)
xC)
1E)
xM)
1O)
x`)
1b)
xj)
1l)
xx)
1z)
x$*
1&*
xC*
1E*
xM*
1O*
xd*
1f*
xn*
1p*
x'+
1)+
x1+
13+
xH+
1J+
xR+
1T+
xi+
1k+
xs+
1u+
x$,
1&,
x.,
10,
x=,
1?,
xG,
1I,
xV,
1X,
x`,
1b,
xn,
1p,
xx,
1z,
1s(
04)
19*
0Y*
0N-
18*
0M2
0Z2
0o3
1Y"
0h"
0k"
1i"
1J%
1D0
0B0
1:2
0>2
0u/
xB1
0v/
xC1
0s/
x@1
0t/
xA1
0q/
x>1
0r/
x?1
0o/
x<1
0p/
x=1
0m/
x:1
0n/
x;1
0w/
xD1
0x/
xE1
0y/
xF1
0z/
xG1
0{/
xH1
0|/
xI1
0}/
xJ1
0~/
xK1
0#0
xN1
0$0
xO1
0!0
xL1
0"0
xM1
0%0
xc/
0&0
xd/
0'0
xe/
0(0
xf/
0)0
xg/
0*0
xh/
0-0
xk/
0.0
xl/
0+0
xi/
0,0
xj/
1]!
0o!
1m!
0l!
0m%
0l%
1J/
14)
09*
1Y*
1Z*
0z*
1Y#
xv'
x*(
xJ(
xT(
xf(
xp(
x&)
x0)
xE)
xO)
xb)
xl)
xz)
x&*
xE*
xO*
xf*
xp*
x)+
x3+
xJ+
xT+
xk+
xu+
x&,
x0,
x?,
xI,
xX,
xb,
xp,
xz,
0t(
0>.
0I-
0@0
1B0
0:2
0t4
0v#
0w#
1/!
1m%
1{*
0=+
0Z*
1z*
1g1
135
1=2
xu/
xv/
xs/
xt/
xq/
xr/
xo/
xp/
xm/
xn/
xw/
xx/
xy/
xz/
x{/
x|/
x}/
x~/
x#0
x$0
x!0
x"0
x%0
x&0
x'0
x(0
x)0
x*0
x-0
x.0
x+0
x,0
0x
0w
1*/
1>.
1@0
0>0
1v#
0?.
0y(
05)
0{*
1=+
1>+
0^+
035
0.3
1w
1Z%
0<0
1>0
1w2
1b0
145
0=%
1-&
1F'
0T'
0+(
03(
04(
0M-
0S-
1y(
15)
1_+
0},
0>+
1^+
1i#
0K'
0u(
1T'
1+(
1<0
0:0
0w2
0b0
1#1
1/3
1K2
1Q2
1{0
0m0
0F#
1?!
1=%
1<$
0_+
1},
1~,
0(-
0Q2
0{0
1x2
1d0
0.
0<%
0G'
0T'
0]'
16)
0+(
1w(
080
1:0
1F#
1K"
1f'
0\'
0a'
1e'
0v(
1)-
01-
0~,
1(-
0H0
1Q2
1G0
1{0
1l0
0G#
1.
1O!
0v$
0w$
1p$
1I-
17)
180
060
0J0
1|0
0I0
0/
1O$
0=(
0^'
0x(
0)-
11-
12-
09-
0w(
1]'
06)
0E0
0g1
0x"
0w"
1p"
0O$
1g'
1q(
11)
0G0
1H0
040
160
1M2
1Z2
1U2
1X"
0]
0\
1Y
1`'
19)
07)
1:-
0G-
02-
19-
0<2
0?2
0[2
0X"
1\!
1m$
1O$
0N$
04)
1^'
1x(
140
020
1E0
0N2
0Y2
0\!
1s'
1'(
1H(
1R(
1d(
1n(
1$)
1.)
1C)
1M)
1`)
1j)
1x)
1$*
1C*
1M*
1d*
1n*
1'+
11+
1H+
1R+
1i+
1s+
1$,
1.,
1=,
1G,
1V,
1`,
1n,
1x,
0s(
0:-
1G-
1H-
0M2
0Z2
1:2
1m"
1X"
0Y"
0m%
1R)
0`'
09)
000
120
1>2
0B1
0C1
0@1
0A1
0>1
0?1
0<1
0=1
0:1
0;1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0N1
0O1
0L1
0M1
0c/
0d/
0e/
0f/
0g/
0h/
0k/
0l/
0i/
0j/
1b
0]!
1\!
1l%
0>.
14)
0H-
1N2
1Y2
082
0v#
1n%
1t(
0I-
100
0:2
135
1w#
0w
1m%
1=.
0R)
1g1
0=2
1u#
1x
0y(
1>.
1I-
182
025
1v#
1v
0n%
1?.
0g1
035
1b0
1w
0=%
1:)
0=.
045
0u#
1y(
125
0`0
0F#
0v
1>%
1K'
0b0
0.
1=%
0:)
0d0
1E#
1<%
1`0
1F#
1-
0>%
1G#
1.
0E#
1/
0-
#30000
0!
0+"
0,&
1Y7
03&
05'
0F'
0J'
0K'
1d0
1i0
1m0
1T2
1G'
1N'
1z(
0L'
1c0
0a0
0g0
0l0
0y$
0p$
0|$
0{"
0p"
0~"
0`
0Y
0E
0^$
1_$
1\$
0m$
0i"
1h"
1k"
0m"
1o!
0m!
1l!
0b
#1000000
