============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 04 2025  09:46:08 pm
  Module:                 rapid_x_cpu
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (4952 ps) Setup Check with Pin memory_unit_iv_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][2]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_iv_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     100                  
     Required Time:=    9790                  
      Launch Clock:-       0                  
         Data Path:-    4838                  
             Slack:=    4952                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][2]/CK                      -       -      R     (arrival)   1986     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][2]/QN                      -       CK->QN R     SDFFRS_X1      3   6.0    19   115     115    (-,-) 
  g190348/ZN                                                             -       A->ZN  F     INV_X1         2   4.0     8    29     144    (-,-) 
  g104443/Z                                                              -       B->Z   F     XOR2_X1        1   1.9    12    75     219    (-,-) 
  g104274/ZN                                                             -       A4->ZN R     NOR4_X1        1   1.8    43    92     311    (-,-) 
  g104018__2398/ZN                                                       -       A1->ZN F     NAND4_X1       1   1.6    21    45     356    (-,-) 
  g103814__7482/ZN                                                       -       A1->ZN R     NOR4_X1        3   4.5    69    92     447    (-,-) 
  g103661__5526/ZN                                                       -       B1->ZN F     AOI21_X1       1   1.1    18    32     480    (-,-) 
  g103660__8428/ZN                                                       -       A1->ZN F     OR3_X1         3   5.0    17    84     564    (-,-) 
  g103655_0_0_191520/ZN                                                  -       A1->ZN F     AND2_X1        1  23.3    27    73     637    (-,-) 
  g103645/ZN                                                             -       A->ZN  R     INV_X16      228 587.7    87   260     897    (-,-) 
  g103625__2802/ZN                                                       -       A1->ZN F     NAND2_X1       3   6.8    31    84     980    (-,-) 
  g103546__1881/Z                                                        -       A->Z   R     XOR2_X1        1   1.9    22    57    1037    (-,-) 
  g103538__3680/ZN                                                       -       A->ZN  F     OAI211_X1      1   1.6    14    41    1078    (-,-) 
  g103536__5526/ZN                                                       -       A1->ZN F     OR4_X2        33  83.0    58   164    1242    (-,-) 
  g103518__5115/Z                                                        -       S->Z   F     MUX2_X1        3   6.5    16   118    1360    (-,-) 
  g103431__2883/ZN                                                       -       A1->ZN R     AOI22_X1       2  14.2    83   113    1474    (-,-) 
  g103423/ZN                                                             -       A->ZN  F     INV_X8        98 241.9    44   156    1630    (-,-) 
  g103343__2883/Z                                                        -       B->Z   F     MUX2_X1        1   2.5    12   103    1733    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3533/Z  -       A->Z   F     XOR2_X1        1   3.0    23    69    1802    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3516/CO -       CI->CO F     FA_X1          1   3.0    15    95    1897    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3515/CO -       CI->CO F     FA_X1          1   3.0    15    91    1988    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3514/CO -       CI->CO F     FA_X1          1   3.0    15    91    2078    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3513/CO -       CI->CO F     FA_X1          1   3.0    15    91    2169    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3512/CO -       CI->CO F     FA_X1          1   3.0    15    91    2260    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3511/CO -       CI->CO F     FA_X1          1   3.0    15    91    2351    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3510/CO -       CI->CO F     FA_X1          1   3.0    15    91    2442    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3509/CO -       CI->CO F     FA_X1          1   3.0    15    91    2533    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3508/CO -       CI->CO F     FA_X1          1   3.0    15    91    2624    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3507/CO -       CI->CO F     FA_X1          1   3.0    15    91    2715    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3506/CO -       CI->CO F     FA_X1          1   3.0    15    91    2806    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3505/CO -       CI->CO F     FA_X1          1   3.0    15    91    2896    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3504/CO -       CI->CO F     FA_X1          1   3.0    15    91    2987    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3503/CO -       CI->CO F     FA_X1          1   3.0    15    91    3078    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3502/CO -       CI->CO F     FA_X1          1   3.0    15    91    3169    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3501/CO -       CI->CO F     FA_X1          1   3.0    15    91    3260    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3500/CO -       CI->CO F     FA_X1          1   3.0    15    91    3351    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3499/CO -       CI->CO F     FA_X1          1   3.0    15    91    3442    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3498/CO -       CI->CO F     FA_X1          1   3.0    15    91    3533    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3497/CO -       CI->CO F     FA_X1          1   3.0    15    91    3624    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3496/CO -       CI->CO F     FA_X1          1   3.0    15    91    3715    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3495/CO -       CI->CO F     FA_X1          1   3.0    15    91    3806    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3494/CO -       CI->CO F     FA_X1          1   3.0    15    91    3896    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3493/CO -       CI->CO F     FA_X1          1   3.0    15    91    3987    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3492/CO -       CI->CO F     FA_X1          1   3.0    15    91    4078    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3491/CO -       CI->CO F     FA_X1          1   3.0    15    91    4169    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3490/CO -       CI->CO F     FA_X1          1   3.0    15    91    4260    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       CI->CO F     FA_X1          1   3.0    15    91    4351    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   3.0    15    91    4442    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   3.0    15    91    4533    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.4    14    89    4622    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/ZN -       A->ZN  F     XNOR2_X1       1   1.7    12    55    4677    (-,-) 
  g184214/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    42    58    4735    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.6    11    32    4767    (-,-) 
  g183895/ZN                                                             -       A2->ZN R     NAND2_X1       1   2.0    16    30    4798    (-,-) 
  g183889/ZN                                                             -       A->ZN  F     OAI21_X1       1   1.4    22    31    4829    (-,-) 
  memory_unit_iv_data_in_reg[31]/D                                       <<<     -      F     SDFFRS_X1      1     -     -     9    4838    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

