{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697215385183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697215385184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:43:04 2023 " "Processing started: Fri Oct 13 10:43:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697215385184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215385184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215385184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697215386241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697215386241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file finitestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/FiniteStateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updategame.sv 0 0 " "Found 0 design units, including 0 entities, in source file updategame.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocasillasmarcadas.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocasillasmarcadas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroCasillasMarcadas " "Found entity 1: registroCasillasMarcadas" {  } { { "registroCasillasMarcadas.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/registroCasillasMarcadas.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generategrid.sv 1 1 " "Found 1 design units, including 1 entities, in source file generategrid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generateGrid " "Found entity 1: generateGrid" {  } { { "generateGrid.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/generateGrid.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file grid_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grid_controller " "Found entity 1: grid_controller" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697215409267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697215409349 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697215409359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generateGrid generateGrid:gen_grid " "Elaborating entity \"generateGrid\" for hierarchy \"generateGrid:gen_grid\"" {  } { { "TopModule.sv" "gen_grid" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409374 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697215409376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697215409376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:vga_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:vga_clock_gen\"" {  } { { "TopModule.sv" "vga_clock_gen" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiniteStateMachine FiniteStateMachine:fsm " "Elaborating entity \"FiniteStateMachine\" for hierarchy \"FiniteStateMachine:fsm\"" {  } { { "TopModule.sv" "fsm" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_controller grid_controller:grid_controller_inst " "Elaborating entity \"grid_controller\" for hierarchy \"grid_controller:grid_controller_inst\"" {  } { { "TopModule.sv" "grid_controller_inst" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409384 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "grid_controller.sv(62) " "Verilog HDL Case Statement warning at grid_controller.sv(62): incomplete case statement has no default case item" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697215409394 "|TopModule|grid_controller:video_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red grid_controller.sv(46) " "Verilog HDL Always Construct warning at grid_controller.sv(46): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697215409394 "|TopModule|grid_controller:video_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green grid_controller.sv(46) " "Verilog HDL Always Construct warning at grid_controller.sv(46): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue grid_controller.sv(46) " "Verilog HDL Always Construct warning at grid_controller.sv(46): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync_n grid_controller.sv(15) " "Output port \"sync_n\" at grid_controller.sv(15) has no driver" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] grid_controller.sv(46) " "Inferred latch for \"blue\[0\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] grid_controller.sv(46) " "Inferred latch for \"blue\[1\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] grid_controller.sv(46) " "Inferred latch for \"blue\[2\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] grid_controller.sv(46) " "Inferred latch for \"blue\[3\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] grid_controller.sv(46) " "Inferred latch for \"blue\[4\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] grid_controller.sv(46) " "Inferred latch for \"blue\[5\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] grid_controller.sv(46) " "Inferred latch for \"blue\[6\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409395 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] grid_controller.sv(46) " "Inferred latch for \"blue\[7\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] grid_controller.sv(46) " "Inferred latch for \"green\[0\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] grid_controller.sv(46) " "Inferred latch for \"green\[1\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] grid_controller.sv(46) " "Inferred latch for \"green\[2\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] grid_controller.sv(46) " "Inferred latch for \"green\[3\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] grid_controller.sv(46) " "Inferred latch for \"green\[4\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] grid_controller.sv(46) " "Inferred latch for \"green\[5\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] grid_controller.sv(46) " "Inferred latch for \"green\[6\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] grid_controller.sv(46) " "Inferred latch for \"green\[7\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] grid_controller.sv(46) " "Inferred latch for \"red\[0\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] grid_controller.sv(46) " "Inferred latch for \"red\[1\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409396 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] grid_controller.sv(46) " "Inferred latch for \"red\[2\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] grid_controller.sv(46) " "Inferred latch for \"red\[3\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] grid_controller.sv(46) " "Inferred latch for \"red\[4\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] grid_controller.sv(46) " "Inferred latch for \"red\[5\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] grid_controller.sv(46) " "Inferred latch for \"red\[6\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] grid_controller.sv(46) " "Inferred latch for \"red\[7\]\" at grid_controller.sv(46)" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 "|TopModule|grid_controller:video_controller_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697215409397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter grid_controller:grid_controller_inst\|horizontal_counter:vga_horizontal " "Elaborating entity \"horizontal_counter\" for hierarchy \"grid_controller:grid_controller_inst\|horizontal_counter:vga_horizontal\"" {  } { { "grid_controller.sv" "vga_horizontal" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.sv(11) " "Verilog HDL assignment warning at horizontal_counter.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/horizontal_counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697215409400 "|TopModule|horizontal_counter:h_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter grid_controller:grid_controller_inst\|vertical_counter:vga_vertical " "Elaborating entity \"vertical_counter\" for hierarchy \"grid_controller:grid_controller_inst\|vertical_counter:vga_vertical\"" {  } { { "grid_controller.sv" "vga_vertical" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215409402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.sv(12) " "Verilog HDL assignment warning at vertical_counter.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/vertical_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697215409404 "|TopModule|vertical_counter:v_counter"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|red\[6\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|red\[6\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|red\[4\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|red\[4\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|red\[2\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|red\[2\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|green\[6\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|green\[6\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|green\[4\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|green\[4\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|green\[2\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|green\[2\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|green\[0\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|green\[0\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|blue\[6\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|blue\[6\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|blue\[4\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|blue\[4\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|blue\[2\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|blue\[2\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "grid_controller:grid_controller_inst\|blue\[0\] grid_controller:grid_controller_inst\|red\[0\] " "Duplicate LATCH primitive \"grid_controller:grid_controller_inst\|blue\[0\]\" merged with LATCH primitive \"grid_controller:grid_controller_inst\|red\[0\]\"" {  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697215410647 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1697215410647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "grid_controller:grid_controller_inst\|red\[0\] " "Latch grid_controller:grid_controller_inst\|red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA grid_controller:grid_controller_inst\|horizontal_counter:vga_horizontal\|h_Count_Value\[15\] " "Ports D and ENA on the latch are fed by the same signal grid_controller:grid_controller_inst\|horizontal_counter:vga_horizontal\|h_Count_Value\[15\]" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/horizontal_counter.sv" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697215410650 ""}  } { { "grid_controller.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/grid_controller.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697215410650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] VCC " "Pin \"red\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] VCC " "Pin \"red\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] VCC " "Pin \"red\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] VCC " "Pin \"red\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] VCC " "Pin \"green\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] VCC " "Pin \"green\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] VCC " "Pin \"green\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] VCC " "Pin \"green\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] VCC " "Pin \"blue\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] VCC " "Pin \"blue\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] VCC " "Pin \"blue\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] VCC " "Pin \"blue\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697215410905 "|TopModule|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697215410905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697215411079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697215411878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697215412210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697215412210 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "TopModule.sv" "" { Text "C:/Users/Bojtronic/Documents/TEC/Taller de digitales/Laboratorios/vsm_digital-design-lab-2023/Laboratorio 4/Buscaminas/TopModule.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697215412301 "|TopModule|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697215412301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697215412303 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697215412303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697215412303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697215412303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697215412353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:43:32 2023 " "Processing ended: Fri Oct 13 10:43:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697215412353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697215412353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697215412353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697215412353 ""}
