============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 13 2020  06:10:23 pm
  Module:                 filter_sharp
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                     Type          Fanout  Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clock_name)         launch                                           0 R 
in_reg_reg[7][8]/CP                                           0             0 R 
in_reg_reg[7][8]/QN        HS65_LS_DFPRQNX9        1  22.8   71  +192     192 F 
g31191/A                                                           +0     193   
g31191/Z                   HS65_LS_IVX71          79 457.3  191  +145     338 R 
S0[10].U0_csa_tree_U_S15_4_add_59_8_groupi/in_0[9] 
  g827/CI                                                          +0     338   
  g827/S0                  HS65_LS_FA1X18          1   7.8   34  +233     571 R 
  g803/A0                                                          +0     571   
  g803/S0                  HS65_LS_FA1X9           2  10.9   56  +189     760 R 
  g292/B                                                           +0     760   
  g292/Z                   HS65_LS_NOR2X13         2  11.4   34   +44     804 F 
  g285/A                                                           +0     805   
  g285/Z                   HS65_LS_IVX18           3  11.0   28   +31     836 R 
  g269/B                                                           +0     836   
  g269/Z                   HS65_LS_AND2X4          1   7.2   62   +97     932 R 
  g233/A                                                           +0     932   
  g233/Z                   HS65_LS_XOR2X35         1  15.6   28  +108    1041 F 
S0[10].U0_csa_tree_U_S15_4_add_59_8_groupi/out_0[9] 
S0[10].U0_csa_tree_U_S15_5_add_59_8_groupi/in_0[9] 
  g417/A0                                                          +0    1041   
  g417/S0                  HS65_LS_FA1X27          2  17.6   37  +161    1202 R 
  g376/B                                                           +0    1202   
  g376/Z                   HS65_LS_NAND2X14        2   7.5   30   +36    1238 F 
  g345/A                                                           +0    1238   
  g345/Z                   HS65_LS_NOR2AX6         1   7.2   37   +80    1318 F 
  g307/A                                                           +0    1318   
  g307/Z                   HS65_LS_XOR2X35         3  15.2   28   +98    1416 F 
S0[10].U0_csa_tree_U_S15_5_add_59_8_groupi/out_0[9] 
S0[10].U0_U_S15_6_add_59_8/A[9] 
  g338/A                                                           +0    1416   
  g338/Z                   HS65_LS_NAND2X7         1   9.5   58   +42    1458 R 
  g309/C                                                           +0    1458   
  g309/Z                   HS65_LS_OAI12X18        1  15.6   45   +60    1518 F 
  g308/A0                                                          +0    1518   
  g308/CO                  HS65_LS_FA1X27          2  14.5   33  +105    1624 F 
  g306/B                                                           +0    1624   
  g306/Z                   HS65_LS_AOI21X17        2  14.5   57   +50    1673 R 
  g304/B                                                           +0    1674   
  g304/Z                   HS65_LS_OAI12X18        2  11.9   46   +45    1719 F 
  g303/C                                                           +0    1719   
  g303/Z                   HS65_LS_OAI21X12        1   7.3   55   +32    1751 R 
  g301/B                                                           +0    1751   
  g301/Z                   HS65_LS_NAND2AX14       2  11.9   42   +50    1801 F 
  g300/B                                                           +0    1801   
  g300/Z                   HS65_LS_NAND2AX14       1   9.6   31   +34    1835 R 
  g298/B                                                           +0    1835   
  g298/Z                   HS65_LS_NAND2AX21       1  15.6   35   +37    1872 F 
  g297/A0                                                          +0    1873   
  g297/CO                  HS65_LS_FA1X27          1   7.6   28   +94    1967 F 
  g296/A                                                           +0    1967   
  g296/Z                   HS65_LS_IVX18           1   7.8   22   +25    1992 R 
  g295/A0                                                          +0    1992   
  g295/S0                  HS65_LS_FA1X9           1   5.0   38  +170    2162 R 
  g294/A                                                           +0    2162   
  g294/Z                   HS65_LS_IVX9            1   3.6   20   +29    2192 F 
S0[10].U0_U_S15_6_add_59_8/Z[16] 
reg_f15_reg[10][9]/D  <<<  HS65_LS_DFPHQX9                         +0    2192   
reg_f15_reg[10][9]/CP      setup                              0  +158    2350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)         capture                                       2450 R 
                           adjustments                           -100    2350   
--------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[7][8]/CP
End-point    : reg_f15_reg[10][9]/D
