Analysis & Synthesis report for project
Mon Nov 24 22:45:40 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |project|top_state
 11. State Machine - |project|M2_module:M2_unit|state_cs
 12. State Machine - |project|M2_module:M2_unit|state_ws
 13. State Machine - |project|M2_module:M2_unit|state_ct
 14. State Machine - |project|M2_module:M2_unit|state_fs
 15. State Machine - |project|M2_module:M2_unit|state
 16. State Machine - |project|M1_module:M1_unit|state
 17. State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
 18. State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
 19. State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated
 27. Source assignments for M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated
 28. Source assignments for M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated
 29. Source assignments for M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated
 30. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
 31. Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult2
 38. Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult0
 39. altpll Parameter Settings by Entity Instance
 40. altsyncram Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 43. Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM3:RAM_inst3"
 44. Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM2:RAM_inst2"
 45. Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM1:RAM_inst1"
 46. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"
 47. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 24 22:45:40 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,495                                       ;
;     Total combinational functions  ; 1,250                                       ;
;     Dedicated logic registers      ; 648                                         ;
; Total registers                    ; 648                                         ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,136                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; project            ; project            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; State Machine Processing                                         ; Minimal Bits       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                           ; Library ;
+------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; ../rtl/RAM_init_T.mif                                                  ; yes             ; User Memory Initialization File  ; C:/Users/matth/Documents/project-group-81-thursday/rtl/RAM_init_T.mif                  ;         ;
; ../rtl/RAM_init_S.mif                                                  ; yes             ; User Memory Initialization File  ; C:/Users/matth/Documents/project-group-81-thursday/rtl/RAM_init_S.mif                  ;         ;
; ../rtl/RAM_init_C.mif                                                  ; yes             ; User Memory Initialization File  ; C:/Users/matth/Documents/project-group-81-thursday/rtl/RAM_init_C.mif                  ;         ;
; ../rtl/dual_port_RAM3.v                                                ; yes             ; User Verilog HDL File            ; C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v                ;         ;
; ../rtl/dual_port_RAM2.v                                                ; yes             ; User Verilog HDL File            ; C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v                ;         ;
; ../rtl/dual_port_RAM1.v                                                ; yes             ; User Verilog HDL File            ; C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v                ;         ;
; ../rtl/dual_port_RAM0.v                                                ; yes             ; User Verilog HDL File            ; C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v                ;         ;
; ../rtl/define_M1_state.h                                               ; yes             ; User File                        ; C:/Users/matth/Documents/project-group-81-thursday/rtl/define_M1_state.h               ;         ;
; ../rtl/Clock_100_PLL.v                                                 ; yes             ; User Wizard-Generated File       ; C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v                 ;         ;
; ../rtl/convert_hex_to_seven_segment.sv                                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv ;         ;
; ../rtl/project.sv                                                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv                      ;         ;
; ../rtl/UART_receive_controller.sv                                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_receive_controller.sv      ;         ;
; ../rtl/SRAM_controller.sv                                              ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv              ;         ;
; ../rtl/VGA_controller.sv                                               ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_controller.sv               ;         ;
; ../rtl/PB_controller.sv                                                ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/PB_controller.sv                ;         ;
; ../rtl/UART_SRAM_interface.sv                                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv          ;         ;
; ../rtl/VGA_SRAM_interface.sv                                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv           ;         ;
; ../rtl/M1_module.sv                                                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv                    ;         ;
; ../rtl/M2_module.sv                                                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv                    ;         ;
; /users/matth/documents/project-group-81-thursday/rtl/define_state.h    ; yes             ; Auto-Found File                  ; /users/matth/documents/project-group-81-thursday/rtl/define_state.h                    ;         ;
; /users/matth/documents/project-group-81-thursday/rtl/vga_param.h       ; yes             ; Auto-Found File                  ; /users/matth/documents/project-group-81-thursday/rtl/vga_param.h                       ;         ;
; /users/matth/documents/project-group-81-thursday/rtl/define_m2_state.h ; yes             ; Auto-Found File                  ; /users/matth/documents/project-group-81-thursday/rtl/define_m2_state.h                 ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal191.inc                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                  ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/clock_100_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction      ; C:/Users/matth/Documents/project-group-81-thursday/syn/db/clock_100_pll_altpll.v       ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_dsk2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_dsk2.tdf          ;         ;
; db/altsyncram_9rk2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf          ;         ;
; db/altsyncram_esk2.tdf                                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf          ;         ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mult_56t.tdf                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/matth/Documents/project-group-81-thursday/syn/db/mult_56t.tdf                 ;         ;
+------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 1,495            ;
;                                             ;                  ;
; Total combinational functions               ; 1250             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 690              ;
;     -- 3 input functions                    ; 269              ;
;     -- <=2 input functions                  ; 291              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 967              ;
;     -- arithmetic mode                      ; 283              ;
;                                             ;                  ;
; Total registers                             ; 648              ;
;     -- Dedicated logic registers            ; 648              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 160              ;
; Total memory bits                           ; 20136            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 6                ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_I~input ;
; Maximum fan-out                             ; 741              ;
; Total fan-out                               ; 8531             ;
; Average fan-out                             ; 3.66             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name                  ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |project                                          ; 1250 (112)          ; 648 (32)                  ; 20136       ; 6            ; 0       ; 3         ; 160  ; 0            ; |project                                                                                                                        ; project                      ; work         ;
;    |M2_module:M2_unit|                            ; 694 (694)           ; 279 (279)                 ; 20136       ; 6            ; 0       ; 3         ; 0    ; 0            ; |project|M2_module:M2_unit                                                                                                      ; M2_module                    ; work         ;
;       |dual_port_RAM0:RAM_inst0|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0                                                                             ; dual_port_RAM0               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component                                             ; altsyncram                   ; work         ;
;             |altsyncram_dsk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated              ; altsyncram_dsk2              ; work         ;
;       |dual_port_RAM1:RAM_inst1|                  ; 0 (0)               ; 0 (0)                     ; 3240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1                                                                             ; dual_port_RAM1               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 3240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component                                             ; altsyncram                   ; work         ;
;             |altsyncram_9rk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 3240        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated              ; altsyncram_9rk2              ; work         ;
;       |dual_port_RAM2:RAM_inst2|                  ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2                                                                             ; dual_port_RAM2               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component                                             ; altsyncram                   ; work         ;
;             |altsyncram_esk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated              ; altsyncram_esk2              ; work         ;
;       |dual_port_RAM3:RAM_inst3|                  ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3                                                                             ; dual_port_RAM3               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component                                             ; altsyncram                   ; work         ;
;             |altsyncram_esk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated              ; altsyncram_esk2              ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult0                                                                                       ; lpm_mult                     ; work         ;
;          |mult_56t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult0|mult_56t:auto_generated                                                               ; mult_56t                     ; work         ;
;       |lpm_mult:Mult1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult1                                                                                       ; lpm_mult                     ; work         ;
;          |mult_56t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult1|mult_56t:auto_generated                                                               ; mult_56t                     ; work         ;
;       |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult2                                                                                       ; lpm_mult                     ; work         ;
;          |mult_56t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |project|M2_module:M2_unit|lpm_mult:Mult2|mult_56t:auto_generated                                                               ; mult_56t                     ; work         ;
;    |PB_controller:PB_unit|                        ; 47 (47)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|PB_controller:PB_unit                                                                                                  ; PB_controller                ; work         ;
;    |SRAM_controller:SRAM_unit|                    ; 3 (3)               ; 56 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit                                                                                              ; SRAM_controller              ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                                             ; Clock_100_PLL                ; work         ;
;          |altpll:altpll_component|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                                     ; altpll                       ; work         ;
;             |Clock_100_PLL_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated ; Clock_100_PLL_altpll         ; work         ;
;    |UART_SRAM_interface:UART_unit|                ; 114 (69)            ; 74 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit                                                                                          ; UART_SRAM_interface          ; work         ;
;       |UART_receive_controller:UART_RX|           ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX                                                          ; UART_receive_controller      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|                  ; 228 (149)           ; 141 (95)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit                                                                                            ; VGA_SRAM_interface           ; work         ;
;       |VGA_controller:VGA_unit|                   ; 79 (79)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit                                                                    ; VGA_controller               ; work         ;
;    |convert_hex_to_seven_segment:unit0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit0                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit1                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit2                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit3                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit4                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit5                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit6|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit6                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit7|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit7                                                                                     ; convert_hex_to_seven_segment ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+
; M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init_S.mif ;
; M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 120          ; 32           ; 120          ; 32           ; 3840 ; ../rtl/RAM_init_C.mif ;
; M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init_T.mif ;
; M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init_T.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------+
; State Machine - |project|top_state                                  ;
+---------------------+-----------------------+-----------------------+
; Name                ; top_state.state_bit_1 ; top_state.state_bit_0 ;
+---------------------+-----------------------+-----------------------+
; top_state.S_IDLE    ; 0                     ; 0                     ;
; top_state.S_UART_RX ; 1                     ; 0                     ;
; top_state.S_RUN_M1  ; 1                     ; 1                     ;
; top_state.S_RUN_M2  ; 0                     ; 1                     ;
+---------------------+-----------------------+-----------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------+
; State Machine - |project|M2_module:M2_unit|state_cs          ;
+----------------+----------------------+----------------------+
; Name           ; state_cs.state_bit_1 ; state_cs.state_bit_0 ;
+----------------+----------------------+----------------------+
; state_cs.S_CSL ; 0                    ; 0                    ;
; state_cs.S_CS1 ; 0                    ; 1                    ;
; state_cs.S_CS2 ; 1                    ; 0                    ;
; state_cs.S_CS3 ; 1                    ; 1                    ;
+----------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------+
; State Machine - |project|M2_module:M2_unit|state_ws ;
+-------------------+---------------------------------+
; Name              ; state_ws.state_bit_0            ;
+-------------------+---------------------------------+
; state_ws.WS_LOAD  ; 0                               ;
; state_ws.WS_WRITE ; 1                               ;
+-------------------+---------------------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------+
; State Machine - |project|M2_module:M2_unit|state_ct          ;
+----------------+----------------------+----------------------+
; Name           ; state_ct.state_bit_1 ; state_ct.state_bit_0 ;
+----------------+----------------------+----------------------+
; state_ct.S_CTL ; 0                    ; 0                    ;
; state_ct.S_CT1 ; 0                    ; 1                    ;
; state_ct.S_CT2 ; 1                    ; 0                    ;
; state_ct.S_CT3 ; 1                    ; 1                    ;
+----------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------+
; State Machine - |project|M2_module:M2_unit|state_fs                                   ;
+------------------+----------------------+----------------------+----------------------+
; Name             ; state_fs.state_bit_2 ; state_fs.state_bit_1 ; state_fs.state_bit_0 ;
+------------------+----------------------+----------------------+----------------------+
; state_fs.FS_0    ; 0                    ; 0                    ; 0                    ;
; state_fs.FS_1    ; 0                    ; 0                    ; 1                    ;
; state_fs.FS_RUN  ; 0                    ; 1                    ; 0                    ;
; state_fs.FS_L1   ; 0                    ; 1                    ; 1                    ;
; state_fs.FS_L2   ; 1                    ; 0                    ; 0                    ;
; state_fs.FS_L3   ; 1                    ; 0                    ; 1                    ;
; state_fs.FS_DONE ; 1                    ; 1                    ; 0                    ;
+------------------+----------------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------------------------------+
; State Machine - |project|M2_module:M2_unit|state                            ;
+-----------------+-------------------+-------------------+-------------------+
; Name            ; state.state_bit_2 ; state.state_bit_1 ; state.state_bit_0 ;
+-----------------+-------------------+-------------------+-------------------+
; state.S_IDLE_M2 ; 0                 ; 0                 ; 0                 ;
; state.S_FS      ; 0                 ; 1                 ; 0                 ;
; state.S_CT      ; 1                 ; 0                 ; 0                 ;
; state.S_MA      ; 1                 ; 1                 ; 0                 ;
; state.S_MB      ; 1                 ; 0                 ; 1                 ;
; state.S_CS      ; 1                 ; 1                 ; 1                 ;
; state.S_WS      ; 0                 ; 1                 ; 1                 ;
+-----------------+-------------------+-------------------+-------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M1_module:M1_unit|state                                                                    ;
+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name            ; state.state_bit_4 ; state.state_bit_3 ; state.state_bit_2 ; state.state_bit_1 ; state.state_bit_0 ;
+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; state.S_IDLE_M1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; state.S_PL0     ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; state.S_PL1     ; 0                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; state.S_PL2     ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ;
; state.S_PL3     ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ;
; state.S_PL4     ; 0                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; state.S_PL5     ; 0                 ; 1                 ; 1                 ; 0                 ; 0                 ;
; state.S_PL6     ; 0                 ; 1                 ; 1                 ; 1                 ; 0                 ;
; state.S_PL7     ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; state.S_PL8     ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; state.S_PL9     ; 1                 ; 0                 ; 1                 ; 0                 ; 0                 ;
; state.S_C1      ; 1                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; state.S_C2      ; 1                 ; 1                 ; 0                 ; 0                 ; 0                 ;
; state.S_C3      ; 1                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; state.S_C4      ; 1                 ; 1                 ; 1                 ; 0                 ; 0                 ;
; state.S_C5      ; 1                 ; 1                 ; 1                 ; 1                 ; 0                 ;
; state.S_C6      ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; state.S_C7      ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; state.S_C8      ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; state.S_L0      ; 0                 ; 0                 ; 1                 ; 1                 ; 1                 ;
; state.S_L1      ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; state.S_L2      ; 0                 ; 1                 ; 0                 ; 1                 ; 1                 ;
; state.S_L3      ; 0                 ; 1                 ; 1                 ; 0                 ; 1                 ;
; state.S_L4      ; 0                 ; 1                 ; 1                 ; 1                 ; 1                 ;
; state.S_DONE    ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                   ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; Name                                           ; UART_SRAM_state.state_bit_2 ; UART_SRAM_state.state_bit_1 ; UART_SRAM_state.state_bit_0 ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                           ; 0                           ; 0                           ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 1                           ; 0                           ; 1                           ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                           ; 0                           ; 1                           ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 1                           ; 0                           ; 0                           ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 1                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 0                           ; 1                           ; 1                           ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state ;
+-------------------------------+-----------------------+------------------------------------------+
; Name                          ; RXC_state.state_bit_1 ; RXC_state.state_bit_0                    ;
+-------------------------------+-----------------------+------------------------------------------+
; RXC_state.S_RXC_IDLE          ; 0                     ; 0                                        ;
; RXC_state.S_RXC_SYNC          ; 0                     ; 1                                        ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 1                     ; 0                                        ;
; RXC_state.S_RXC_STOP_BIT      ; 1                     ; 1                                        ;
+-------------------------------+-----------------------+------------------------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                           ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                                      ; VGA_SRAM_state.state_bit_3 ; VGA_SRAM_state.state_bit_2 ; VGA_SRAM_state.state_bit_1 ; VGA_SRAM_state.state_bit_0 ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 1                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 1                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 1                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 1                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 1                          ; 1                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 0                          ; 1                          ; 0                          ; 0                          ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; M2_module:M2_unit|address_a[0][0]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][1]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][2]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][3]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][4]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][5]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_a[0][6]                   ; M2_module:M2_unit|Selector520 ; yes                    ;
; M2_module:M2_unit|address_b[0][0]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][1]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][2]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][3]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][4]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][5]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][6]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_b[0][7]                   ; M2_module:M2_unit|Selector582 ; yes                    ;
; M2_module:M2_unit|address_a[1][0]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][1]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][2]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][3]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][4]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][5]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[1][6]                   ; M2_module:M2_unit|Selector503 ; yes                    ;
; M2_module:M2_unit|address_a[2][0]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][1]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][2]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][3]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][4]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][5]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][6]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[2][7]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_b[2][1]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_b[2][2]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_b[2][3]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_b[2][4]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_b[2][5]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_b[2][6]                   ; M2_module:M2_unit|Selector531 ; yes                    ;
; M2_module:M2_unit|address_a[3][0]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][1]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][2]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][3]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][4]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][5]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][6]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_a[3][7]                   ; M2_module:M2_unit|Selector471 ; yes                    ;
; M2_module:M2_unit|address_b[3][1]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; M2_module:M2_unit|address_b[3][2]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; M2_module:M2_unit|address_b[3][3]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; M2_module:M2_unit|address_b[3][4]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; M2_module:M2_unit|address_b[3][5]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; M2_module:M2_unit|address_b[3][6]                   ; M2_module:M2_unit|Selector522 ; yes                    ;
; Number of user-specified and inferred latches = 50  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------------+---------------------------------------------+
; Register name                                     ; Reason for Removal                          ;
+---------------------------------------------------+---------------------------------------------+
; M1_module:M1_unit|line_threshold[3,4]             ; Stuck at VCC due to stuck port data_in      ;
; M1_module:M1_unit|line_threshold[2]               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|line_threshold[0,1]             ; Stuck at VCC due to stuck port data_in      ;
; M2_module:M2_unit|ct_acc_buf[22..31]              ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][31]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][30]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][29]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][28]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][27]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][26]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][25]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][24]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][23]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][22]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][21]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][20]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][19]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][18]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[3][17]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][31]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][30]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][29]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][28]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][27]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][26]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][25]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][24]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][23]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][22]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][21]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][20]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][19]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][18]             ; Lost fanout                                 ;
; M2_module:M2_unit|write_data_a[2][17]             ; Lost fanout                                 ;
; M2_module:M2_unit|Rb[0..3]                        ; Stuck at GND due to stuck port data_in      ;
; M2_module:M2_unit|Cb[1..3]                        ; Stuck at GND due to stuck port data_in      ;
; M1_start                                          ; Stuck at GND due to stuck port data_in      ;
; top_state~8                                       ; Lost fanout                                 ;
; top_state~10                                      ; Lost fanout                                 ;
; M2_module:M2_unit|state_ws~7                      ; Lost fanout                                 ;
; M2_module:M2_unit|state~11                        ; Lost fanout                                 ;
; M2_module:M2_unit|state~12                        ; Lost fanout                                 ;
; M1_module:M1_unit|state~6                         ; Lost fanout                                 ;
; M1_module:M1_unit|state~7                         ; Lost fanout                                 ;
; M1_module:M1_unit|state~8                         ; Lost fanout                                 ;
; M1_module:M1_unit|state~9                         ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11  ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~12  ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~13  ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14     ; Lost fanout                                 ;
; M1_module:M1_unit|state.state_bit_0               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|state.state_bit_1               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|state.state_bit_2               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|state.state_bit_3               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|state.state_bit_4               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|counter[0..13]                  ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|SRAM_we_n                       ; Stuck at VCC due to stuck port data_in      ;
; M1_module:M1_unit|Done                            ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|lof                             ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|locounter[0..2]                 ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|line_threshold[7..13]           ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|line_threshold[6]               ; Stuck at VCC due to stuck port data_in      ;
; M1_module:M1_unit|line_threshold[5]               ; Stuck at GND due to stuck port data_in      ;
; M1_module:M1_unit|B_odd[15,23..31]                ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[15,23..31]               ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[15,23..31]                ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[16]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[16]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[16]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[17]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[17]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[17]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[18]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[18]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[18]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[19]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[19]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[19]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[20]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[20]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[20]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[21]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[21]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[21]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[22]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[22]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[22]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[15,23..31]                ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[15,23..31]               ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[15,23..31]               ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[16]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[16]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[16]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[17]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[17]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[17]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[18]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[18]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[18]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[19]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[19]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[19]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[20]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[20]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[20]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[21]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[21]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[21]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[22]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_even[22]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[22]                      ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[0]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_odd[0]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[0]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[1]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_odd[1]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[1]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[2]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_odd[2]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[2]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[3]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_odd[3]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[3]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[4]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[4]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_odd[4..7]                     ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[5]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[5]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[6]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[6]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[7][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[3][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[7][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[3][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_acc[7..31]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_buff[7]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_odd[0..14]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[0]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[0]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_even[0]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[1]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[1]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_even[1]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[2]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[2]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_even[2]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[3]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[3]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_even[3]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[4]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[4]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|Y_even[4..7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[5]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[5]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[6]                        ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[6]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[6][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[2][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[6][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[2][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_acc[7..31]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_buff[7]                       ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[9][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[5][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[1][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[9][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[5][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[1][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][0]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][1]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][2]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][3]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][4]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][5]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][6]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[8][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[4][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|V_regs[0][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[8][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[4][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|U_regs[0][7]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_even[0..14]                   ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|R_odd[0..14]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|G_odd[0..14]                    ; Stuck at GND due to stuck port clock_enable ;
; M1_module:M1_unit|B_even[0..14]                   ; Stuck at GND due to stuck port clock_enable ;
; UART_SRAM_interface:UART_unit|new_line_count[0,1] ; Lost fanout                                 ;
; M2_module:M2_unit|ct_acc[22..31]                  ; Lost fanout                                 ;
; Total Number of Removed Registers = 545           ;                                             ;
+---------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+--------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal             ; Registers Removed due to This Register                                               ;
+--------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; M1_start                                         ; Stuck at GND                   ; M1_module:M1_unit|SRAM_we_n, M1_module:M1_unit|Done, M1_module:M1_unit|locounter[2], ;
;                                                  ; due to stuck port data_in      ; M1_module:M1_unit|locounter[1], M1_module:M1_unit|locounter[0],                      ;
;                                                  ;                                ; M1_module:M1_unit|line_threshold[13], M1_module:M1_unit|line_threshold[12],          ;
;                                                  ;                                ; M1_module:M1_unit|line_threshold[11], M1_module:M1_unit|line_threshold[10],          ;
;                                                  ;                                ; M1_module:M1_unit|line_threshold[9], M1_module:M1_unit|line_threshold[8],            ;
;                                                  ;                                ; M1_module:M1_unit|line_threshold[7], M1_module:M1_unit|line_threshold[6],            ;
;                                                  ;                                ; M1_module:M1_unit|line_threshold[5]                                                  ;
; M1_module:M1_unit|U_regs[3][0]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][0], M1_module:M1_unit|U_regs[1][0],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][0]                                                       ;
; M1_module:M1_unit|U_regs[7][7]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][7], M1_module:M1_unit|U_regs[5][7],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][7]                                                       ;
; M1_module:M1_unit|V_regs[7][0]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][0], M1_module:M1_unit|V_regs[5][0],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][0]                                                       ;
; M1_module:M1_unit|V_regs[3][0]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][0], M1_module:M1_unit|V_regs[1][0],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][0]                                                       ;
; M1_module:M1_unit|U_regs[7][0]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][0], M1_module:M1_unit|U_regs[5][0],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][0]                                                       ;
; M1_module:M1_unit|V_regs[3][2]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][2], M1_module:M1_unit|V_regs[1][2],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][2]                                                       ;
; M1_module:M1_unit|V_regs[7][1]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][1], M1_module:M1_unit|V_regs[5][1],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][1]                                                       ;
; M1_module:M1_unit|V_regs[3][1]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][1], M1_module:M1_unit|V_regs[1][1],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][1]                                                       ;
; M1_module:M1_unit|U_regs[7][1]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][1], M1_module:M1_unit|U_regs[5][1],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][1]                                                       ;
; M1_module:M1_unit|U_regs[3][1]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][1], M1_module:M1_unit|U_regs[1][1],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][1]                                                       ;
; M1_module:M1_unit|V_regs[7][2]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][2], M1_module:M1_unit|V_regs[5][2],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][2]                                                       ;
; M1_module:M1_unit|U_regs[3][7]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][7], M1_module:M1_unit|U_regs[1][7],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][7]                                                       ;
; M1_module:M1_unit|U_regs[7][2]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][2], M1_module:M1_unit|U_regs[5][2],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][2]                                                       ;
; M1_module:M1_unit|U_regs[3][2]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][2], M1_module:M1_unit|U_regs[1][2],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][2]                                                       ;
; M1_module:M1_unit|V_regs[7][3]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][3], M1_module:M1_unit|V_regs[5][3],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][3]                                                       ;
; M1_module:M1_unit|V_regs[3][3]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][3], M1_module:M1_unit|V_regs[1][3],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][3]                                                       ;
; M1_module:M1_unit|U_regs[7][3]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][3], M1_module:M1_unit|U_regs[5][3],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][3]                                                       ;
; M1_module:M1_unit|U_regs[3][3]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][3], M1_module:M1_unit|U_regs[1][3],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][3]                                                       ;
; M1_module:M1_unit|V_regs[7][4]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][4], M1_module:M1_unit|V_regs[5][4],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][4]                                                       ;
; M1_module:M1_unit|V_regs[3][4]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][4], M1_module:M1_unit|V_regs[1][4],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][4]                                                       ;
; M1_module:M1_unit|U_regs[7][4]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][4], M1_module:M1_unit|U_regs[5][4],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][4]                                                       ;
; M1_module:M1_unit|U_regs[3][4]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][4], M1_module:M1_unit|U_regs[1][4],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][4]                                                       ;
; M1_module:M1_unit|V_regs[7][5]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][5], M1_module:M1_unit|V_regs[5][5],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][5]                                                       ;
; M1_module:M1_unit|V_regs[3][5]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][5], M1_module:M1_unit|V_regs[1][5],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][5]                                                       ;
; M1_module:M1_unit|U_regs[7][5]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][5], M1_module:M1_unit|U_regs[5][5],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][5]                                                       ;
; M1_module:M1_unit|U_regs[3][5]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][5], M1_module:M1_unit|U_regs[1][5],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][5]                                                       ;
; M1_module:M1_unit|V_regs[7][6]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][6], M1_module:M1_unit|V_regs[5][6],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][6]                                                       ;
; M1_module:M1_unit|V_regs[3][6]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][6], M1_module:M1_unit|V_regs[1][6],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][6]                                                       ;
; M1_module:M1_unit|U_regs[7][6]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[6][6], M1_module:M1_unit|U_regs[5][6],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[4][6]                                                       ;
; M1_module:M1_unit|U_regs[3][6]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[2][6], M1_module:M1_unit|U_regs[1][6],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|U_regs[0][6]                                                       ;
; M1_module:M1_unit|V_regs[7][7]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[6][7], M1_module:M1_unit|V_regs[5][7],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[4][7]                                                       ;
; M1_module:M1_unit|V_regs[3][7]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[2][7], M1_module:M1_unit|V_regs[1][7],                      ;
;                                                  ; due to stuck port clock_enable ; M1_module:M1_unit|V_regs[0][7]                                                       ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11 ; Lost Fanouts                   ; UART_SRAM_interface:UART_unit|new_line_count[1],                                     ;
;                                                  ;                                ; UART_SRAM_interface:UART_unit|new_line_count[0]                                      ;
; M1_module:M1_unit|line_threshold[4]              ; Stuck at VCC                   ; M1_module:M1_unit|lof                                                                ;
;                                                  ; due to stuck port data_in      ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][0]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][0]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][0]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][0]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][1]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][1]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][1]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][1]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][2]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][2]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][2]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][2]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][3]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][3]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][3]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][3]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][4]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][4]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][4]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][4]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][5]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][5]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][5]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][5]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][6]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][6]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][6]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][6]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|V_regs[9][7]                   ; Stuck at GND                   ; M1_module:M1_unit|V_regs[8][7]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
; M1_module:M1_unit|U_regs[9][7]                   ; Stuck at GND                   ; M1_module:M1_unit|U_regs[8][7]                                                       ;
;                                                  ; due to stuck port clock_enable ;                                                                                      ;
+--------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 648   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 556   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 486   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; M2_module:M2_unit|ws_ram_addr_next[7]                               ; 3       ;
; M2_module:M2_unit|ws_ram_addr_next[1]                               ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[9]                         ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[10]                        ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[11]                        ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[12]                        ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[14]                        ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[16]                        ; 3       ;
; VGA_SRAM_interface:VGA_unit|SRAM_address[17]                        ; 3       ;
; M2_module:M2_unit|SRAM_we_n                                         ; 2       ;
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; VGA_enable                                                          ; 37      ;
; SRAM_controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_controller:SRAM_unit|SRAM_CE_N_O                               ; 1       ;
; SRAM_controller:SRAM_unit|SRAM_OE_N_O                               ; 1       ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Empty ; 10      ;
; M2_module:M2_unit|ws_ram_addr[7]                                    ; 2       ;
; M2_module:M2_unit|ws_ram_addr[0]                                    ; 2       ;
; M2_module:M2_unit|ws_first_cycle                                    ; 2       ;
; PB_controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_controller:PB_unit|clock_1kHz                                    ; 3       ;
; M2_module:M2_unit|sprime_is_even                                    ; 6       ;
; Total number of inverted registers = 22                             ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|M2_module:M2_unit|cs_jbuf[0]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|new_line_count[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |project|M2_module:M2_unit|cs_i[3]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[5]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[12]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|M2_module:M2_unit|Ri[2]                                                      ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |project|M1_module:M1_unit|V_regs[0][4]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1_module:M1_unit|V_regs[7][4]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M1_module:M1_unit|V_regs[8][0]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|M2_module:M2_unit|cs_j[0]                                                    ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |project|M1_module:M1_unit|U_regs[0][4]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1_module:M1_unit|U_regs[6][7]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M1_module:M1_unit|U_regs[8][4]                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |project|M1_module:M1_unit|R_even[28]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|M2_module:M2_unit|accum_counter[0]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M1_module:M1_unit|V_regs[9][4]                                               ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |project|M1_module:M1_unit|B_even[5]                                                  ;
; 5:1                ; 96 bits   ; 288 LEs       ; 192 LEs              ; 96 LEs                 ; Yes        ; |project|M1_module:M1_unit|R_odd[5]                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_buffer[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |project|M2_module:M2_unit|ct_counter[0]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |project|M2_module:M2_unit|accum_counter2[3]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |project|M2_module:M2_unit|cs_acc[26]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |project|M1_module:M1_unit|U_regs[9][1]                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |project|M1_module:M1_unit|V_acc[25]                                                  ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|VGA_red[2]                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |project|M2_module:M2_unit|cs_counter[1]                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |project|M2_module:M2_unit|sprime_index[0]                                            ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |project|UART_timer[10]                                                               ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |project|M1_module:M1_unit|U_acc[24]                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_count[0]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |project|M2_module:M2_unit|s_address[2]                                               ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_address[10]                               ;
; 8:1                ; 20 bits   ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; Yes        ; |project|M1_module:M1_unit|V_acc[8]                                                   ;
; 9:1                ; 20 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |project|M1_module:M1_unit|U_acc[3]                                                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|clock_count[2] ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |project|M2_module:M2_unit|ct_acc[0]                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[1]                                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |project|M2_module:M2_unit|sprime_even_buf[5]                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |project|M2_module:M2_unit|write_data_a[0][13]                                        ;
; 11:1               ; 9 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[6]                                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 30 LEs               ; 9 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_ADDRESS_O[3]                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[14]                                 ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_write_data_buf[2]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_write_data_buf[12]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |project|M2_module:M2_unit|state_cs.S_CSL                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|M2_module:M2_unit|Selector307                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|M2_module:M2_unit|state_ws                                                   ;
; 4:1                ; 47 bits   ; 94 LEs        ; 94 LEs               ; 0 LEs                  ; No         ; |project|M2_module:M2_unit|Selector780                                                ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; No         ; |project|M1_module:M1_unit|Selector40                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |project|M2_module:M2_unit|Selector766                                                ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |project|M2_module:M2_unit|Selector789                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |project|M2_module:M2_unit|Selector814                                                ;
; 7:1                ; 48 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |project|M1_module:M1_unit|Selector73                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |project|Selector29                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |project|M1_module:M1_unit|Selector92                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |project|M1_module:M1_unit|Selector89                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |project|M1_module:M1_unit|Selector121                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Selector1      ;
; 9:1                ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |project|M1_module:M1_unit|Selector58                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |project|SRAM_address[16]                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |project|M1_module:M1_unit|Selector88                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |project|M1_module:M1_unit|Selector24                                                 ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; No         ; |project|M2_module:M2_unit|Selector294                                                ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |project|SRAM_address[5]                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |project|SRAM_address[7]                                                              ;
; 24:1               ; 6 bits    ; 96 LEs        ; 66 LEs               ; 30 LEs                 ; No         ; |project|SRAM_address[12]                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit ;
+-----------------+----------------------------------+---------------------------------------------+
; Parameter Name  ; Value                            ; Type                                        ;
+-----------------+----------------------------------+---------------------------------------------+
; H_SYNC_CYC      ; 0001100000                       ; Unsigned Binary                             ;
; H_SYNC_BACK     ; 0000110000                       ; Unsigned Binary                             ;
; H_SYNC_ACT      ; 1010000000                       ; Unsigned Binary                             ;
; H_SYNC_TOTAL    ; 1100100000                       ; Unsigned Binary                             ;
; V_SYNC_CYC      ; 0000000010                       ; Unsigned Binary                             ;
; V_SYNC_BACK     ; 0000011111                       ; Unsigned Binary                             ;
; V_SYNC_ACT      ; 0111100000                       ; Unsigned Binary                             ;
; V_SYNC_TOTAL    ; 1000001100                       ; Unsigned Binary                             ;
; X_START         ; 0010010000                       ; Unsigned Binary                             ;
; Y_START         ; 0000100001                       ; Unsigned Binary                             ;
; PIPE_DELAY      ; 0                                ; Signed Integer                              ;
; X_DELAYED_START ; 00000000000000000000000010010000 ; Unsigned Binary                             ;
+-----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                          ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_100_PLL ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                       ;
; LOCK_LOW                      ; 1                               ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                       ;
; BANDWIDTH                     ; 0                               ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; VCO_MIN                       ; 0                               ; Untyped                                                       ;
; VCO_MAX                       ; 0                               ; Untyped                                                       ;
; VCO_CENTER                    ; 0                               ; Untyped                                                       ;
; PFD_MIN                       ; 0                               ; Untyped                                                       ;
; PFD_MAX                       ; 0                               ; Untyped                                                       ;
; M_INITIAL                     ; 0                               ; Untyped                                                       ;
; M                             ; 0                               ; Untyped                                                       ;
; N                             ; 1                               ; Untyped                                                       ;
; M2                            ; 1                               ; Untyped                                                       ;
; N2                            ; 1                               ; Untyped                                                       ;
; SS                            ; 1                               ; Untyped                                                       ;
; C0_HIGH                       ; 0                               ; Untyped                                                       ;
; C1_HIGH                       ; 0                               ; Untyped                                                       ;
; C2_HIGH                       ; 0                               ; Untyped                                                       ;
; C3_HIGH                       ; 0                               ; Untyped                                                       ;
; C4_HIGH                       ; 0                               ; Untyped                                                       ;
; C5_HIGH                       ; 0                               ; Untyped                                                       ;
; C6_HIGH                       ; 0                               ; Untyped                                                       ;
; C7_HIGH                       ; 0                               ; Untyped                                                       ;
; C8_HIGH                       ; 0                               ; Untyped                                                       ;
; C9_HIGH                       ; 0                               ; Untyped                                                       ;
; C0_LOW                        ; 0                               ; Untyped                                                       ;
; C1_LOW                        ; 0                               ; Untyped                                                       ;
; C2_LOW                        ; 0                               ; Untyped                                                       ;
; C3_LOW                        ; 0                               ; Untyped                                                       ;
; C4_LOW                        ; 0                               ; Untyped                                                       ;
; C5_LOW                        ; 0                               ; Untyped                                                       ;
; C6_LOW                        ; 0                               ; Untyped                                                       ;
; C7_LOW                        ; 0                               ; Untyped                                                       ;
; C8_LOW                        ; 0                               ; Untyped                                                       ;
; C9_LOW                        ; 0                               ; Untyped                                                       ;
; C0_INITIAL                    ; 0                               ; Untyped                                                       ;
; C1_INITIAL                    ; 0                               ; Untyped                                                       ;
; C2_INITIAL                    ; 0                               ; Untyped                                                       ;
; C3_INITIAL                    ; 0                               ; Untyped                                                       ;
; C4_INITIAL                    ; 0                               ; Untyped                                                       ;
; C5_INITIAL                    ; 0                               ; Untyped                                                       ;
; C6_INITIAL                    ; 0                               ; Untyped                                                       ;
; C7_INITIAL                    ; 0                               ; Untyped                                                       ;
; C8_INITIAL                    ; 0                               ; Untyped                                                       ;
; C9_INITIAL                    ; 0                               ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C0_PH                         ; 0                               ; Untyped                                                       ;
; C1_PH                         ; 0                               ; Untyped                                                       ;
; C2_PH                         ; 0                               ; Untyped                                                       ;
; C3_PH                         ; 0                               ; Untyped                                                       ;
; C4_PH                         ; 0                               ; Untyped                                                       ;
; C5_PH                         ; 0                               ; Untyped                                                       ;
; C6_PH                         ; 0                               ; Untyped                                                       ;
; C7_PH                         ; 0                               ; Untyped                                                       ;
; C8_PH                         ; 0                               ; Untyped                                                       ;
; C9_PH                         ; 0                               ; Untyped                                                       ;
; L0_HIGH                       ; 1                               ; Untyped                                                       ;
; L1_HIGH                       ; 1                               ; Untyped                                                       ;
; G0_HIGH                       ; 1                               ; Untyped                                                       ;
; G1_HIGH                       ; 1                               ; Untyped                                                       ;
; G2_HIGH                       ; 1                               ; Untyped                                                       ;
; G3_HIGH                       ; 1                               ; Untyped                                                       ;
; E0_HIGH                       ; 1                               ; Untyped                                                       ;
; E1_HIGH                       ; 1                               ; Untyped                                                       ;
; E2_HIGH                       ; 1                               ; Untyped                                                       ;
; E3_HIGH                       ; 1                               ; Untyped                                                       ;
; L0_LOW                        ; 1                               ; Untyped                                                       ;
; L1_LOW                        ; 1                               ; Untyped                                                       ;
; G0_LOW                        ; 1                               ; Untyped                                                       ;
; G1_LOW                        ; 1                               ; Untyped                                                       ;
; G2_LOW                        ; 1                               ; Untyped                                                       ;
; G3_LOW                        ; 1                               ; Untyped                                                       ;
; E0_LOW                        ; 1                               ; Untyped                                                       ;
; E1_LOW                        ; 1                               ; Untyped                                                       ;
; E2_LOW                        ; 1                               ; Untyped                                                       ;
; E3_LOW                        ; 1                               ; Untyped                                                       ;
; L0_INITIAL                    ; 1                               ; Untyped                                                       ;
; L1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G0_INITIAL                    ; 1                               ; Untyped                                                       ;
; G1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G2_INITIAL                    ; 1                               ; Untyped                                                       ;
; G3_INITIAL                    ; 1                               ; Untyped                                                       ;
; E0_INITIAL                    ; 1                               ; Untyped                                                       ;
; E1_INITIAL                    ; 1                               ; Untyped                                                       ;
; E2_INITIAL                    ; 1                               ; Untyped                                                       ;
; E3_INITIAL                    ; 1                               ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L0_PH                         ; 0                               ; Untyped                                                       ;
; L1_PH                         ; 0                               ; Untyped                                                       ;
; G0_PH                         ; 0                               ; Untyped                                                       ;
; G1_PH                         ; 0                               ; Untyped                                                       ;
; G2_PH                         ; 0                               ; Untyped                                                       ;
; G3_PH                         ; 0                               ; Untyped                                                       ;
; E0_PH                         ; 0                               ; Untyped                                                       ;
; E1_PH                         ; 0                               ; Untyped                                                       ;
; E2_PH                         ; 0                               ; Untyped                                                       ;
; E3_PH                         ; 0                               ; Untyped                                                       ;
; M_PH                          ; 0                               ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; CBXI_PARAMETER                ; Clock_100_PLL_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                      ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ../rtl/RAM_init_S.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_dsk2        ; Untyped                                                   ;
+------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                      ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_A                         ; 120                    ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_B                         ; 120                    ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ../rtl/RAM_init_C.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_9rk2        ; Untyped                                                   ;
+------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                      ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ../rtl/RAM_init_T.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_esk2        ; Untyped                                                   ;
+------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                      ;
+------------------------------------+------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                            ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ../rtl/RAM_init_T.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_esk2        ; Untyped                                                   ;
+------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2_module:M2_unit|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 33           ; Untyped             ;
; LPM_WIDTHR                                     ; 33           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                          ;
; Entity Instance                           ; M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 120                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 120                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 32                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 3                                ;
; Entity Instance                       ; M2_module:M2_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 33                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; M2_module:M2_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 33                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; M2_module:M2_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                               ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 33                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM3:RAM_inst3"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_b[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[31..17]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[31..17]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM2:RAM_inst2"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_b[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[31..17]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[31..17]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2_module:M2_unit|dual_port_RAM1:RAM_inst1"                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_a      ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[17..16] ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[12..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[15]     ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[14]     ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[13]     ; Input ; Info     ; Stuck at GND ;
+---------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 648                         ;
;     CLR               ; 95                          ;
;     CLR SCLR          ; 44                          ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 86                          ;
;     ENA CLR           ; 341                         ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SLD       ; 22                          ;
;     plain             ; 6                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1265                        ;
;     arith             ; 283                         ;
;         2 data inputs ; 163                         ;
;         3 data inputs ; 120                         ;
;     normal            ; 982                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 149                         ;
;         4 data inputs ; 690                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 93                          ;
;                       ;                             ;
; Max LUT depth         ; 7.40                        ;
; Average LUT depth     ; 2.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Nov 24 22:45:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram3.v
    Info (12023): Found entity 1: dual_port_RAM3 File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram2.v
    Info (12023): Found entity 1: dual_port_RAM2 File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram1.v
    Info (12023): Found entity 1: dual_port_RAM1 File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram0.v
    Info (12023): Found entity 1: dual_port_RAM0 File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL File: C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv
    Info (12023): Found entity 1: convert_hex_to_seven_segment File: C:/Users/matth/Documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/project.sv
    Info (12023): Found entity 1: project File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_receive_controller.sv
    Info (12023): Found entity 1: UART_receive_controller File: C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_receive_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_controller.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/pb_controller.sv
    Info (12023): Found entity 1: PB_controller File: C:/Users/matth/Documents/project-group-81-thursday/rtl/PB_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_sram_interface.sv
    Info (12023): Found entity 1: UART_SRAM_interface File: C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_sram_interface.sv
    Info (12023): Found entity 1: VGA_SRAM_interface File: C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv Line: 17
Warning (12019): Can't analyze file -- file M1_module.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m1_module.sv
    Info (12023): Found entity 1: M1_module File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m2_module.sv
    Info (12023): Found entity 1: M2_module File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 15
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "PB_controller" for hierarchy "PB_controller:PB_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 113
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 134
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv Line: 65
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 150
Info (12128): Elaborating entity "UART_receive_controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv Line: 55
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 170
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v Line: 104
Info (12133): Instantiated megafunction "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_100_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v
    Info (12023): Found entity 1: Clock_100_PLL_altpll File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/clock_100_pll_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_100_PLL_altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "M1_module" for hierarchy "M1_module:M1_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 181
Info (10264): Verilog HDL Case Statement information at M1_module.sv(69): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv Line: 69
Info (10264): Verilog HDL Case Statement information at M1_module.sv(239): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv Line: 239
Info (10264): Verilog HDL Case Statement information at M1_module.sv(277): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv Line: 277
Info (12128): Elaborating entity "M2_module" for hierarchy "M2_module:M2_unit" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 192
Info (10264): Verilog HDL Case Statement information at M2_module.sv(245): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 245
Warning (10230): Verilog HDL assignment warning at M2_module.sv(339): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 339
Warning (10230): Verilog HDL assignment warning at M2_module.sv(343): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 343
Warning (10230): Verilog HDL assignment warning at M2_module.sv(497): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 497
Warning (10230): Verilog HDL assignment warning at M2_module.sv(501): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 501
Warning (10230): Verilog HDL assignment warning at M2_module.sv(520): truncated value with size 64 to match size of target (1) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 520
Warning (10230): Verilog HDL assignment warning at M2_module.sv(544): truncated value with size 32 to match size of target (1) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 544
Warning (10230): Verilog HDL assignment warning at M2_module.sv(581): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 581
Warning (10230): Verilog HDL assignment warning at M2_module.sv(585): truncated value with size 32 to match size of target (4) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 585
Warning (10230): Verilog HDL assignment warning at M2_module.sv(604): truncated value with size 64 to match size of target (1) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 604
Warning (10230): Verilog HDL assignment warning at M2_module.sv(630): truncated value with size 32 to match size of target (1) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 630
Warning (10230): Verilog HDL assignment warning at M2_module.sv(674): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 674
Warning (10230): Verilog HDL assignment warning at M2_module.sv(675): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 675
Warning (10230): Verilog HDL assignment warning at M2_module.sv(676): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 676
Warning (10270): Verilog HDL Case Statement warning at M2_module.sv(719): incomplete case statement has no default case item File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 719
Info (10264): Verilog HDL Case Statement information at M2_module.sv(719): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 719
Warning (10230): Verilog HDL assignment warning at M2_module.sv(778): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 778
Warning (10230): Verilog HDL assignment warning at M2_module.sv(781): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 781
Warning (10230): Verilog HDL assignment warning at M2_module.sv(784): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 784
Warning (10230): Verilog HDL assignment warning at M2_module.sv(788): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 788
Warning (10230): Verilog HDL assignment warning at M2_module.sv(791): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 791
Warning (10230): Verilog HDL assignment warning at M2_module.sv(794): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 794
Warning (10270): Verilog HDL Case Statement warning at M2_module.sv(775): incomplete case statement has no default case item File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 775
Info (10264): Verilog HDL Case Statement information at M2_module.sv(775): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 775
Warning (10230): Verilog HDL assignment warning at M2_module.sv(835): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 835
Warning (10230): Verilog HDL assignment warning at M2_module.sv(838): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 838
Warning (10230): Verilog HDL assignment warning at M2_module.sv(841): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 841
Warning (10230): Verilog HDL assignment warning at M2_module.sv(845): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 845
Warning (10230): Verilog HDL assignment warning at M2_module.sv(848): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 848
Warning (10230): Verilog HDL assignment warning at M2_module.sv(851): truncated value with size 32 to match size of target (17) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 851
Warning (10270): Verilog HDL Case Statement warning at M2_module.sv(832): incomplete case statement has no default case item File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 832
Info (10264): Verilog HDL Case Statement information at M2_module.sv(832): all case item expressions in this case statement are onehot File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 832
Warning (10034): Output port "Done" at M2_module.sv(19) has no driver File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 19
Info (10041): Inferred latch for "address_b[0][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[0][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[2][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_b[3][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[0][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[1][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[2][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][0]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][1]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][2]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][3]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][4]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][5]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][6]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (10041): Inferred latch for "address_a[3][7]" at M2_module.sv(671) File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Info (12128): Elaborating entity "dual_port_RAM0" for hierarchy "M2_module:M2_unit|dual_port_RAM0:RAM_inst0" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v Line: 62
Info (12130): Elaborated megafunction instantiation "M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v Line: 62
Info (12133): Instantiated megafunction "M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init_S.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsk2.tdf
    Info (12023): Found entity 1: altsyncram_dsk2 File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_dsk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dsk2" for hierarchy "M2_module:M2_unit|dual_port_RAM0:RAM_inst0|altsyncram:altsyncram_component|altsyncram_dsk2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM1" for hierarchy "M2_module:M2_unit|dual_port_RAM1:RAM_inst1" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v Line: 62
Info (12130): Elaborated megafunction instantiation "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v Line: 62
Info (12133): Instantiated megafunction "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init_C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "120"
    Info (12134): Parameter "numwords_b" = "120"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 120 memory words in side A specified but total number of address lines is 8 File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1240
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 120 memory words in side B specified but total number of address lines is 8 File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1243
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rk2.tdf
    Info (12023): Found entity 1: altsyncram_9rk2 File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9rk2" for hierarchy "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM2" for hierarchy "M2_module:M2_unit|dual_port_RAM2:RAM_inst2" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v Line: 62
Info (12130): Elaborated megafunction instantiation "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v Line: 62
Info (12133): Instantiated megafunction "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init_T.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esk2.tdf
    Info (12023): Found entity 1: altsyncram_esk2 File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_esk2" for hierarchy "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM3" for hierarchy "M2_module:M2_unit|dual_port_RAM3:RAM_inst3" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 183
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 285
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[17]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 636
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[18]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 671
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[19]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 706
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[20]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 741
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[21]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 776
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[22]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 811
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[23]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 846
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[24]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 881
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[25]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 916
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[26]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 951
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[27]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 986
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[28]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[29]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[30]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM3:RAM_inst3|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[31]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1126
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[17]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 636
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[18]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 671
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[19]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 706
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[20]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 741
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[21]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 776
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[22]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 811
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[23]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 846
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[24]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 881
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[25]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 916
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[26]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 951
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[27]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 986
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[28]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[29]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[30]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM2:RAM_inst2|altsyncram:altsyncram_component|altsyncram_esk2:auto_generated|q_a[31]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_esk2.tdf Line: 1126
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|q_a[27]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 986
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|q_a[28]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|q_a[29]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|q_a[30]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2_module:M2_unit|dual_port_RAM1:RAM_inst1|altsyncram:altsyncram_component|altsyncram_9rk2:auto_generated|q_a[31]" File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/altsyncram_9rk2.tdf Line: 1126
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2_module:M2_unit|Mult1" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 95
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2_module:M2_unit|Mult2" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 96
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2_module:M2_unit|Mult0" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 94
Info (12130): Elaborated megafunction instantiation "M2_module:M2_unit|lpm_mult:Mult1" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 95
Info (12133): Instantiated megafunction "M2_module:M2_unit|lpm_mult:Mult1" with the following parameter: File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 95
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_WIDTHR" = "33"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: C:/Users/matth/Documents/project-group-81-thursday/syn/db/mult_56t.tdf Line: 29
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][1]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][1]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][2]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][2]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][3]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][3]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][4]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][4]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][5]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][5]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][6]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][6]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Info (13026): Duplicate LATCH primitive "M2_module:M2_unit|address_a[3][7]" merged with LATCH primitive "M2_module:M2_unit|address_a[2][7]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
Warning (13012): Latch M2_module:M2_unit|address_a[0][0] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][1] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][2] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][3] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][4] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][5] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[0][6] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][0] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][1] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][2] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][3] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][4] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][5] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][6] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_b[0][7] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[1][0] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][0] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state_cs.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][1] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][2] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][3] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][4] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][5] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][6] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[2][7] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Warning (13012): Latch M2_module:M2_unit|address_a[3][0] has unsafe behavior File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 671
    Warning (13013): Ports D and ENA on the latch are fed by the same signal M2_module:M2_unit|state.state_bit_0
Info (13000): Registers with preset signals will power-up high File: C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 26
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 35
    Warning (13410): Pin "SRAM_ADDRESS_O[18]" is stuck at GND File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 42
    Warning (13410): Pin "SRAM_ADDRESS_O[19]" is stuck at GND File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 42
    Warning (13410): Pin "UART_TX_O" is stuck at VCC File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 52
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH_I[0]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[1]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[2]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[3]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[4]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[5]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[6]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[7]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[8]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[9]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[10]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[11]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[12]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[13]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[14]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[15]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
    Warning (15610): No output dependent on input pin "SWITCH_I[16]" File: C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv Line: 24
Info (21057): Implemented 1780 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1520 logic cells
    Info (21064): Implemented 93 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Nov 24 22:45:40 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg.


