// Seed: 2146521164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = id_2;
  module_0(
      id_2, id_1, id_1, id_2
  );
  wire id_3;
  initial $display(id_1);
endmodule : id_4
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin
    begin
      #1 @(1) id_1 <= id_5 + id_2;
      `define pp_8 0
      `pp_8 <= 1;
    end
  end
  wor id_9, id_10;
  uwire id_11 = 1;
  wire id_12, id_13 = id_9 & 1, id_14, id_15;
  module_0(
      id_2, id_11, id_5, id_9
  );
  wire id_16 = 1;
  assign id_10 = 1 - 1;
  assign id_3  = 1 && id_14;
  wire id_17;
  wire id_18;
endmodule
