<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Design automation" | Genetic Logic Lab</title><link>/tag/design-automation/</link><atom:link href="/tag/design-automation/index.xml" rel="self" type="application/rss+xml"/><description>"Design automation"</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Sun, 01 Nov 2009 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>"Design automation"</title><link>/tag/design-automation/</link></image><item><title>Genetic Design Automation</title><link>/publication/genetic-design-automation-myers-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/genetic-design-automation-myers-2009/</guid><description/></item><item><title>Synchronous Interlocked Pipelines</title><link>/publication/synchronous-interlocked-pipelines-jacobson-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/synchronous-interlocked-pipelines-jacobson-2002/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title><link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item></channel></rss>