// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtop__Syms.h"


void Vtop___024root__trace_chg_sub_0(Vtop___024root* vlSelf, VerilatedFst::Buffer* bufp);

void Vtop___024root__trace_chg_top_0(void* voidSelf, VerilatedFst::Buffer* bufp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_chg_top_0\n"); );
    // Init
    Vtop___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vtop___024root*>(voidSelf);
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;
    // Body
    Vtop___024root__trace_chg_sub_0((&vlSymsp->TOP), bufp);
}

void Vtop___024root__trace_chg_sub_0(Vtop___024root* vlSelf, VerilatedFst::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_chg_sub_0\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 1);
    // Body
    bufp->chgBit(oldp+0,(vlSelf->clk_i));
    bufp->chgBit(oldp+1,(vlSelf->rst_i));
    bufp->chgIData(oldp+2,(vlSelf->s_tlp_axis_tdata),32);
    bufp->chgCData(oldp+3,(vlSelf->s_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+4,(vlSelf->s_tlp_axis_tvalid));
    bufp->chgBit(oldp+5,(vlSelf->s_tlp_axis_tlast));
    bufp->chgCData(oldp+6,(vlSelf->s_tlp_axis_tuser),3);
    bufp->chgBit(oldp+7,(vlSelf->s_tlp_axis_tready));
    bufp->chgIData(oldp+8,(vlSelf->m_tlp_axis_tdata),32);
    bufp->chgCData(oldp+9,(vlSelf->m_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+10,(vlSelf->m_tlp_axis_tvalid));
    bufp->chgBit(oldp+11,(vlSelf->m_tlp_axis_tlast));
    bufp->chgCData(oldp+12,(vlSelf->m_tlp_axis_tuser),3);
    bufp->chgBit(oldp+13,(vlSelf->m_tlp_axis_tready));
    bufp->chgIData(oldp+14,(vlSelf->s_phy_axis_tdata),32);
    bufp->chgCData(oldp+15,(vlSelf->s_phy_axis_tkeep),4);
    bufp->chgBit(oldp+16,(vlSelf->s_phy_axis_tvalid));
    bufp->chgBit(oldp+17,(vlSelf->s_phy_axis_tlast));
    bufp->chgCData(oldp+18,(vlSelf->s_phy_axis_tuser),3);
    bufp->chgBit(oldp+19,(vlSelf->s_phy_axis_tready));
    bufp->chgIData(oldp+20,(vlSelf->m_phy_axis_tdata),32);
    bufp->chgCData(oldp+21,(vlSelf->m_phy_axis_tkeep),4);
    bufp->chgBit(oldp+22,(vlSelf->m_phy_axis_tvalid));
    bufp->chgBit(oldp+23,(vlSelf->m_phy_axis_tlast));
    bufp->chgCData(oldp+24,(vlSelf->m_phy_axis_tuser),3);
    bufp->chgBit(oldp+25,(vlSelf->m_phy_axis_tready));
    bufp->chgBit(oldp+26,(vlSelf->phy_link_up_i));
    bufp->chgBit(oldp+27,(vlSelf->fc_initialized_o));
    bufp->chgCData(oldp+28,(vlSelf->bus_num_o),8);
    bufp->chgBit(oldp+29,(vlSelf->ext_tag_enable_o));
    bufp->chgBit(oldp+30,(vlSelf->rcb_128b_o));
    bufp->chgCData(oldp+31,(vlSelf->max_read_request_size_o),3);
    bufp->chgCData(oldp+32,(vlSelf->max_payload_size_o),3);
    bufp->chgBit(oldp+33,(vlSelf->msix_enable_o));
    bufp->chgBit(oldp+34,(vlSelf->msix_mask_o));
    bufp->chgBit(oldp+35,(vlSelf->status_error_cor_i));
    bufp->chgBit(oldp+36,(vlSelf->status_error_uncor_i));
    bufp->chgBit(oldp+37,(vlSelf->rx_cpl_stall_i));
    bufp->chgBit(oldp+38,(vlSelf->pcie_datalink_layer__DOT__clk_i));
    bufp->chgBit(oldp+39,(vlSelf->pcie_datalink_layer__DOT__rst_i));
    bufp->chgIData(oldp+40,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tdata),32);
    bufp->chgCData(oldp+41,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+42,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tvalid));
    bufp->chgBit(oldp+43,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tlast));
    bufp->chgCData(oldp+44,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tuser),3);
    bufp->chgBit(oldp+45,(vlSelf->pcie_datalink_layer__DOT__s_tlp_axis_tready));
    bufp->chgIData(oldp+46,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tdata),32);
    bufp->chgCData(oldp+47,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+48,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tvalid));
    bufp->chgBit(oldp+49,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tlast));
    bufp->chgCData(oldp+50,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tuser),3);
    bufp->chgBit(oldp+51,(vlSelf->pcie_datalink_layer__DOT__m_tlp_axis_tready));
    bufp->chgIData(oldp+52,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tdata),32);
    bufp->chgCData(oldp+53,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tkeep),4);
    bufp->chgBit(oldp+54,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tvalid));
    bufp->chgBit(oldp+55,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tlast));
    bufp->chgCData(oldp+56,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tuser),3);
    bufp->chgBit(oldp+57,(vlSelf->pcie_datalink_layer__DOT__s_phy_axis_tready));
    bufp->chgIData(oldp+58,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tdata),32);
    bufp->chgCData(oldp+59,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tkeep),4);
    bufp->chgBit(oldp+60,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tvalid));
    bufp->chgBit(oldp+61,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tlast));
    bufp->chgCData(oldp+62,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tuser),3);
    bufp->chgBit(oldp+63,(vlSelf->pcie_datalink_layer__DOT__m_phy_axis_tready));
    bufp->chgBit(oldp+64,(vlSelf->pcie_datalink_layer__DOT__phy_link_up_i));
    bufp->chgBit(oldp+65,(vlSelf->pcie_datalink_layer__DOT__fc_initialized_o));
    bufp->chgCData(oldp+66,(vlSelf->pcie_datalink_layer__DOT__bus_num_o),8);
    bufp->chgBit(oldp+67,(vlSelf->pcie_datalink_layer__DOT__ext_tag_enable_o));
    bufp->chgBit(oldp+68,(vlSelf->pcie_datalink_layer__DOT__rcb_128b_o));
    bufp->chgCData(oldp+69,(vlSelf->pcie_datalink_layer__DOT__max_read_request_size_o),3);
    bufp->chgCData(oldp+70,(vlSelf->pcie_datalink_layer__DOT__max_payload_size_o),3);
    bufp->chgBit(oldp+71,(vlSelf->pcie_datalink_layer__DOT__msix_enable_o));
    bufp->chgBit(oldp+72,(vlSelf->pcie_datalink_layer__DOT__msix_mask_o));
    bufp->chgBit(oldp+73,(vlSelf->pcie_datalink_layer__DOT__status_error_cor_i));
    bufp->chgBit(oldp+74,(vlSelf->pcie_datalink_layer__DOT__status_error_uncor_i));
    bufp->chgBit(oldp+75,(vlSelf->pcie_datalink_layer__DOT__rx_cpl_stall_i));
    bufp->chgIData(oldp+76,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tdata),32);
    bufp->chgCData(oldp+77,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tkeep),4);
    bufp->chgBit(oldp+78,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tvalid));
    bufp->chgBit(oldp+79,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tlast));
    bufp->chgCData(oldp+80,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tuser),3);
    bufp->chgBit(oldp+81,(vlSelf->pcie_datalink_layer__DOT__phy_fc_axis_tready));
    bufp->chgIData(oldp+82,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tdata),32);
    bufp->chgCData(oldp+83,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tkeep),4);
    bufp->chgBit(oldp+84,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tvalid));
    bufp->chgBit(oldp+85,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tlast));
    bufp->chgCData(oldp+86,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tuser),3);
    bufp->chgBit(oldp+87,(vlSelf->pcie_datalink_layer__DOT__phy_rx_axis_tready));
    bufp->chgIData(oldp+88,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tdata),32);
    bufp->chgCData(oldp+89,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+90,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tvalid));
    bufp->chgBit(oldp+91,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tlast));
    bufp->chgCData(oldp+92,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tuser),3);
    bufp->chgBit(oldp+93,(vlSelf->pcie_datalink_layer__DOT__phy_tlp_axis_tready));
    bufp->chgSData(oldp+94,(vlSelf->pcie_datalink_layer__DOT__seq_num),12);
    bufp->chgBit(oldp+95,(vlSelf->pcie_datalink_layer__DOT__seq_num_vld));
    bufp->chgBit(oldp+96,(vlSelf->pcie_datalink_layer__DOT__seq_num_acknack));
    bufp->chgCData(oldp+97,(vlSelf->pcie_datalink_layer__DOT__tx_fc_ph),8);
    bufp->chgSData(oldp+98,(vlSelf->pcie_datalink_layer__DOT__tx_fc_pd),12);
    bufp->chgCData(oldp+99,(vlSelf->pcie_datalink_layer__DOT__tx_fc_nph),8);
    bufp->chgSData(oldp+100,(vlSelf->pcie_datalink_layer__DOT__tx_fc_npd),12);
    bufp->chgCData(oldp+101,(vlSelf->pcie_datalink_layer__DOT__tx_fc_cplh),8);
    bufp->chgSData(oldp+102,(vlSelf->pcie_datalink_layer__DOT__tx_fc_cpld),12);
    bufp->chgBit(oldp+103,(vlSelf->pcie_datalink_layer__DOT__update_fc));
    bufp->chgBit(oldp+104,(vlSelf->pcie_datalink_layer__DOT__init_ack));
    bufp->chgBit(oldp+105,(vlSelf->pcie_datalink_layer__DOT__ack_nack));
    bufp->chgBit(oldp+106,(vlSelf->pcie_datalink_layer__DOT__ack_nack_vld));
    bufp->chgBit(oldp+107,(vlSelf->pcie_datalink_layer__DOT__ack_seq_num));
    bufp->chgBit(oldp+108,(vlSelf->pcie_datalink_layer__DOT__init_flow_control));
    bufp->chgBit(oldp+109,(vlSelf->pcie_datalink_layer__DOT__soft_reset));
    bufp->chgBit(oldp+110,(vlSelf->pcie_datalink_layer__DOT__fc1_values_stored));
    bufp->chgBit(oldp+111,(vlSelf->pcie_datalink_layer__DOT__fc2_values_stored));
    bufp->chgBit(oldp+112,(vlSelf->pcie_datalink_layer__DOT__fc2_values_sent));
    bufp->chgCData(oldp+113,(vlSelf->pcie_datalink_layer__DOT__link_status),2);
    bufp->chgBit(oldp+114,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__clk));
    bufp->chgBit(oldp+115,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__rst));
    bufp->chgWData(oldp+116,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata),96);
    bufp->chgSData(oldp+119,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep),12);
    bufp->chgCData(oldp+120,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid),3);
    bufp->chgCData(oldp+121,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready),3);
    bufp->chgCData(oldp+122,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast),3);
    bufp->chgIData(oldp+123,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid),24);
    bufp->chgIData(oldp+124,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest),24);
    bufp->chgSData(oldp+125,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser),9);
    bufp->chgIData(oldp+126,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+127,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+128,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+129,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+130,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast));
    bufp->chgSData(oldp+131,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid),10);
    bufp->chgCData(oldp+132,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest),8);
    bufp->chgCData(oldp+133,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser),3);
    bufp->chgCData(oldp+134,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request),3);
    bufp->chgCData(oldp+135,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge),3);
    bufp->chgCData(oldp+136,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant),3);
    bufp->chgBit(oldp+137,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid));
    bufp->chgCData(oldp+138,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded),2);
    bufp->chgWData(oldp+139,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg),96);
    bufp->chgSData(oldp+142,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg),12);
    bufp->chgCData(oldp+143,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg),3);
    bufp->chgCData(oldp+144,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg),3);
    bufp->chgIData(oldp+145,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg),24);
    bufp->chgIData(oldp+146,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg),24);
    bufp->chgSData(oldp+147,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg),9);
    bufp->chgIData(oldp+148,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int),32);
    bufp->chgCData(oldp+149,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int),4);
    bufp->chgBit(oldp+150,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int));
    bufp->chgBit(oldp+151,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg));
    bufp->chgBit(oldp+152,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int));
    bufp->chgSData(oldp+153,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int),10);
    bufp->chgCData(oldp+154,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int),8);
    bufp->chgCData(oldp+155,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int),3);
    bufp->chgBit(oldp+156,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early));
    bufp->chgIData(oldp+157,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata),32);
    bufp->chgCData(oldp+158,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep),4);
    bufp->chgBit(oldp+159,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid));
    bufp->chgBit(oldp+160,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready));
    bufp->chgBit(oldp+161,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast));
    bufp->chgCData(oldp+162,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid),8);
    bufp->chgCData(oldp+163,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest),8);
    bufp->chgCData(oldp+164,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser),3);
    bufp->chgIData(oldp+165,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i),32);
    bufp->chgIData(oldp+166,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+167,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+168,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+169,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+170,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg));
    bufp->chgSData(oldp+171,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg),10);
    bufp->chgCData(oldp+172,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg),8);
    bufp->chgCData(oldp+173,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+174,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+175,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+176,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+177,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+178,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg));
    bufp->chgSData(oldp+179,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg),10);
    bufp->chgCData(oldp+180,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg),8);
    bufp->chgCData(oldp+181,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+182,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output));
    bufp->chgBit(oldp+183,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp));
    bufp->chgBit(oldp+184,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+185,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk));
    bufp->chgBit(oldp+186,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst));
    bufp->chgCData(oldp+187,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request),3);
    bufp->chgCData(oldp+188,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge),3);
    bufp->chgCData(oldp+189,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant),3);
    bufp->chgBit(oldp+190,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid));
    bufp->chgCData(oldp+191,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded),2);
    bufp->chgCData(oldp+192,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg),3);
    bufp->chgCData(oldp+193,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next),3);
    bufp->chgBit(oldp+194,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg));
    bufp->chgBit(oldp+195,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next));
    bufp->chgCData(oldp+196,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg),2);
    bufp->chgCData(oldp+197,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next),2);
    bufp->chgBit(oldp+198,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid));
    bufp->chgCData(oldp+199,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index),2);
    bufp->chgCData(oldp+200,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask),3);
    bufp->chgCData(oldp+201,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg),3);
    bufp->chgCData(oldp+202,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next),3);
    bufp->chgBit(oldp+203,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid));
    bufp->chgCData(oldp+204,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index),2);
    bufp->chgCData(oldp+205,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask),3);
    bufp->chgCData(oldp+206,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded),3);
    bufp->chgBit(oldp+207,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid));
    bufp->chgCData(oldp+208,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded),2);
    bufp->chgCData(oldp+209,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded),3);
    bufp->chgCData(oldp+210,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded),4);
    bufp->chgCData(oldp+211,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0]),2);
    bufp->chgCData(oldp+212,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[1]),2);
    bufp->chgCData(oldp+213,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0]),2);
    bufp->chgCData(oldp+214,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[1]),2);
    bufp->chgCData(oldp+215,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded),3);
    bufp->chgBit(oldp+216,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid));
    bufp->chgCData(oldp+217,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded),2);
    bufp->chgCData(oldp+218,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded),3);
    bufp->chgCData(oldp+219,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded),4);
    bufp->chgCData(oldp+220,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0]),2);
    bufp->chgCData(oldp+221,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[1]),2);
    bufp->chgCData(oldp+222,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0]),2);
    bufp->chgCData(oldp+223,(vlSelf->pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[1]),2);
    bufp->chgBit(oldp+224,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__clk_i));
    bufp->chgBit(oldp+225,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__rst_i));
    bufp->chgCData(oldp+226,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__link_status_i),2);
    bufp->chgBit(oldp+227,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__phy_link_up_i));
    bufp->chgIData(oldp+228,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+229,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+230,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+231,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+232,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+233,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+234,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata),32);
    bufp->chgCData(oldp+235,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep),4);
    bufp->chgBit(oldp+236,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid));
    bufp->chgBit(oldp+237,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast));
    bufp->chgCData(oldp+238,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser),3);
    bufp->chgBit(oldp+239,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tready));
    bufp->chgIData(oldp+240,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata),32);
    bufp->chgCData(oldp+241,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep),4);
    bufp->chgBit(oldp+242,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid));
    bufp->chgBit(oldp+243,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast));
    bufp->chgCData(oldp+244,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser),3);
    bufp->chgBit(oldp+245,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready));
    bufp->chgSData(oldp+246,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o),12);
    bufp->chgBit(oldp+247,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o));
    bufp->chgBit(oldp+248,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o));
    bufp->chgBit(oldp+249,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o));
    bufp->chgBit(oldp+250,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o));
    bufp->chgCData(oldp+251,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o),8);
    bufp->chgSData(oldp+252,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o),12);
    bufp->chgCData(oldp+253,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o),8);
    bufp->chgSData(oldp+254,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o),12);
    bufp->chgCData(oldp+255,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o),8);
    bufp->chgSData(oldp+256,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o),12);
    bufp->chgBit(oldp+257,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o));
    bufp->chgBit(oldp+258,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_ready));
    bufp->chgBit(oldp+259,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_ready));
    bufp->chgBit(oldp+260,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control));
    bufp->chgBit(oldp+261,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack));
    bufp->chgSData(oldp+262,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq),16);
    bufp->chgBit(oldp+263,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified));
    bufp->chgCData(oldp+264,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed),8);
    bufp->chgSData(oldp+265,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed),12);
    bufp->chgCData(oldp+266,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed),8);
    bufp->chgSData(oldp+267,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed),12);
    bufp->chgIData(oldp+268,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata),32);
    bufp->chgCData(oldp+269,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep),4);
    bufp->chgBit(oldp+270,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid));
    bufp->chgBit(oldp+271,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast));
    bufp->chgCData(oldp+272,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser),3);
    bufp->chgBit(oldp+273,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready));
    bufp->chgIData(oldp+274,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata),32);
    bufp->chgCData(oldp+275,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep),4);
    bufp->chgBit(oldp+276,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid));
    bufp->chgBit(oldp+277,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast));
    bufp->chgCData(oldp+278,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser),3);
    bufp->chgBit(oldp+279,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready));
    bufp->chgBit(oldp+280,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__clk_i));
    bufp->chgBit(oldp+281,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__rst_i));
    bufp->chgCData(oldp+282,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__link_status_i),2);
    bufp->chgIData(oldp+283,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+284,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+285,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+286,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+287,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+288,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+289,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata),32);
    bufp->chgCData(oldp+290,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+291,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid));
    bufp->chgBit(oldp+292,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast));
    bufp->chgCData(oldp+293,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser),3);
    bufp->chgBit(oldp+294,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready));
    bufp->chgIData(oldp+295,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata),32);
    bufp->chgCData(oldp+296,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep),4);
    bufp->chgBit(oldp+297,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid));
    bufp->chgBit(oldp+298,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast));
    bufp->chgCData(oldp+299,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser),3);
    bufp->chgBit(oldp+300,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready));
    bufp->chgCData(oldp+301,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state),3);
    bufp->chgCData(oldp+302,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state),3);
    bufp->chgBit(oldp+303,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid));
    bufp->chgBit(oldp+304,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid));
    bufp->chgBit(oldp+305,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk));
    bufp->chgBit(oldp+306,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst));
    bufp->chgIData(oldp+307,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+308,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+309,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+310,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+311,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+312,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+313,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+314,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+315,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+316,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+317,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+318,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+319,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+320,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+321,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+322,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+323,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+324,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+325,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+326,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+327,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+328,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+329,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+330,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+331,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+332,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+333,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+334,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+335,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+336,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+337,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+338,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+339,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+340,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+341,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+342,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+343,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+344,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk));
    bufp->chgBit(oldp+345,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst));
    bufp->chgIData(oldp+346,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+347,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+348,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+349,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+350,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+351,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+352,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+353,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+354,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+355,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+356,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+357,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+358,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+359,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+360,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+361,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+362,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+363,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+364,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+365,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+366,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+367,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+368,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+369,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+370,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+371,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+372,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+373,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+374,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+375,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+376,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+377,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+378,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+379,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+380,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+381,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+382,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+383,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__clk_i));
    bufp->chgBit(oldp+384,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__rst_i));
    bufp->chgCData(oldp+385,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__link_status_i),2);
    bufp->chgIData(oldp+386,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+387,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+388,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+389,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+390,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+391,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+392,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o));
    bufp->chgBit(oldp+393,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i));
    bufp->chgSData(oldp+394,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o),16);
    bufp->chgBit(oldp+395,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o));
    bufp->chgCData(oldp+396,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o),8);
    bufp->chgSData(oldp+397,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o),12);
    bufp->chgCData(oldp+398,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o),8);
    bufp->chgSData(oldp+399,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o),12);
    bufp->chgIData(oldp+400,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata),32);
    bufp->chgCData(oldp+401,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep),4);
    bufp->chgBit(oldp+402,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid));
    bufp->chgBit(oldp+403,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast));
    bufp->chgCData(oldp+404,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser),3);
    bufp->chgBit(oldp+405,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready));
    bufp->chgCData(oldp+406,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state),5);
    bufp->chgCData(oldp+407,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state),5);
    bufp->chgQData(oldp+408,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dll_packet),48);
    bufp->chgBit(oldp+410,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c));
    bufp->chgBit(oldp+411,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r));
    bufp->chgBit(oldp+412,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c));
    bufp->chgBit(oldp+413,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r));
    bufp->chgSData(oldp+414,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c),16);
    bufp->chgSData(oldp+415,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r),16);
    bufp->chgSData(oldp+416,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c),16);
    bufp->chgSData(oldp+417,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r),16);
    bufp->chgSData(oldp+418,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_c),12);
    bufp->chgSData(oldp+419,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_r),16);
    bufp->chgIData(oldp+420,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c),32);
    bufp->chgIData(oldp+421,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r),32);
    bufp->chgIData(oldp+422,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c),32);
    bufp->chgIData(oldp+423,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r),32);
    bufp->chgIData(oldp+424,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output),32);
    bufp->chgIData(oldp+425,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed),32);
    bufp->chgSData(oldp+426,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_out),16);
    bufp->chgSData(oldp+427,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed),16);
    bufp->chgIData(oldp+428,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c),32);
    bufp->chgIData(oldp+429,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r),32);
    bufp->chgIData(oldp+430,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c),32);
    bufp->chgIData(oldp+431,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r),32);
    bufp->chgCData(oldp+432,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select),2);
    bufp->chgIData(oldp+433,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0),32);
    bufp->chgBit(oldp+434,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c));
    bufp->chgBit(oldp+435,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r));
    bufp->chgBit(oldp+436,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c));
    bufp->chgBit(oldp+437,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r));
    bufp->chgBit(oldp+438,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c));
    bufp->chgBit(oldp+439,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r));
    bufp->chgBit(oldp+440,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c));
    bufp->chgBit(oldp+441,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r));
    bufp->chgBit(oldp+442,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c));
    bufp->chgBit(oldp+443,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r));
    bufp->chgBit(oldp+444,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c));
    bufp->chgBit(oldp+445,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r));
    bufp->chgIData(oldp+446,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata),32);
    bufp->chgCData(oldp+447,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep),4);
    bufp->chgBit(oldp+448,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid));
    bufp->chgBit(oldp+449,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast));
    bufp->chgCData(oldp+450,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser),3);
    bufp->chgBit(oldp+451,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready));
    bufp->chgIData(oldp+452,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata),32);
    bufp->chgCData(oldp+453,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep),4);
    bufp->chgBit(oldp+454,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid));
    bufp->chgBit(oldp+455,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast));
    bufp->chgCData(oldp+456,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser),3);
    bufp->chgBit(oldp+457,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tready));
    bufp->chgIData(oldp+458,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata),32);
    bufp->chgCData(oldp+459,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep),4);
    bufp->chgBit(oldp+460,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid));
    bufp->chgBit(oldp+461,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast));
    bufp->chgCData(oldp+462,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser),3);
    bufp->chgBit(oldp+463,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tready));
    bufp->chgIData(oldp+464,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tdata),32);
    bufp->chgCData(oldp+465,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tkeep),4);
    bufp->chgBit(oldp+466,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tvalid));
    bufp->chgBit(oldp+467,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tlast));
    bufp->chgCData(oldp+468,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tuser),3);
    bufp->chgBit(oldp+469,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tready));
    bufp->chgIData(oldp+470,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata),32);
    bufp->chgCData(oldp+471,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep),4);
    bufp->chgBit(oldp+472,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid));
    bufp->chgBit(oldp+473,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast));
    bufp->chgCData(oldp+474,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser),3);
    bufp->chgBit(oldp+475,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready));
    bufp->chgSData(oldp+476,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_header_offset),16);
    bufp->chgCData(oldp+477,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c),8);
    bufp->chgCData(oldp+478,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r),8);
    bufp->chgSData(oldp+479,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c),12);
    bufp->chgSData(oldp+480,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r),12);
    bufp->chgCData(oldp+481,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c),8);
    bufp->chgCData(oldp+482,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r),8);
    bufp->chgSData(oldp+483,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c),12);
    bufp->chgSData(oldp+484,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r),12);
    bufp->chgCData(oldp+485,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c),8);
    bufp->chgCData(oldp+486,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r),8);
    bufp->chgSData(oldp+487,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c),12);
    bufp->chgSData(oldp+488,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r),12);
    bufp->chgBit(oldp+489,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk));
    bufp->chgBit(oldp+490,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst));
    bufp->chgIData(oldp+491,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+492,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+493,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+494,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+495,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+496,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+497,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+498,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+499,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+500,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+501,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+502,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+503,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+504,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+505,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+506,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+507,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+508,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+509,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+510,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+511,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+512,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+513,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+514,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+515,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+516,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+517,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+518,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+519,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+520,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+521,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+522,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+523,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+524,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+525,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+526,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+527,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+528,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->chgBit(oldp+529,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->chgIData(oldp+530,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+531,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+532,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+533,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+534,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+535,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+536,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+537,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+538,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+539,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+540,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+541,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+542,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+543,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+544,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+545,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+546,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+547,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+548,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+549,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+550,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+551,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+552,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+553,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+554,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+555,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+556,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+557,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+558,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+559,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+560,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+561,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+562,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+563,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+564,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+565,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+566,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+567,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk));
    bufp->chgBit(oldp+568,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst));
    bufp->chgIData(oldp+569,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+570,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+571,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+572,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+573,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+574,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+575,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+576,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+577,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+578,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+579,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+580,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+581,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+582,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+583,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+584,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+585,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+586,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+587,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+588,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+589,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+590,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+591,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+592,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+593,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+594,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+595,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+596,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+597,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+598,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+599,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+600,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+601,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+602,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+603,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+604,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+605,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgIData(oldp+606,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->chgBit(oldp+607,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk));
    bufp->chgBit(oldp+608,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst));
    bufp->chgIData(oldp+609,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+610,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+611,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+612,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+613,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+614,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tid),8);
    bufp->chgCData(oldp+615,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdest),8);
    bufp->chgCData(oldp+616,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+617,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+618,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+619,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+620,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+621,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+622,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid),8);
    bufp->chgCData(oldp+623,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest),8);
    bufp->chgCData(oldp+624,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+625,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_req));
    bufp->chgBit(oldp+626,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_ack));
    bufp->chgSData(oldp+627,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth),11);
    bufp->chgSData(oldp+628,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit),11);
    bufp->chgBit(oldp+629,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow));
    bufp->chgBit(oldp+630,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame));
    bufp->chgBit(oldp+631,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame));
    bufp->chgSData(oldp+632,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg),9);
    bufp->chgSData(oldp+633,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg),9);
    bufp->chgSData(oldp+634,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg),9);
    bufp->chgBit(oldp+635,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem_read_data_valid_reg));
    bufp->chgQData(oldp+636,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[0]),40);
    bufp->chgQData(oldp+638,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[1]),40);
    bufp->chgCData(oldp+640,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg),2);
    bufp->chgBit(oldp+641,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full));
    bufp->chgBit(oldp+642,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty));
    bufp->chgBit(oldp+643,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr));
    bufp->chgBit(oldp+644,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg));
    bufp->chgBit(oldp+645,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg));
    bufp->chgBit(oldp+646,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg));
    bufp->chgBit(oldp+647,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg));
    bufp->chgSData(oldp+648,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg),9);
    bufp->chgSData(oldp+649,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg),9);
    bufp->chgBit(oldp+650,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg));
    bufp->chgBit(oldp+651,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg));
    bufp->chgBit(oldp+652,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg));
    bufp->chgQData(oldp+653,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis),40);
    bufp->chgQData(oldp+655,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis),40);
    bufp->chgBit(oldp+657,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe));
    bufp->chgBit(oldp+658,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe));
    bufp->chgIData(oldp+659,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe),32);
    bufp->chgCData(oldp+660,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe),4);
    bufp->chgBit(oldp+661,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe));
    bufp->chgCData(oldp+662,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe),8);
    bufp->chgCData(oldp+663,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe),8);
    bufp->chgCData(oldp+664,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe),3);
    bufp->chgBit(oldp+665,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out));
    bufp->chgBit(oldp+666,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out));
    bufp->chgIData(oldp+667,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out),32);
    bufp->chgCData(oldp+668,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out),4);
    bufp->chgBit(oldp+669,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out));
    bufp->chgCData(oldp+670,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out),8);
    bufp->chgCData(oldp+671,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out),8);
    bufp->chgCData(oldp+672,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out),3);
    bufp->chgBit(oldp+673,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready));
    bufp->chgIData(oldp+674,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j),32);
    bufp->chgIData(oldp+675,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn),32);
    bufp->chgIData(oldp+676,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data),32);
    bufp->chgIData(oldp+677,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut),32);
    bufp->chgCData(oldp+678,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select),2);
    bufp->chgIData(oldp+679,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8),32);
    bufp->chgIData(oldp+680,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16),32);
    bufp->chgIData(oldp+681,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24),32);
    bufp->chgIData(oldp+682,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32),32);
    bufp->chgIData(oldp+683,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn),32);
    bufp->chgCData(oldp+684,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data),8);
    bufp->chgIData(oldp+685,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut),32);
    bufp->chgIData(oldp+686,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn),32);
    bufp->chgCData(oldp+687,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data),8);
    bufp->chgIData(oldp+688,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut),32);
    bufp->chgIData(oldp+689,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn),32);
    bufp->chgCData(oldp+690,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data),8);
    bufp->chgIData(oldp+691,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut),32);
    bufp->chgIData(oldp+692,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn),32);
    bufp->chgCData(oldp+693,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data),8);
    bufp->chgIData(oldp+694,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut),32);
    bufp->chgBit(oldp+695,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__clk_i));
    bufp->chgBit(oldp+696,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__rst_i));
    bufp->chgCData(oldp+697,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__link_status_i),2);
    bufp->chgBit(oldp+698,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i));
    bufp->chgBit(oldp+699,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o));
    bufp->chgSData(oldp+700,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i),16);
    bufp->chgBit(oldp+701,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i));
    bufp->chgCData(oldp+702,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i),8);
    bufp->chgSData(oldp+703,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i),12);
    bufp->chgCData(oldp+704,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i),8);
    bufp->chgSData(oldp+705,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i),12);
    bufp->chgIData(oldp+706,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+707,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+708,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+709,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+710,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+711,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready));
    bufp->chgIData(oldp+712,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata),32);
    bufp->chgCData(oldp+713,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep),4);
    bufp->chgBit(oldp+714,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid));
    bufp->chgBit(oldp+715,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast));
    bufp->chgCData(oldp+716,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser),3);
    bufp->chgBit(oldp+717,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready));
    bufp->chgCData(oldp+718,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state),5);
    bufp->chgCData(oldp+719,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state),5);
    bufp->chgQData(oldp+720,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c),48);
    bufp->chgQData(oldp+722,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r),48);
    bufp->chgSData(oldp+724,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c),16);
    bufp->chgSData(oldp+725,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r),16);
    bufp->chgSData(oldp+726,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c),16);
    bufp->chgSData(oldp+727,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r),16);
    bufp->chgSData(oldp+728,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out),16);
    bufp->chgSData(oldp+729,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed),16);
    bufp->chgBit(oldp+730,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c));
    bufp->chgBit(oldp+731,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r));
    bufp->chgBit(oldp+732,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->chgBit(oldp+733,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->chgIData(oldp+734,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+735,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+736,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+737,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+738,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+739,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+740,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+741,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+742,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+743,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+744,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+745,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+746,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+747,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+748,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+749,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+750,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+751,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+752,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+753,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+754,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+755,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+756,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+757,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+758,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+759,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+760,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+761,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+762,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+763,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+764,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+765,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+766,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+767,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+768,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+769,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+770,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgIData(oldp+771,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->chgSData(oldp+772,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn),16);
    bufp->chgIData(oldp+773,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data),32);
    bufp->chgSData(oldp+774,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut),16);
    bufp->chgSData(oldp+775,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0),16);
    bufp->chgSData(oldp+776,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1),16);
    bufp->chgSData(oldp+777,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2),16);
    bufp->chgSData(oldp+778,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3),16);
    bufp->chgSData(oldp+779,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4),16);
    bufp->chgSData(oldp+780,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->chgCData(oldp+781,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->chgSData(oldp+782,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->chgSData(oldp+783,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->chgCData(oldp+784,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->chgSData(oldp+785,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->chgSData(oldp+786,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->chgCData(oldp+787,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->chgSData(oldp+788,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->chgSData(oldp+789,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->chgCData(oldp+790,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->chgSData(oldp+791,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->chgIData(oldp+792,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->chgBit(oldp+793,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__clk_i));
    bufp->chgBit(oldp+794,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__rst_i));
    bufp->chgBit(oldp+795,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__phy_link_up_i));
    bufp->chgIData(oldp+796,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+797,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+798,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+799,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+800,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+801,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready));
    bufp->chgSData(oldp+802,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o),12);
    bufp->chgBit(oldp+803,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o));
    bufp->chgBit(oldp+804,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o));
    bufp->chgBit(oldp+805,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o));
    bufp->chgBit(oldp+806,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o));
    bufp->chgCData(oldp+807,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o),8);
    bufp->chgSData(oldp+808,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o),12);
    bufp->chgCData(oldp+809,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o),8);
    bufp->chgSData(oldp+810,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o),12);
    bufp->chgCData(oldp+811,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o),8);
    bufp->chgSData(oldp+812,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o),12);
    bufp->chgBit(oldp+813,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o));
    bufp->chgCData(oldp+814,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state),3);
    bufp->chgCData(oldp+815,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state),3);
    bufp->chgQData(oldp+816,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c),48);
    bufp->chgQData(oldp+818,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r),48);
    bufp->chgSData(oldp+820,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c),16);
    bufp->chgSData(oldp+821,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r),16);
    bufp->chgSData(oldp+822,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out),16);
    bufp->chgBit(oldp+823,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_c));
    bufp->chgBit(oldp+824,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_r));
    bufp->chgBit(oldp+825,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_c));
    bufp->chgBit(oldp+826,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_r));
    bufp->chgSData(oldp+827,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c),16);
    bufp->chgSData(oldp+828,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r),16);
    bufp->chgSData(oldp+829,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_c),12);
    bufp->chgSData(oldp+830,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_r),12);
    bufp->chgIData(oldp+831,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata),32);
    bufp->chgCData(oldp+832,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep),4);
    bufp->chgBit(oldp+833,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid));
    bufp->chgBit(oldp+834,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast));
    bufp->chgCData(oldp+835,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser),3);
    bufp->chgBit(oldp+836,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready));
    bufp->chgCData(oldp+837,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c),8);
    bufp->chgCData(oldp+838,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r),8);
    bufp->chgSData(oldp+839,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c),12);
    bufp->chgSData(oldp+840,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r),12);
    bufp->chgCData(oldp+841,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c),8);
    bufp->chgCData(oldp+842,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r),8);
    bufp->chgSData(oldp+843,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c),12);
    bufp->chgSData(oldp+844,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r),12);
    bufp->chgCData(oldp+845,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c),8);
    bufp->chgCData(oldp+846,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r),8);
    bufp->chgSData(oldp+847,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c),12);
    bufp->chgSData(oldp+848,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r),12);
    bufp->chgBit(oldp+849,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c));
    bufp->chgBit(oldp+850,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r));
    bufp->chgBit(oldp+851,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c));
    bufp->chgBit(oldp+852,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r));
    bufp->chgBit(oldp+853,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c));
    bufp->chgBit(oldp+854,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r));
    bufp->chgBit(oldp+855,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c));
    bufp->chgBit(oldp+856,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r));
    bufp->chgBit(oldp+857,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c));
    bufp->chgBit(oldp+858,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r));
    bufp->chgBit(oldp+859,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c));
    bufp->chgBit(oldp+860,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r));
    bufp->chgBit(oldp+861,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c));
    bufp->chgBit(oldp+862,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r));
    bufp->chgSData(oldp+863,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed),16);
    bufp->chgBit(oldp+864,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk));
    bufp->chgBit(oldp+865,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst));
    bufp->chgIData(oldp+866,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+867,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+868,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+869,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+870,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+871,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+872,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+873,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+874,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+875,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+876,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+877,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+878,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+879,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+880,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+881,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+882,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+883,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+884,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+885,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+886,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+887,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+888,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+889,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+890,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+891,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+892,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+893,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+894,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+895,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+896,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+897,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+898,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+899,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+900,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+901,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+902,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgIData(oldp+903,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->chgSData(oldp+904,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn),16);
    bufp->chgIData(oldp+905,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data),32);
    bufp->chgSData(oldp+906,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut),16);
    bufp->chgSData(oldp+907,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0),16);
    bufp->chgSData(oldp+908,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1),16);
    bufp->chgSData(oldp+909,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2),16);
    bufp->chgSData(oldp+910,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3),16);
    bufp->chgSData(oldp+911,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4),16);
    bufp->chgSData(oldp+912,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->chgCData(oldp+913,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->chgSData(oldp+914,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->chgSData(oldp+915,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->chgCData(oldp+916,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->chgSData(oldp+917,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->chgSData(oldp+918,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->chgCData(oldp+919,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->chgSData(oldp+920,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->chgSData(oldp+921,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->chgCData(oldp+922,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->chgSData(oldp+923,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->chgIData(oldp+924,(vlSelf->pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->chgBit(oldp+925,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__clk_i));
    bufp->chgBit(oldp+926,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__rst_i));
    bufp->chgIData(oldp+927,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+928,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tkeep),4);
    bufp->chgCData(oldp+929,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tvalid),2);
    bufp->chgCData(oldp+930,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tlast),2);
    bufp->chgCData(oldp+931,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tuser),3);
    bufp->chgCData(oldp+932,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready),2);
    bufp->chgIData(oldp+933,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+934,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+935,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+936,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+937,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+938,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+939,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i));
    bufp->chgBit(oldp+940,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i));
    bufp->chgSData(oldp+941,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i),12);
    bufp->chgCData(oldp+942,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i),8);
    bufp->chgSData(oldp+943,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i),12);
    bufp->chgCData(oldp+944,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i),8);
    bufp->chgSData(oldp+945,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i),12);
    bufp->chgCData(oldp+946,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i),8);
    bufp->chgSData(oldp+947,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i),12);
    bufp->chgBit(oldp+948,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i));
    bufp->chgIData(oldp+949,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata),32);
    bufp->chgCData(oldp+950,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep),4);
    bufp->chgBit(oldp+951,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid));
    bufp->chgBit(oldp+952,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast));
    bufp->chgCData(oldp+953,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser),3);
    bufp->chgBit(oldp+954,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready));
    bufp->chgIData(oldp+955,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata),32);
    bufp->chgCData(oldp+956,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep),4);
    bufp->chgBit(oldp+957,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid));
    bufp->chgBit(oldp+958,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast));
    bufp->chgCData(oldp+959,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser),3);
    bufp->chgBit(oldp+960,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready));
    bufp->chgSData(oldp+961,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq),12);
    bufp->chgBit(oldp+962,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid));
    bufp->chgBit(oldp+963,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available));
    bufp->chgCData(oldp+964,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index),8);
    bufp->chgBit(oldp+965,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err));
    bufp->chgCData(oldp+966,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid),3);
    bufp->chgCData(oldp+967,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack),3);
    bufp->chgCData(oldp+968,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete),3);
    bufp->chgBit(oldp+969,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__clk));
    bufp->chgBit(oldp+970,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__rst));
    bufp->chgQData(oldp+971,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata),64);
    bufp->chgCData(oldp+973,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep),8);
    bufp->chgCData(oldp+974,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid),2);
    bufp->chgCData(oldp+975,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready),2);
    bufp->chgCData(oldp+976,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast),2);
    bufp->chgSData(oldp+977,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid),16);
    bufp->chgSData(oldp+978,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest),16);
    bufp->chgCData(oldp+979,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser),6);
    bufp->chgIData(oldp+980,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+981,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+982,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+983,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+984,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast));
    bufp->chgSData(oldp+985,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid),9);
    bufp->chgCData(oldp+986,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest),8);
    bufp->chgCData(oldp+987,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser),3);
    bufp->chgCData(oldp+988,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request),2);
    bufp->chgCData(oldp+989,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge),2);
    bufp->chgCData(oldp+990,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant),2);
    bufp->chgBit(oldp+991,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid));
    bufp->chgBit(oldp+992,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded));
    bufp->chgQData(oldp+993,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg),64);
    bufp->chgCData(oldp+995,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg),8);
    bufp->chgCData(oldp+996,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg),2);
    bufp->chgCData(oldp+997,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg),2);
    bufp->chgSData(oldp+998,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg),16);
    bufp->chgSData(oldp+999,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg),16);
    bufp->chgCData(oldp+1000,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg),6);
    bufp->chgIData(oldp+1001,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int),32);
    bufp->chgCData(oldp+1002,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int),4);
    bufp->chgBit(oldp+1003,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int));
    bufp->chgBit(oldp+1004,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg));
    bufp->chgBit(oldp+1005,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int));
    bufp->chgSData(oldp+1006,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int),9);
    bufp->chgCData(oldp+1007,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int),8);
    bufp->chgCData(oldp+1008,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int),3);
    bufp->chgBit(oldp+1009,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early));
    bufp->chgIData(oldp+1010,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata),32);
    bufp->chgCData(oldp+1011,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep),4);
    bufp->chgBit(oldp+1012,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid));
    bufp->chgBit(oldp+1013,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready));
    bufp->chgBit(oldp+1014,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast));
    bufp->chgCData(oldp+1015,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid),8);
    bufp->chgCData(oldp+1016,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest),8);
    bufp->chgCData(oldp+1017,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser),3);
    bufp->chgIData(oldp+1018,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i),32);
    bufp->chgIData(oldp+1019,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1020,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1021,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+1022,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+1023,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg));
    bufp->chgSData(oldp+1024,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg),9);
    bufp->chgCData(oldp+1025,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg),8);
    bufp->chgCData(oldp+1026,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+1027,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1028,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1029,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+1030,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+1031,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg));
    bufp->chgSData(oldp+1032,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg),9);
    bufp->chgCData(oldp+1033,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg),8);
    bufp->chgCData(oldp+1034,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+1035,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output));
    bufp->chgBit(oldp+1036,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp));
    bufp->chgBit(oldp+1037,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+1038,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk));
    bufp->chgBit(oldp+1039,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst));
    bufp->chgCData(oldp+1040,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request),2);
    bufp->chgCData(oldp+1041,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge),2);
    bufp->chgCData(oldp+1042,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant),2);
    bufp->chgBit(oldp+1043,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid));
    bufp->chgBit(oldp+1044,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded));
    bufp->chgCData(oldp+1045,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg),2);
    bufp->chgCData(oldp+1046,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next),2);
    bufp->chgBit(oldp+1047,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg));
    bufp->chgBit(oldp+1048,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next));
    bufp->chgBit(oldp+1049,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg));
    bufp->chgBit(oldp+1050,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next));
    bufp->chgBit(oldp+1051,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid));
    bufp->chgBit(oldp+1052,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index));
    bufp->chgCData(oldp+1053,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask),2);
    bufp->chgCData(oldp+1054,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg),2);
    bufp->chgCData(oldp+1055,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next),2);
    bufp->chgBit(oldp+1056,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid));
    bufp->chgBit(oldp+1057,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index));
    bufp->chgCData(oldp+1058,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask),2);
    bufp->chgCData(oldp+1059,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded),2);
    bufp->chgBit(oldp+1060,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid));
    bufp->chgBit(oldp+1061,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded));
    bufp->chgCData(oldp+1062,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded),2);
    bufp->chgCData(oldp+1063,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded),2);
    bufp->chgBit(oldp+1064,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0]));
    bufp->chgBit(oldp+1065,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0]));
    bufp->chgCData(oldp+1066,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded),2);
    bufp->chgBit(oldp+1067,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid));
    bufp->chgBit(oldp+1068,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded));
    bufp->chgCData(oldp+1069,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded),2);
    bufp->chgCData(oldp+1070,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded),2);
    bufp->chgBit(oldp+1071,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0]));
    bufp->chgBit(oldp+1072,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0]));
    bufp->chgBit(oldp+1073,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__clk_i));
    bufp->chgBit(oldp+1074,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__rst_i));
    bufp->chgSData(oldp+1075,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i),12);
    bufp->chgBit(oldp+1076,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i));
    bufp->chgBit(oldp+1077,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o));
    bufp->chgCData(oldp+1078,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o),8);
    bufp->chgBit(oldp+1079,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o));
    bufp->chgCData(oldp+1080,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o),3);
    bufp->chgCData(oldp+1081,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i),3);
    bufp->chgCData(oldp+1082,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i),3);
    bufp->chgBit(oldp+1083,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i));
    bufp->chgBit(oldp+1084,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i));
    bufp->chgSData(oldp+1085,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i),12);
    bufp->chgCData(oldp+1086,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c),3);
    bufp->chgCData(oldp+1087,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r),3);
    bufp->chgCData(oldp+1088,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c),8);
    bufp->chgCData(oldp+1089,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r),8);
    bufp->chgCData(oldp+1090,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c),3);
    bufp->chgCData(oldp+1091,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r),3);
    bufp->chgBit(oldp+1092,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c));
    bufp->chgBit(oldp+1093,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r));
    bufp->chgCData(oldp+1094,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c),3);
    bufp->chgCData(oldp+1095,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r),3);
    bufp->chgCData(oldp+1096,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag),3);
    bufp->chgSData(oldp+1097,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c),12);
    bufp->chgSData(oldp+1098,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r),12);
    bufp->chgSData(oldp+1099,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__seq_num_out),12);
    bufp->chgQData(oldp+1100,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c),36);
    bufp->chgQData(oldp+1102,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r),36);
    bufp->chgCData(oldp+1104,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state),3);
    bufp->chgCData(oldp+1105,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state),3);
    bufp->chgCData(oldp+1106,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c),2);
    bufp->chgCData(oldp+1107,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r),2);
    bufp->chgIData(oldp+1108,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c),32);
    bufp->chgIData(oldp+1109,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r),32);
    bufp->chgCData(oldp+1110,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state),3);
    bufp->chgCData(oldp+1111,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state),3);
    bufp->chgCData(oldp+1112,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c),2);
    bufp->chgCData(oldp+1113,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r),2);
    bufp->chgIData(oldp+1114,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c),32);
    bufp->chgIData(oldp+1115,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r),32);
    bufp->chgCData(oldp+1116,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state),3);
    bufp->chgCData(oldp+1117,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state),3);
    bufp->chgCData(oldp+1118,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c),2);
    bufp->chgCData(oldp+1119,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r),2);
    bufp->chgIData(oldp+1120,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c),32);
    bufp->chgIData(oldp+1121,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r),32);
    bufp->chgIData(oldp+1122,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk1__DOT__i),32);
    bufp->chgIData(oldp+1123,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i),32);
    bufp->chgIData(oldp+1124,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i),32);
    bufp->chgIData(oldp+1125,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j),32);
    bufp->chgBit(oldp+1126,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__clk_i));
    bufp->chgBit(oldp+1127,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__rst_i));
    bufp->chgCData(oldp+1128,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i),3);
    bufp->chgCData(oldp+1129,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o),3);
    bufp->chgCData(oldp+1130,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o),3);
    bufp->chgBit(oldp+1131,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i));
    bufp->chgCData(oldp+1132,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i),8);
    bufp->chgIData(oldp+1133,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1134,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1135,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1136,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+1137,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+1138,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+1139,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1140,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1141,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1142,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1143,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1144,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready));
    bufp->chgCData(oldp+1145,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state),3);
    bufp->chgCData(oldp+1146,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state),3);
    bufp->chgCData(oldp+1147,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c),3);
    bufp->chgCData(oldp+1148,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r),3);
    bufp->chgCData(oldp+1149,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready),3);
    bufp->chgCData(oldp+1150,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag),3);
    bufp->chgIData(oldp+1151,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[0]),32);
    bufp->chgIData(oldp+1152,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[1]),32);
    bufp->chgIData(oldp+1153,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata[2]),32);
    bufp->chgCData(oldp+1154,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[0]),4);
    bufp->chgCData(oldp+1155,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[1]),4);
    bufp->chgCData(oldp+1156,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep[2]),4);
    bufp->chgBit(oldp+1157,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[0]));
    bufp->chgBit(oldp+1158,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[1]));
    bufp->chgBit(oldp+1159,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid[2]));
    bufp->chgBit(oldp+1160,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[0]));
    bufp->chgBit(oldp+1161,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[1]));
    bufp->chgBit(oldp+1162,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast[2]));
    bufp->chgCData(oldp+1163,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[0]),3);
    bufp->chgCData(oldp+1164,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[1]),3);
    bufp->chgCData(oldp+1165,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser[2]),3);
    bufp->chgBit(oldp+1166,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[0]));
    bufp->chgBit(oldp+1167,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[1]));
    bufp->chgBit(oldp+1168,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready[2]));
    bufp->chgCData(oldp+1169,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c),8);
    bufp->chgCData(oldp+1170,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r),8);
    bufp->chgBit(oldp+1171,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->chgBit(oldp+1172,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->chgIData(oldp+1173,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1174,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1175,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1176,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+1177,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+1178,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+1179,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1180,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1181,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1182,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1183,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1184,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->chgSData(oldp+1185,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->chgSData(oldp+1186,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->chgSData(oldp+1187,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->chgSData(oldp+1188,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->chgBit(oldp+1189,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->chgBit(oldp+1190,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->chgBit(oldp+1191,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->chgBit(oldp+1192,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->chgIData(oldp+1193,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1194,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1195,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1196,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+1197,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+1198,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+1199,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1200,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1201,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1202,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1203,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1204,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->chgSData(oldp+1205,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->chgSData(oldp+1206,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->chgSData(oldp+1207,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->chgSData(oldp+1208,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->chgBit(oldp+1209,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->chgBit(oldp+1210,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->chgBit(oldp+1211,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__clk_i));
    bufp->chgBit(oldp+1212,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rst_i));
    bufp->chgIData(oldp+1213,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1214,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1215,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1216,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+1217,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+1218,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+1219,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1220,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1221,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1222,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1223,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1224,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready));
    bufp->chgSData(oldp+1225,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c),16);
    bufp->chgSData(oldp+1226,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r),16);
    bufp->chgSData(oldp+1227,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c),16);
    bufp->chgSData(oldp+1228,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r),16);
    bufp->chgBit(oldp+1229,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c));
    bufp->chgBit(oldp+1230,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r));
    bufp->chgIData(oldp+1231,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i),32);
    bufp->chgIData(oldp+1232,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j),32);
    bufp->chgBit(oldp+1233,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__clk_i));
    bufp->chgBit(oldp+1234,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__rst_i));
    bufp->chgIData(oldp+1235,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1236,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1237,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1238,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tlast));
    bufp->chgCData(oldp+1239,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tuser),3);
    bufp->chgBit(oldp+1240,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready));
    bufp->chgIData(oldp+1241,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1242,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1243,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1244,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1245,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1246,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready));
    bufp->chgSData(oldp+1247,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o),16);
    bufp->chgBit(oldp+1248,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o));
    bufp->chgBit(oldp+1249,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i));
    bufp->chgCData(oldp+1250,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i),8);
    bufp->chgCData(oldp+1251,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i),8);
    bufp->chgSData(oldp+1252,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i),12);
    bufp->chgCData(oldp+1253,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i),8);
    bufp->chgSData(oldp+1254,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i),12);
    bufp->chgCData(oldp+1255,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i),8);
    bufp->chgSData(oldp+1256,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i),12);
    bufp->chgBit(oldp+1257,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i));
    bufp->chgCData(oldp+1258,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state),4);
    bufp->chgCData(oldp+1259,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state),4);
    bufp->chgSData(oldp+1260,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c),12);
    bufp->chgSData(oldp+1261,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r),12);
    bufp->chgIData(oldp+1262,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata),32);
    bufp->chgCData(oldp+1263,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep),4);
    bufp->chgBit(oldp+1264,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid));
    bufp->chgBit(oldp+1265,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast));
    bufp->chgCData(oldp+1266,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser),3);
    bufp->chgBit(oldp+1267,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready));
    bufp->chgIData(oldp+1268,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata),32);
    bufp->chgCData(oldp+1269,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep),4);
    bufp->chgBit(oldp+1270,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid));
    bufp->chgBit(oldp+1271,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast));
    bufp->chgCData(oldp+1272,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser),3);
    bufp->chgBit(oldp+1273,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tready));
    bufp->chgIData(oldp+1274,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata),32);
    bufp->chgCData(oldp+1275,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep),4);
    bufp->chgBit(oldp+1276,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid));
    bufp->chgBit(oldp+1277,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast));
    bufp->chgCData(oldp+1278,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser),3);
    bufp->chgBit(oldp+1279,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready));
    bufp->chgIData(oldp+1280,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c),32);
    bufp->chgIData(oldp+1281,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_c),32);
    bufp->chgIData(oldp+1282,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r),32);
    bufp->chgIData(oldp+1283,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_r),32);
    bufp->chgIData(oldp+1284,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out),32);
    bufp->chgIData(oldp+1285,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16),32);
    bufp->chgCData(oldp+1286,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select),2);
    bufp->chgIData(oldp+1287,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed),32);
    bufp->chgSData(oldp+1288,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_out),16);
    bufp->chgSData(oldp+1289,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_reversed),16);
    bufp->chgBit(oldp+1290,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_c));
    bufp->chgBit(oldp+1291,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_r));
    bufp->chgIData(oldp+1292,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0),32);
    bufp->chgCData(oldp+1293,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c),8);
    bufp->chgCData(oldp+1294,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r),8);
    bufp->chgSData(oldp+1295,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c),12);
    bufp->chgSData(oldp+1296,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r),12);
    bufp->chgSData(oldp+1297,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c),12);
    bufp->chgSData(oldp+1298,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r),12);
    bufp->chgCData(oldp+1299,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c),8);
    bufp->chgCData(oldp+1300,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r),8);
    bufp->chgSData(oldp+1301,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c),12);
    bufp->chgSData(oldp+1302,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r),12);
    bufp->chgCData(oldp+1303,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c),8);
    bufp->chgCData(oldp+1304,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r),8);
    bufp->chgCData(oldp+1305,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c),8);
    bufp->chgCData(oldp+1306,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r),8);
    bufp->chgSData(oldp+1307,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c),12);
    bufp->chgSData(oldp+1308,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r),12);
    bufp->chgSData(oldp+1309,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c),12);
    bufp->chgSData(oldp+1310,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r),12);
    bufp->chgCData(oldp+1311,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c),8);
    bufp->chgCData(oldp+1312,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r),8);
    bufp->chgSData(oldp+1313,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c),12);
    bufp->chgSData(oldp+1314,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r),12);
    bufp->chgSData(oldp+1315,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c),12);
    bufp->chgSData(oldp+1316,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r),12);
    bufp->chgBit(oldp+1317,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__clk));
    bufp->chgBit(oldp+1318,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__rst));
    bufp->chgIData(oldp+1319,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1320,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1321,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1322,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+1323,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+1324,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+1325,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+1326,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+1327,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1328,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1329,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1330,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+1331,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+1332,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+1333,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+1334,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1335,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+1336,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1337,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1338,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+1339,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+1340,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+1341,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+1342,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+1343,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+1344,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1345,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1346,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+1347,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+1348,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+1349,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+1350,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+1351,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+1352,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+1353,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+1354,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+1355,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+1356,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__clk));
    bufp->chgBit(oldp+1357,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__rst));
    bufp->chgIData(oldp+1358,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1359,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1360,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1361,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+1362,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+1363,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+1364,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+1365,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+1366,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1367,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1368,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1369,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+1370,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+1371,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+1372,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+1373,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1374,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+1375,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1376,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1377,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+1378,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+1379,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+1380,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+1381,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+1382,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+1383,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1384,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1385,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+1386,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+1387,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+1388,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+1389,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+1390,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+1391,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+1392,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+1393,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+1394,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgBit(oldp+1395,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__clk));
    bufp->chgBit(oldp+1396,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__rst));
    bufp->chgIData(oldp+1397,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1398,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1399,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1400,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+1401,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+1402,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+1403,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+1404,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+1405,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1406,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1407,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1408,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+1409,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+1410,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+1411,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+1412,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1413,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+1414,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1415,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1416,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+1417,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+1418,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+1419,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+1420,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+1421,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+1422,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1423,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1424,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+1425,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+1426,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+1427,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+1428,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+1429,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+1430,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+1431,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+1432,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+1433,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgIData(oldp+1434,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->chgBit(oldp+1435,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit));
    bufp->chgBit(oldp+1436,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit));
    bufp->chgBit(oldp+1437,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit));
    bufp->chgSData(oldp+1438,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required),16);
    bufp->chgBit(oldp+1439,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit));
    bufp->chgBit(oldp+1440,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit));
    bufp->chgBit(oldp+1441,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit));
    bufp->chgSData(oldp+1442,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length),16);
    bufp->chgSData(oldp+1443,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required),16);
    bufp->chgBit(oldp+1444,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit));
    bufp->chgBit(oldp+1445,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit));
    bufp->chgBit(oldp+1446,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit));
    bufp->chgSData(oldp+1447,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length),16);
    bufp->chgSData(oldp+1448,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required),16);
    bufp->chgIData(oldp+1449,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn),32);
    bufp->chgIData(oldp+1450,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data),32);
    bufp->chgIData(oldp+1451,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut),32);
    bufp->chgCData(oldp+1452,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select),2);
    bufp->chgIData(oldp+1453,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8),32);
    bufp->chgIData(oldp+1454,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16),32);
    bufp->chgIData(oldp+1455,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24),32);
    bufp->chgIData(oldp+1456,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32),32);
    bufp->chgIData(oldp+1457,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn),32);
    bufp->chgCData(oldp+1458,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data),8);
    bufp->chgIData(oldp+1459,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut),32);
    bufp->chgIData(oldp+1460,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn),32);
    bufp->chgCData(oldp+1461,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data),8);
    bufp->chgIData(oldp+1462,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut),32);
    bufp->chgIData(oldp+1463,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn),32);
    bufp->chgCData(oldp+1464,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data),8);
    bufp->chgIData(oldp+1465,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut),32);
    bufp->chgIData(oldp+1466,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn),32);
    bufp->chgCData(oldp+1467,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data),8);
    bufp->chgIData(oldp+1468,(vlSelf->pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut),32);
    bufp->chgBit(oldp+1469,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__clk_i));
    bufp->chgBit(oldp+1470,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__rst_i));
    bufp->chgBit(oldp+1471,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__phy_link_up_i));
    bufp->chgBit(oldp+1472,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_o));
    bufp->chgBit(oldp+1473,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_o));
    bufp->chgCData(oldp+1474,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o),2);
    bufp->chgBit(oldp+1475,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i));
    bufp->chgBit(oldp+1476,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i));
    bufp->chgBit(oldp+1477,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_ack_i));
    bufp->chgCData(oldp+1478,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__next_state),3);
    bufp->chgCData(oldp+1479,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__curr_state),3);
    bufp->chgCData(oldp+1480,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_state),7);
    bufp->chgCData(oldp+1481,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_c),2);
    bufp->chgCData(oldp+1482,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_r),2);
    bufp->chgBit(oldp+1483,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_c));
    bufp->chgBit(oldp+1484,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_r));
    bufp->chgBit(oldp+1485,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_r));
    bufp->chgBit(oldp+1486,(vlSelf->pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_c));
    bufp->chgBit(oldp+1487,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__clk_i));
    bufp->chgBit(oldp+1488,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__rst_i));
    bufp->chgBit(oldp+1489,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__start_flow_control_i));
    bufp->chgBit(oldp+1490,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i));
    bufp->chgBit(oldp+1491,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i));
    bufp->chgIData(oldp+1492,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1493,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1494,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1495,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast));
    bufp->chgCData(oldp+1496,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1497,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+1498,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o));
    bufp->chgBit(oldp+1499,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__init_ack_o));
    bufp->chgIData(oldp+1500,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata),32);
    bufp->chgCData(oldp+1501,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep),4);
    bufp->chgBit(oldp+1502,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tvalid));
    bufp->chgBit(oldp+1503,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast));
    bufp->chgCData(oldp+1504,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser),3);
    bufp->chgBit(oldp+1505,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready));
    bufp->chgCData(oldp+1506,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state),5);
    bufp->chgCData(oldp+1507,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state),5);
    bufp->chgQData(oldp+1508,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c),48);
    bufp->chgQData(oldp+1510,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r),48);
    bufp->chgSData(oldp+1512,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c),16);
    bufp->chgSData(oldp+1513,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r),16);
    bufp->chgSData(oldp+1514,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c),16);
    bufp->chgSData(oldp+1515,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r),16);
    bufp->chgSData(oldp+1516,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_out),16);
    bufp->chgSData(oldp+1517,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed),16);
    bufp->chgBit(oldp+1518,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__clk));
    bufp->chgBit(oldp+1519,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__rst));
    bufp->chgIData(oldp+1520,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata),32);
    bufp->chgCData(oldp+1521,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep),4);
    bufp->chgBit(oldp+1522,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid));
    bufp->chgBit(oldp+1523,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready));
    bufp->chgBit(oldp+1524,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast));
    bufp->chgBit(oldp+1525,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid));
    bufp->chgBit(oldp+1526,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest));
    bufp->chgCData(oldp+1527,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser),3);
    bufp->chgIData(oldp+1528,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata),32);
    bufp->chgCData(oldp+1529,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep),4);
    bufp->chgBit(oldp+1530,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid));
    bufp->chgBit(oldp+1531,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready));
    bufp->chgBit(oldp+1532,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast));
    bufp->chgBit(oldp+1533,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid));
    bufp->chgBit(oldp+1534,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest));
    bufp->chgCData(oldp+1535,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser),3);
    bufp->chgBit(oldp+1536,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg));
    bufp->chgIData(oldp+1537,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1538,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1539,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg));
    bufp->chgBit(oldp+1540,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next));
    bufp->chgBit(oldp+1541,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg));
    bufp->chgBit(oldp+1542,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg));
    bufp->chgBit(oldp+1543,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg));
    bufp->chgCData(oldp+1544,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg),3);
    bufp->chgIData(oldp+1545,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg),32);
    bufp->chgCData(oldp+1546,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg),4);
    bufp->chgBit(oldp+1547,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg));
    bufp->chgBit(oldp+1548,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next));
    bufp->chgBit(oldp+1549,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg));
    bufp->chgBit(oldp+1550,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg));
    bufp->chgBit(oldp+1551,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg));
    bufp->chgCData(oldp+1552,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg),3);
    bufp->chgBit(oldp+1553,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output));
    bufp->chgBit(oldp+1554,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp));
    bufp->chgBit(oldp+1555,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output));
    bufp->chgBit(oldp+1556,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early));
    bufp->chgIData(oldp+1557,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i),32);
    bufp->chgSData(oldp+1558,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcIn),16);
    bufp->chgIData(oldp+1559,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__data),32);
    bufp->chgSData(oldp+1560,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcOut),16);
    bufp->chgSData(oldp+1561,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc0),16);
    bufp->chgSData(oldp+1562,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc1),16);
    bufp->chgSData(oldp+1563,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc2),16);
    bufp->chgSData(oldp+1564,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc3),16);
    bufp->chgSData(oldp+1565,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc4),16);
    bufp->chgSData(oldp+1566,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn),16);
    bufp->chgCData(oldp+1567,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data),8);
    bufp->chgSData(oldp+1568,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut),16);
    bufp->chgSData(oldp+1569,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn),16);
    bufp->chgCData(oldp+1570,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data),8);
    bufp->chgSData(oldp+1571,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut),16);
    bufp->chgSData(oldp+1572,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn),16);
    bufp->chgCData(oldp+1573,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data),8);
    bufp->chgSData(oldp+1574,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut),16);
    bufp->chgSData(oldp+1575,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn),16);
    bufp->chgCData(oldp+1576,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data),8);
    bufp->chgSData(oldp+1577,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut),16);
    bufp->chgIData(oldp+1578,(vlSelf->pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i),32);
    bufp->chgIData(oldp+1579,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[0]),24);
    bufp->chgIData(oldp+1580,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[1]),24);
    bufp->chgIData(oldp+1581,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[2]),24);
    bufp->chgIData(oldp+1582,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[3]),24);
    bufp->chgIData(oldp+1583,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[4]),24);
    bufp->chgIData(oldp+1584,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[5]),24);
    bufp->chgIData(oldp+1585,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[6]),24);
    bufp->chgIData(oldp+1586,(vlSymsp->TOP__pcie_phy_pkg.gen3_seed_values[7]),24);
    bufp->chgWData(oldp+1587,(vlSymsp->TOP__pcie_phy_pkg.GEN3_SDS),128);
    bufp->chgWData(oldp+1591,(vlSymsp->TOP__pcie_phy_pkg.gen_tsos__Vstatic__temp_os),128);
    bufp->chgWData(oldp+1595,(vlSymsp->TOP__pcie_phy_pkg.gen_eq_tsos__Vstatic__temp_os),128);
    bufp->chgWData(oldp+1599,(vlSymsp->TOP__pcie_phy_pkg.gen_idle__Vstatic__temp_os),128);
}

void Vtop___024root__trace_cleanup(void* voidSelf, VerilatedFst* /*unused*/) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root__trace_cleanup\n"); );
    // Init
    Vtop___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vtop___024root*>(voidSelf);
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VlUnpacked<CData/*0:0*/, 1> __Vm_traceActivity;
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        __Vm_traceActivity[__Vi0] = 0;
    }
    // Body
    vlSymsp->__Vm_activity = false;
    __Vm_traceActivity[0U] = 0U;
}
