

================================================================
== Vivado HLS Report for 'get_result'
================================================================
* Date:           Mon Apr  9 09:45:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.06|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|   26|    3|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- GetMantissa   |   10|   10|         1|          -|          -|    10|    no    |
        |- FlipMantissa  |   10|   10|         1|          -|          -|    10|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!p_Repl2_4)
	4  / (p_Repl2_4)
2 --> 
	3  / true
3 --> 
	7  / (!tmp_4)
	9  / (tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	8  / (!exitcond1)
	9  / (exitcond1)
9 --> 
	9  / (p_Repl2_4 & !exitcond)

* FSM state operations: 

 <State 1> : 4.06ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c_1 = call i72 @_ssdm_op_Read.ap_auto.i72(i72 %CompleteRegister_m_cr_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = sext i72 %CompleteRegister_m_c_1 to i128"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_4 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %CompleteRegister_m_c_1, i32 71)" [exact_dot_product/complete_register.cpp:19]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %p_Repl2_4, label %._crit_edge.0_ifconv, label %.preheader704.0_ifconv" [exact_dot_product/complete_register.cpp:23]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %CompleteRegister_m_c_1, i32 64, i32 71)" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_1 = sext i8 %tmp_7 to i64" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 16 [1/1] (4.06ns)   --->   "%tmp_10 = call i64 @llvm.ctlz.i64(i64 %p_Result_1, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%tmp_11 = icmp eq i8 %tmp_7, 0" [exact_dot_product/complete_register.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i72 %CompleteRegister_m_c_1 to i64" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 19 [1/1] (4.06ns)   --->   "%tmp_2 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %tmp_2 to i8" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %tmp_10 to i8" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%flipped_V = xor i72 %CompleteRegister_m_c_1, -1" [exact_dot_product/complete_register.cpp:25]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %flipped_V, i32 64, i32 71)" [exact_dot_product/complete_register.cpp:26]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s_7 = trunc i72 %flipped_V to i64" [exact_dot_product/complete_register.cpp:26]

 <State 2> : 3.29ns
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%tmp_13 = add i8 %tmp_14, %tmp_15" [exact_dot_product/complete_register.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.37ns)   --->   "%leading_signs_V_1 = select i1 %tmp_11, i8 %tmp_13, i8 %tmp_15" [exact_dot_product/complete_register.cpp:28]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 3.32ns
ST_3 : Operation 27 [1/1] (1.55ns)   --->   "%tmp_4 = icmp eq i8 %leading_signs_V_1, -128" [exact_dot_product/complete_register.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br i1 %tmp_4, label %4, label %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge" [exact_dot_product/complete_register.cpp:29]

 <State 4> : 4.06ns
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = sext i8 %tmp to i64" [exact_dot_product/complete_register.cpp:26]
ST_4 : Operation 30 [1/1] (4.06ns)   --->   "%tmp_1 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.55ns)   --->   "%tmp_3 = icmp eq i8 %tmp, 0" [exact_dot_product/complete_register.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (4.06ns)   --->   "%tmp_s = call i64 @llvm.ctlz.i64(i64 %p_Result_s_7, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %tmp_s to i8" [exact_dot_product/complete_register.cpp:26]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %tmp_1 to i8" [exact_dot_product/complete_register.cpp:26]

 <State 5> : 3.29ns
ST_5 : Operation 35 [1/1] (1.91ns)   --->   "%tmp_5 = add i8 %tmp_8, %tmp_9" [exact_dot_product/complete_register.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (1.37ns)   --->   "%leading_signs_V = select i1 %tmp_3, i8 %tmp_5, i8 %tmp_9" [exact_dot_product/complete_register.cpp:26]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 1.77ns
ST_6 : Operation 37 [1/1] (1.76ns)   --->   "br label %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge" [exact_dot_product/complete_register.cpp:27]

 <State 7> : 2.87ns
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%p_s = phi i8 [ %leading_signs_V, %._crit_edge.0_ifconv ], [ %leading_signs_V_1, %.preheader704.0_ifconv ]"
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i8 %p_s to i5" [exact_dot_product/complete_register.cpp:35]
ST_7 : Operation 40 [1/1] (1.78ns)   --->   "%tmp_6 = sub i5 0, %tmp_16" [exact_dot_product/complete_register.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.09ns)   --->   "%exponent_V = xor i5 %tmp_6, -16" [exact_dot_product/complete_register.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_s to i9" [exact_dot_product/complete_register.cpp:40]
ST_7 : Operation 43 [1/1] (1.91ns)   --->   "%addconv = sub i9 126, %rhs_V_cast" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (1.76ns)   --->   "br label %1" [exact_dot_product/complete_register.cpp:39]

 <State 8> : 2.87ns
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i10 [ 0, %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge ], [ %mantissa_V, %_ifconv ]"
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%i_op_assign = phi i4 [ 0, %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge ], [ %i, %_ifconv ]"
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%i_op_assign_cast3 = zext i4 %i_op_assign to i9" [exact_dot_product/complete_register.cpp:39]
ST_8 : Operation 48 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %i_op_assign, -6" [exact_dot_product/complete_register.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_8 : Operation 50 [1/1] (1.73ns)   --->   "%i = add i4 %i_op_assign, 1" [exact_dot_product/complete_register.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %_ifconv" [exact_dot_product/complete_register.cpp:39]
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [exact_dot_product/complete_register.cpp:39]
ST_8 : Operation 53 [1/1] (1.93ns)   --->   "%r_V = sub i9 %addconv, %i_op_assign_cast3" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_8 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%rev = xor i1 %tmp_17, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (1.73ns)   --->   "%bvh_d_index = sub i4 -7, %i_op_assign" [exact_dot_product/complete_register.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i4 %bvh_d_index to i32" [exact_dot_product/complete_register.cpp:42]
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%index_assign_1_cast = sext i9 %r_V to i32" [exact_dot_product/complete_register.cpp:42]
ST_8 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_cast)" [exact_dot_product/complete_register.cpp:42]
ST_8 : Operation 60 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_18 = and i1 %p_Repl2_1, %rev" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i1 %tmp_18 to i64" [exact_dot_product/complete_register.cpp:42]
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%mantissa_V = call i10 @_ssdm_op_BitSet.i10.i10.i32.i64(i10 %p_Val2_2, i32 %index_assign_cast, i64 %tmp_18_cast)" [exact_dot_product/complete_register.cpp:42]
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [exact_dot_product/complete_register.cpp:39]
ST_8 : Operation 64 [1/1] (1.76ns)   --->   "br i1 %p_Repl2_4, label %.preheader.preheader, label %.loopexit" [exact_dot_product/complete_register.cpp:48]
ST_8 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader" [exact_dot_product/complete_register.cpp:49]

 <State 9> : 3.54ns
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i10 [ %p_Result_3, %3 ], [ %p_Val2_2, %.preheader.preheader ]"
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%bvh_d_index_2 = phi i4 [ %i_1, %3 ], [ 0, %.preheader.preheader ]"
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%index_assign_2_cast1 = zext i4 %bvh_d_index_2 to i32" [exact_dot_product/complete_register.cpp:49]
ST_9 : Operation 69 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %bvh_d_index_2, -6" [exact_dot_product/complete_register.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_9 : Operation 71 [1/1] (1.73ns)   --->   "%i_1 = add i4 %bvh_d_index_2, 1" [exact_dot_product/complete_register.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [exact_dot_product/complete_register.cpp:49]
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [exact_dot_product/complete_register.cpp:49]
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_1, i32 %index_assign_2_cast1)" [exact_dot_product/complete_register.cpp:50]
ST_9 : Operation 75 [1/1] (0.93ns)   --->   "%tmp_12 = xor i1 %tmp_21, true" [exact_dot_product/complete_register.cpp:50]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %tmp_12 to i64" [exact_dot_product/complete_register.cpp:50]
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_3 = call i10 @_ssdm_op_BitSet.i10.i10.i32.i64(i10 %p_Val2_1, i32 %index_assign_2_cast1, i64 %p_Repl2_2)" [exact_dot_product/complete_register.cpp:50]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [exact_dot_product/complete_register.cpp:49]
ST_9 : Operation 79 [1/1] (1.76ns)   --->   "br label %.loopexit"
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i10 [ %p_Val2_2, %2 ], [ %p_Val2_1, %.loopexit.loopexit ]"
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_4, i5 %exponent_V, i10 %p_Repl2_s)" [exact_dot_product/complete_register.cpp:54]
ST_9 : Operation 82 [1/1] (1.76ns)   --->   "br label %4" [exact_dot_product/complete_register.cpp:56]
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%agg_result_V = phi i16 [ %p_Result_4, %.loopexit ], [ 0, %.preheader704.0_ifconv ]"
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "ret i16 %agg_result_V" [exact_dot_product/complete_register.cpp:57]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CompleteRegister_m_cr_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
CompleteRegister_m_c_1 (read             ) [ 0000000000]
CompleteRegister_m_c   (sext             ) [ 0011111110]
p_Repl2_4              (bitselect        ) [ 0111111111]
StgValue_13            (br               ) [ 0000000000]
tmp_7                  (partselect       ) [ 0000000000]
p_Result_1             (sext             ) [ 0000000000]
tmp_10                 (ctlz             ) [ 0000000000]
tmp_11                 (icmp             ) [ 0010000000]
p_Result_2             (trunc            ) [ 0000000000]
tmp_2                  (ctlz             ) [ 0000000000]
tmp_14                 (trunc            ) [ 0010000000]
tmp_15                 (trunc            ) [ 0010000000]
flipped_V              (xor              ) [ 0000000000]
tmp                    (partselect       ) [ 0000100000]
p_Result_s_7           (trunc            ) [ 0000100000]
tmp_13                 (add              ) [ 0000000000]
leading_signs_V_1      (select           ) [ 0001001100]
tmp_4                  (icmp             ) [ 0001000111]
StgValue_28            (br               ) [ 0001001111]
p_Result_s             (sext             ) [ 0000000000]
tmp_1                  (ctlz             ) [ 0000000000]
tmp_3                  (icmp             ) [ 0000010000]
tmp_s                  (ctlz             ) [ 0000000000]
tmp_8                  (trunc            ) [ 0000010000]
tmp_9                  (trunc            ) [ 0000010000]
tmp_5                  (add              ) [ 0000000000]
leading_signs_V        (select           ) [ 0001001100]
StgValue_37            (br               ) [ 0001001100]
p_s                    (phi              ) [ 0000000100]
tmp_16                 (trunc            ) [ 0000000000]
tmp_6                  (sub              ) [ 0000000000]
exponent_V             (xor              ) [ 0000000011]
rhs_V_cast             (zext             ) [ 0000000000]
addconv                (sub              ) [ 0000000010]
StgValue_44            (br               ) [ 0000000110]
p_Val2_2               (phi              ) [ 0000000011]
i_op_assign            (phi              ) [ 0000000010]
i_op_assign_cast3      (zext             ) [ 0000000000]
exitcond1              (icmp             ) [ 0000000010]
empty                  (speclooptripcount) [ 0000000000]
i                      (add              ) [ 0000000110]
StgValue_51            (br               ) [ 0000000000]
StgValue_52            (specloopname     ) [ 0000000000]
r_V                    (sub              ) [ 0000000000]
tmp_17                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
bvh_d_index            (sub              ) [ 0000000000]
index_assign_cast      (zext             ) [ 0000000000]
index_assign_1_cast    (sext             ) [ 0000000000]
p_Repl2_1              (bitselect        ) [ 0000000000]
tmp_18                 (and              ) [ 0000000000]
tmp_18_cast            (zext             ) [ 0000000000]
mantissa_V             (bitset           ) [ 0000000110]
StgValue_63            (br               ) [ 0000000110]
StgValue_64            (br               ) [ 0000000011]
StgValue_65            (br               ) [ 0000000011]
p_Val2_1               (phi              ) [ 0000000001]
bvh_d_index_2          (phi              ) [ 0000000001]
index_assign_2_cast1   (zext             ) [ 0000000000]
exitcond               (icmp             ) [ 0000000001]
empty_8                (speclooptripcount) [ 0000000000]
i_1                    (add              ) [ 0000000011]
StgValue_72            (br               ) [ 0000000000]
StgValue_73            (specloopname     ) [ 0000000000]
tmp_21                 (bitselect        ) [ 0000000000]
tmp_12                 (xor              ) [ 0000000000]
p_Repl2_2              (zext             ) [ 0000000000]
p_Result_3             (bitset           ) [ 0000000011]
StgValue_78            (br               ) [ 0000000011]
StgValue_79            (br               ) [ 0000000000]
p_Repl2_s              (phi              ) [ 0000000001]
p_Result_4             (bitconcatenate   ) [ 0000000000]
StgValue_82            (br               ) [ 0000000000]
agg_result_V           (phi              ) [ 0000000001]
StgValue_84            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CompleteRegister_m_cr_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CompleteRegister_m_cr_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i72"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i72.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i10.i10.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i5.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="CompleteRegister_m_c_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="72" slack="0"/>
<pin id="64" dir="0" index="1" bw="72" slack="0"/>
<pin id="65" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CompleteRegister_m_c_1/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="p_s_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_s_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="2"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="8" slack="3"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/7 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_Val2_2_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="1"/>
<pin id="79" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_Val2_2_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_op_assign_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_op_assign_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/8 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_Val2_1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_Val2_1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="10" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="110" class="1005" name="bvh_d_index_2_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index_2 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="bvh_d_index_2_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index_2/9 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_Repl2_s_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Repl2_s_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/9 "/>
</bind>
</comp>

<comp id="132" class="1005" name="agg_result_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="4"/>
<pin id="134" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_V (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="agg_result_V_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="4"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="CompleteRegister_m_c_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="72" slack="0"/>
<pin id="145" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="CompleteRegister_m_c/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Repl2_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="72" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_4/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_7_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="72" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="0" index="3" bw="8" slack="0"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Result_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_10_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_11_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="72" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_15_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="flipped_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="72" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="flipped_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="72" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="0" index="3" bw="8" slack="0"/>
<pin id="214" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_s_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="72" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s_7/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_13_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="8" slack="1"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="leading_signs_V_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="1"/>
<pin id="231" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Result_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_s_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="1"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="0" index="1" bw="8" slack="1"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="leading_signs_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="1"/>
<pin id="277" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="exponent_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exponent_V/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="rhs_V_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="addconv_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="addconv/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_op_assign_cast3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast3/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_17_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="rev_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="bvh_d_index_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="index_assign_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="index_assign_1_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_cast/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Repl2_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="72" slack="5"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_1/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_18_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_18_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="mantissa_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="0" index="3" bw="1" slack="0"/>
<pin id="376" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="mantissa_V/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="index_assign_2_cast1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_2_cast1/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="exitcond_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_21_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="10" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_12_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Repl2_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_2/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="10" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="1" slack="0"/>
<pin id="420" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_3/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Result_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="6"/>
<pin id="428" dir="0" index="2" bw="5" slack="2"/>
<pin id="429" dir="0" index="3" bw="10" slack="0"/>
<pin id="430" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/9 "/>
</bind>
</comp>

<comp id="434" class="1005" name="CompleteRegister_m_c_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="128" slack="5"/>
<pin id="436" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="CompleteRegister_m_c "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_Repl2_4_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="5"/>
<pin id="441" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Repl2_4 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_11_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_14_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_15_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_Result_s_7_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_7 "/>
</bind>
</comp>

<comp id="471" class="1005" name="leading_signs_V_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="1"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="leading_signs_V_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="4"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_3_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_8_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_9_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="497" class="1005" name="leading_signs_V_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="leading_signs_V "/>
</bind>
</comp>

<comp id="502" class="1005" name="exponent_V_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="2"/>
<pin id="504" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="exponent_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="addconv_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="1"/>
<pin id="509" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="520" class="1005" name="mantissa_V_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="mantissa_V "/>
</bind>
</comp>

<comp id="528" class="1005" name="i_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_Result_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="109"><net_src comp="77" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="130"><net_src comp="77" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="103" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="62" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="62" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="62" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="155" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="62" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="169" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="62" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="203" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="241" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="71" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="71" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="93" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="93" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="93" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="93" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="321" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="334" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="81" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="346" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="114" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="114" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="114" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="103" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="381" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="103" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="381" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="415" pin=3"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="124" pin="4"/><net_sink comp="425" pin=3"/></net>

<net id="433"><net_src comp="425" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="437"><net_src comp="143" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="442"><net_src comp="147" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="447"><net_src comp="177" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="452"><net_src comp="195" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="457"><net_src comp="199" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="463"><net_src comp="209" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="469"><net_src comp="219" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="474"><net_src comp="227" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="480"><net_src comp="233" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="249" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="489"><net_src comp="261" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="494"><net_src comp="265" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="500"><net_src comp="273" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="505"><net_src comp="289" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="510"><net_src comp="299" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="518"><net_src comp="315" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="523"><net_src comp="371" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="531"><net_src comp="391" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="536"><net_src comp="415" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_result : CompleteRegister_m_cr_V_read | {1 }
  - Chain level:
	State 1
		StgValue_13 : 1
		p_Result_1 : 1
		tmp_10 : 2
		tmp_11 : 1
		tmp_2 : 1
		tmp_14 : 2
		tmp_15 : 3
	State 2
		leading_signs_V_1 : 1
	State 3
		StgValue_28 : 1
	State 4
		tmp_1 : 1
		tmp_8 : 1
		tmp_9 : 2
	State 5
		leading_signs_V : 1
	State 6
	State 7
		tmp_16 : 1
		tmp_6 : 2
		exponent_V : 3
		rhs_V_cast : 1
		addconv : 2
	State 8
		i_op_assign_cast3 : 1
		exitcond1 : 1
		i : 1
		StgValue_51 : 2
		r_V : 2
		tmp_17 : 3
		rev : 4
		bvh_d_index : 1
		index_assign_cast : 2
		index_assign_1_cast : 3
		p_Repl2_1 : 4
		tmp_18 : 5
		tmp_18_cast : 5
		mantissa_V : 6
	State 9
		index_assign_2_cast1 : 1
		exitcond : 1
		i_1 : 1
		StgValue_72 : 2
		tmp_21 : 2
		tmp_12 : 3
		p_Repl2_2 : 3
		p_Result_3 : 4
		p_Repl2_s : 1
		p_Result_4 : 2
		agg_result_V : 3
		StgValue_84 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |           tmp_10_fu_169           |    73   |    71   |
|   ctlz   |            tmp_2_fu_187           |    73   |    71   |
|          |            tmp_1_fu_241           |    73   |    71   |
|          |            tmp_s_fu_254           |    73   |    71   |
|----------|-----------------------------------|---------|---------|
|          |          flipped_V_fu_203         |    0    |    79   |
|    xor   |         exponent_V_fu_289         |    0    |    12   |
|          |             rev_fu_334            |    0    |    8    |
|          |           tmp_12_fu_405           |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_6_fu_283           |    0    |    15   |
|    sub   |           addconv_fu_299          |    0    |    15   |
|          |             r_V_fu_321            |    0    |    16   |
|          |         bvh_d_index_fu_340        |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|          |           tmp_13_fu_223           |    0    |    15   |
|    add   |            tmp_5_fu_269           |    0    |    15   |
|          |              i_fu_315             |    0    |    13   |
|          |             i_1_fu_391            |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|          |           tmp_11_fu_177           |    0    |    11   |
|          |            tmp_4_fu_233           |    0    |    11   |
|   icmp   |            tmp_3_fu_249           |    0    |    11   |
|          |          exitcond1_fu_309         |    0    |    9    |
|          |          exitcond_fu_385          |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|  select  |      leading_signs_V_1_fu_227     |    0    |    8    |
|          |       leading_signs_V_fu_273      |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|    and   |           tmp_18_fu_361           |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|   read   | CompleteRegister_m_c_1_read_fu_62 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |    CompleteRegister_m_c_fu_143    |    0    |    0    |
|   sext   |         p_Result_1_fu_165         |    0    |    0    |
|          |         p_Result_s_fu_238         |    0    |    0    |
|          |     index_assign_1_cast_fu_350    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          p_Repl2_4_fu_147         |    0    |    0    |
| bitselect|           tmp_17_fu_326           |    0    |    0    |
|          |          p_Repl2_1_fu_354         |    0    |    0    |
|          |           tmp_21_fu_397           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|            tmp_7_fu_155           |    0    |    0    |
|          |             tmp_fu_209            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         p_Result_2_fu_183         |    0    |    0    |
|          |           tmp_14_fu_195           |    0    |    0    |
|          |           tmp_15_fu_199           |    0    |    0    |
|   trunc  |        p_Result_s_7_fu_219        |    0    |    0    |
|          |            tmp_8_fu_261           |    0    |    0    |
|          |            tmp_9_fu_265           |    0    |    0    |
|          |           tmp_16_fu_279           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         rhs_V_cast_fu_295         |    0    |    0    |
|          |      i_op_assign_cast3_fu_305     |    0    |    0    |
|   zext   |      index_assign_cast_fu_346     |    0    |    0    |
|          |         tmp_18_cast_fu_367        |    0    |    0    |
|          |    index_assign_2_cast1_fu_381    |    0    |    0    |
|          |          p_Repl2_2_fu_411         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  bitset  |         mantissa_V_fu_371         |    0    |    0    |
|          |         p_Result_3_fu_415         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|         p_Result_4_fu_425         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |   292   |   581   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|CompleteRegister_m_c_reg_434|   128  |
|       addconv_reg_507      |    9   |
|    agg_result_V_reg_132    |   16   |
|    bvh_d_index_2_reg_110   |    4   |
|     exponent_V_reg_502     |    5   |
|         i_1_reg_528        |    4   |
|     i_op_assign_reg_89     |    4   |
|          i_reg_515         |    4   |
|  leading_signs_V_1_reg_471 |    8   |
|   leading_signs_V_reg_497  |    8   |
|     mantissa_V_reg_520     |   10   |
|      p_Repl2_4_reg_439     |    1   |
|      p_Repl2_s_reg_121     |   10   |
|     p_Result_3_reg_533     |   10   |
|    p_Result_s_7_reg_466    |   64   |
|      p_Val2_1_reg_100      |   10   |
|       p_Val2_2_reg_77      |   10   |
|         p_s_reg_68         |    8   |
|       tmp_11_reg_444       |    1   |
|       tmp_14_reg_449       |    8   |
|       tmp_15_reg_454       |    8   |
|        tmp_3_reg_481       |    1   |
|        tmp_4_reg_477       |    1   |
|        tmp_8_reg_486       |    8   |
|        tmp_9_reg_491       |    8   |
|         tmp_reg_460        |    8   |
+----------------------------+--------+
|            Total           |   356  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| p_Val2_2_reg_77 |  p0  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   20   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   292  |   581  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   356  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   648  |   590  |
+-----------+--------+--------+--------+
