<map id="AMDGPUSubtarget.cpp" name="AMDGPUSubtarget.cpp">
<area shape="rect" id="node2" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1237,80,1393,107"/>
<area shape="rect" id="node24" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1565,162,1711,189"/>
<area shape="rect" id="node34" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="2407,162,2525,189"/>
<area shape="rect" id="node37" href="$R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="2399,80,2581,107"/>
<area shape="rect" id="node39" href="$MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="3134,162,3377,189"/>
<area shape="rect" id="node44" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="2147,80,2273,107"/>
<area shape="rect" id="node45" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="2281,162,2379,189"/>
<area shape="rect" id="node48" href="$SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="2885,162,3060,189"/>
<area shape="rect" id="node50" href="$SmallString_8h.html" title="llvm/ADT/SmallString.h" alt="" coords="921,251,1089,278"/>
<area shape="rect" id="node3" href="$AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="701,162,793,189"/>
<area shape="rect" id="node8" href="$StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="913,341,1064,367"/>
<area shape="rect" id="node12" href="$AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1353,162,1541,189"/>
<area shape="rect" id="node15" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2051,251,2193,278"/>
<area shape="rect" id="node20" href="$AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="289,251,453,278"/>
<area shape="rect" id="node26" href="$StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1291,251,1463,278"/>
<area shape="rect" id="node29" href="$DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1113,251,1267,278"/>
<area shape="rect" id="node32" href="$TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="943,155,1141,196"/>
<area shape="rect" id="node4" href="$TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="631,341,837,367"/>
<area shape="rect" id="node7" href="$Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="648,251,847,278"/>
<area shape="rect" id="node13" href="$MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2044,423,2277,449"/>
<area shape="rect" id="node14" href="$TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1487,251,1730,278"/>
<area shape="rect" id="node16" href="$AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2323,341,2489,367"/>
<area shape="rect" id="node17" href="$TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2062,341,2259,367"/>
<area shape="rect" id="node21" href="$Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="212,341,347,367"/>
<area shape="rect" id="node22" href="$TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="5,333,188,375"/>
<area shape="rect" id="node25" href="$AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="1805,251,1975,278"/>
<area shape="rect" id="node30" href="$SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1089,341,1259,367"/>
<area shape="rect" id="node35" href="$R600Defines_8h.html" title="R600Defines.h" alt="" coords="2501,251,2615,278"/>
<area shape="rect" id="node36" href="$R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="2336,251,2476,278"/>
<area shape="rect" id="node38" href="$PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="2077,162,2257,189"/>
<area shape="rect" id="node43" href="$Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="2636,341,2797,367"/>
<area shape="rect" id="node40" href="$MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="3207,244,3405,285"/>
<area shape="rect" id="node41" href="$RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="3429,251,3663,278"/>
<area shape="rect" id="node42" href="$ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="3687,251,3938,278"/>
<area shape="rect" id="node46" href="$SIDefines_8h.html" title="SIDefines.h" alt="" coords="2217,251,2312,278"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="2639,251,2759,278"/>
<area shape="rect" id="node49" href="$AMDGPUMachineFunction_8h.html" title="AMDGPUMachineFunction.h" alt="" coords="2935,251,3133,278"/>
</map>
