// Seed: 1230219180
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  assign id_2 = id_2;
  tri id_3;
  reg id_4;
  always id_4 <= id_2;
  always $display(1, id_2, 1 - 1, id_4, id_4, 1'b0);
  assign id_3 = id_4 > "";
  assign id_4 = 1'b0 * id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 void id_2
);
  assign id_4 = 1;
  module_0(
      id_4
  );
  wire id_5;
endmodule
