Analysis & Synthesis report for ADC_tutorial
Sat Nov 16 08:33:30 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Main_Esquematico|subsistema_1:inst4|fstate
 10. State Machine - |Main_Esquematico|giro:inst5|fstate
 11. State Machine - |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0
 17. Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 18. Parameter Settings for User Entity Instance: pllauto:inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: clockgeneral:inst17|altpll:altpll_component
 20. altpll Parameter Settings by Entity Instance
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 16 08:33:30 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ADC_tutorial                                    ;
; Top-level Entity Name              ; Main_Esquematico                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 189                                             ;
;     Total combinational functions  ; 153                                             ;
;     Dedicated logic registers      ; 129                                             ;
; Total registers                    ; 129                                             ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Main_Esquematico   ; ADC_tutorial       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                          ; Library ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; Sistema_De_Control_Prueba.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Sistema_De_Control_Prueba.vhd                    ;         ;
; giro.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/giro.vhd                                         ;         ;
; Bloque_ADC_Controller/Main_Esquematico.bdf       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/Main_Esquematico.bdf       ;         ;
; subsistema_1.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/subsistema_1.vhd                                 ;         ;
; Comparador.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Comparador.vhd                                   ;         ;
; Bloque_ADC_Controller/altera_up_avalon_adv_adc.v ; yes             ; User Verilog HDL File              ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v ;         ;
; Bloque_ADC_Controller/adc_adc_mega_0.v           ; yes             ; User Verilog HDL File              ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/adc_adc_mega_0.v           ;         ;
; Bloque_ADC_Controller/adc.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/Bloque_ADC_Controller/adc.vhd                    ;         ;
; pllauto.vhd                                      ; yes             ; User Wizard-Generated File         ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/pllauto.vhd                                      ;         ;
; clockgeneral.vhd                                 ; yes             ; User Wizard-Generated File         ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/clockgeneral.vhd                                 ;         ;
; contador_7600.vhd                                ; yes             ; User VHDL File                     ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/contador_7600.vhd                                ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                      ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/pllauto_altpll.v                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/db/pllauto_altpll.v                              ;         ;
; db/clockgeneral_altpll.v                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/db/clockgeneral_altpll.v                         ;         ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 189                                                                                 ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 153                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 53                                                                                  ;
;     -- 3 input functions                    ; 16                                                                                  ;
;     -- <=2 input functions                  ; 84                                                                                  ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 115                                                                                 ;
;     -- arithmetic mode                      ; 38                                                                                  ;
;                                             ;                                                                                     ;
; Total registers                             ; 129                                                                                 ;
;     -- Dedicated logic registers            ; 129                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 18                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
; Total PLLs                                  ; 2                                                                                   ;
;     -- PLLs                                 ; 2                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 93                                                                                  ;
; Total fan-out                               ; 909                                                                                 ;
; Average fan-out                             ; 2.84                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |Main_Esquematico                             ; 153 (3)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 18   ; 0            ; |Main_Esquematico                                                                                ; work         ;
;    |Sistema_De_Control_Prueba:inst10|         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|Sistema_De_Control_Prueba:inst10                                               ; work         ;
;    |adc:inst1|                                ; 79 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|adc:inst1                                                                      ; work         ;
;       |adc_adc_mega_0:adc_mega_0|             ; 79 (26)           ; 90 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0                                            ; work         ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|  ; 53 (53)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL          ; work         ;
;    |clockgeneral:inst17|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|clockgeneral:inst17                                                            ; work         ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|clockgeneral:inst17|altpll:altpll_component                                    ; work         ;
;          |clockgeneral_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated ; work         ;
;    |comparador:inst6|                         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|comparador:inst6                                                               ; work         ;
;    |contador_7600:inst7|                      ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|contador_7600:inst7                                                            ; work         ;
;    |giro:inst5|                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|giro:inst5                                                                     ; work         ;
;    |pllauto:inst|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|pllauto:inst                                                                   ; work         ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|pllauto:inst|altpll:altpll_component                                           ; work         ;
;          |pllauto_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated             ; work         ;
;    |subsistema_1:inst4|                       ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Esquematico|subsistema_1:inst4                                                             ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Main_Esquematico|pllauto:inst        ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/pllauto.vhd      ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Main_Esquematico|clockgeneral:inst17 ; C:/Users/Sorteito/Documents/GitHub/TP-FPGA/Main_V1.1/clockgeneral.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Main_Esquematico|subsistema_1:inst4|fstate                            ;
+------------------+------------------+------------------+-----------------+-------------+
; Name             ; fstate.Pared_der ; fstate.Pared_Izq ; fstate.Centrado ; fstate.Idle ;
+------------------+------------------+------------------+-----------------+-------------+
; fstate.Idle      ; 0                ; 0                ; 0               ; 0           ;
; fstate.Centrado  ; 0                ; 0                ; 1               ; 1           ;
; fstate.Pared_Izq ; 0                ; 1                ; 0               ; 1           ;
; fstate.Pared_der ; 1                ; 0                ; 0               ; 1           ;
+------------------+------------------+------------------+-----------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Main_Esquematico|giro:inst5|fstate               ;
+-----------------+-----------------+-----------------+-------------+
; Name            ; fstate.giro_der ; fstate.giro_izq ; fstate.idle ;
+-----------------+-----------------+-----------------+-------------+
; fstate.idle     ; 0               ; 0               ; 0           ;
; fstate.giro_izq ; 0               ; 1               ; 1           ;
; fstate.giro_der ; 1               ; 0               ; 1           ;
+-----------------+-----------------+-----------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                     ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; Name                 ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ; currState.pauseState ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; currState.resetState ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ;
; currState.waitState  ; 0                   ; 0                    ; 1                   ; 1                    ; 0                    ;
; currState.transState ; 0                   ; 1                    ; 0                   ; 1                    ; 0                    ;
; currState.doneState  ; 1                   ; 0                    ; 0                   ; 1                    ; 0                    ;
; currState.pauseState ; 0                   ; 0                    ; 0                   ; 1                    ; 1                    ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2 ; Lost fanout                            ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3 ; Lost fanout                            ;
; subsistema_1:inst4|fstate.Centrado                                                ; Lost fanout                            ;
; giro:inst5|fstate.giro_der                                                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4                                             ;                                        ;
+-----------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 103   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk       ; 7       ;
; Total number of inverted registers = 4                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main_Esquematico|contador_7600:inst7|count[13]                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main_Esquematico|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; tsclk          ; 16         ; Signed Integer                                     ;
; numch          ; 8          ; Signed Integer                                     ;
; board          ; DE0-Nano   ; String                                             ;
; board_rev      ; Autodetect ; String                                             ;
; max10pllmultby ; 1          ; Signed Integer                                     ;
; max10plldivby  ; 1          ; Signed Integer                                     ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+-------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                          ;
+-----------------------+------------+-------------------------------------------------------------------------------+
; T_SCLK                ; 16         ; Signed Integer                                                                ;
; NUM_CH                ; 8          ; Signed Integer                                                                ;
; BOARD                 ; DE0-Nano   ; String                                                                        ;
; BOARD_REV             ; Autodetect ; String                                                                        ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                ;
+-----------------------+------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllauto:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllauto ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1250                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 75                        ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; pllauto_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockgeneral:inst17|altpll:altpll_component ;
+-------------------------------+--------------------------------+-------------------------+
; Parameter Name                ; Value                          ; Type                    ;
+-------------------------------+--------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                 ;
; PLL_TYPE                      ; AUTO                           ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockgeneral ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                 ;
; LOCK_HIGH                     ; 1                              ; Untyped                 ;
; LOCK_LOW                      ; 1                              ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                 ;
; SKIP_VCO                      ; OFF                            ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                 ;
; BANDWIDTH                     ; 0                              ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                 ;
; DOWN_SPREAD                   ; 0                              ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                              ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 5000                           ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                 ;
; DPA_DIVIDER                   ; 0                              ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; VCO_MIN                       ; 0                              ; Untyped                 ;
; VCO_MAX                       ; 0                              ; Untyped                 ;
; VCO_CENTER                    ; 0                              ; Untyped                 ;
; PFD_MIN                       ; 0                              ; Untyped                 ;
; PFD_MAX                       ; 0                              ; Untyped                 ;
; M_INITIAL                     ; 0                              ; Untyped                 ;
; M                             ; 0                              ; Untyped                 ;
; N                             ; 1                              ; Untyped                 ;
; M2                            ; 1                              ; Untyped                 ;
; N2                            ; 1                              ; Untyped                 ;
; SS                            ; 1                              ; Untyped                 ;
; C0_HIGH                       ; 0                              ; Untyped                 ;
; C1_HIGH                       ; 0                              ; Untyped                 ;
; C2_HIGH                       ; 0                              ; Untyped                 ;
; C3_HIGH                       ; 0                              ; Untyped                 ;
; C4_HIGH                       ; 0                              ; Untyped                 ;
; C5_HIGH                       ; 0                              ; Untyped                 ;
; C6_HIGH                       ; 0                              ; Untyped                 ;
; C7_HIGH                       ; 0                              ; Untyped                 ;
; C8_HIGH                       ; 0                              ; Untyped                 ;
; C9_HIGH                       ; 0                              ; Untyped                 ;
; C0_LOW                        ; 0                              ; Untyped                 ;
; C1_LOW                        ; 0                              ; Untyped                 ;
; C2_LOW                        ; 0                              ; Untyped                 ;
; C3_LOW                        ; 0                              ; Untyped                 ;
; C4_LOW                        ; 0                              ; Untyped                 ;
; C5_LOW                        ; 0                              ; Untyped                 ;
; C6_LOW                        ; 0                              ; Untyped                 ;
; C7_LOW                        ; 0                              ; Untyped                 ;
; C8_LOW                        ; 0                              ; Untyped                 ;
; C9_LOW                        ; 0                              ; Untyped                 ;
; C0_INITIAL                    ; 0                              ; Untyped                 ;
; C1_INITIAL                    ; 0                              ; Untyped                 ;
; C2_INITIAL                    ; 0                              ; Untyped                 ;
; C3_INITIAL                    ; 0                              ; Untyped                 ;
; C4_INITIAL                    ; 0                              ; Untyped                 ;
; C5_INITIAL                    ; 0                              ; Untyped                 ;
; C6_INITIAL                    ; 0                              ; Untyped                 ;
; C7_INITIAL                    ; 0                              ; Untyped                 ;
; C8_INITIAL                    ; 0                              ; Untyped                 ;
; C9_INITIAL                    ; 0                              ; Untyped                 ;
; C0_MODE                       ; BYPASS                         ; Untyped                 ;
; C1_MODE                       ; BYPASS                         ; Untyped                 ;
; C2_MODE                       ; BYPASS                         ; Untyped                 ;
; C3_MODE                       ; BYPASS                         ; Untyped                 ;
; C4_MODE                       ; BYPASS                         ; Untyped                 ;
; C5_MODE                       ; BYPASS                         ; Untyped                 ;
; C6_MODE                       ; BYPASS                         ; Untyped                 ;
; C7_MODE                       ; BYPASS                         ; Untyped                 ;
; C8_MODE                       ; BYPASS                         ; Untyped                 ;
; C9_MODE                       ; BYPASS                         ; Untyped                 ;
; C0_PH                         ; 0                              ; Untyped                 ;
; C1_PH                         ; 0                              ; Untyped                 ;
; C2_PH                         ; 0                              ; Untyped                 ;
; C3_PH                         ; 0                              ; Untyped                 ;
; C4_PH                         ; 0                              ; Untyped                 ;
; C5_PH                         ; 0                              ; Untyped                 ;
; C6_PH                         ; 0                              ; Untyped                 ;
; C7_PH                         ; 0                              ; Untyped                 ;
; C8_PH                         ; 0                              ; Untyped                 ;
; C9_PH                         ; 0                              ; Untyped                 ;
; L0_HIGH                       ; 1                              ; Untyped                 ;
; L1_HIGH                       ; 1                              ; Untyped                 ;
; G0_HIGH                       ; 1                              ; Untyped                 ;
; G1_HIGH                       ; 1                              ; Untyped                 ;
; G2_HIGH                       ; 1                              ; Untyped                 ;
; G3_HIGH                       ; 1                              ; Untyped                 ;
; E0_HIGH                       ; 1                              ; Untyped                 ;
; E1_HIGH                       ; 1                              ; Untyped                 ;
; E2_HIGH                       ; 1                              ; Untyped                 ;
; E3_HIGH                       ; 1                              ; Untyped                 ;
; L0_LOW                        ; 1                              ; Untyped                 ;
; L1_LOW                        ; 1                              ; Untyped                 ;
; G0_LOW                        ; 1                              ; Untyped                 ;
; G1_LOW                        ; 1                              ; Untyped                 ;
; G2_LOW                        ; 1                              ; Untyped                 ;
; G3_LOW                        ; 1                              ; Untyped                 ;
; E0_LOW                        ; 1                              ; Untyped                 ;
; E1_LOW                        ; 1                              ; Untyped                 ;
; E2_LOW                        ; 1                              ; Untyped                 ;
; E3_LOW                        ; 1                              ; Untyped                 ;
; L0_INITIAL                    ; 1                              ; Untyped                 ;
; L1_INITIAL                    ; 1                              ; Untyped                 ;
; G0_INITIAL                    ; 1                              ; Untyped                 ;
; G1_INITIAL                    ; 1                              ; Untyped                 ;
; G2_INITIAL                    ; 1                              ; Untyped                 ;
; G3_INITIAL                    ; 1                              ; Untyped                 ;
; E0_INITIAL                    ; 1                              ; Untyped                 ;
; E1_INITIAL                    ; 1                              ; Untyped                 ;
; E2_INITIAL                    ; 1                              ; Untyped                 ;
; E3_INITIAL                    ; 1                              ; Untyped                 ;
; L0_MODE                       ; BYPASS                         ; Untyped                 ;
; L1_MODE                       ; BYPASS                         ; Untyped                 ;
; G0_MODE                       ; BYPASS                         ; Untyped                 ;
; G1_MODE                       ; BYPASS                         ; Untyped                 ;
; G2_MODE                       ; BYPASS                         ; Untyped                 ;
; G3_MODE                       ; BYPASS                         ; Untyped                 ;
; E0_MODE                       ; BYPASS                         ; Untyped                 ;
; E1_MODE                       ; BYPASS                         ; Untyped                 ;
; E2_MODE                       ; BYPASS                         ; Untyped                 ;
; E3_MODE                       ; BYPASS                         ; Untyped                 ;
; L0_PH                         ; 0                              ; Untyped                 ;
; L1_PH                         ; 0                              ; Untyped                 ;
; G0_PH                         ; 0                              ; Untyped                 ;
; G1_PH                         ; 0                              ; Untyped                 ;
; G2_PH                         ; 0                              ; Untyped                 ;
; G3_PH                         ; 0                              ; Untyped                 ;
; E0_PH                         ; 0                              ; Untyped                 ;
; E1_PH                         ; 0                              ; Untyped                 ;
; E2_PH                         ; 0                              ; Untyped                 ;
; E3_PH                         ; 0                              ; Untyped                 ;
; M_PH                          ; 0                              ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; CLK0_COUNTER                  ; G0                             ; Untyped                 ;
; CLK1_COUNTER                  ; G0                             ; Untyped                 ;
; CLK2_COUNTER                  ; G0                             ; Untyped                 ;
; CLK3_COUNTER                  ; G0                             ; Untyped                 ;
; CLK4_COUNTER                  ; G0                             ; Untyped                 ;
; CLK5_COUNTER                  ; G0                             ; Untyped                 ;
; CLK6_COUNTER                  ; E0                             ; Untyped                 ;
; CLK7_COUNTER                  ; E1                             ; Untyped                 ;
; CLK8_COUNTER                  ; E2                             ; Untyped                 ;
; CLK9_COUNTER                  ; E3                             ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; M_TIME_DELAY                  ; 0                              ; Untyped                 ;
; N_TIME_DELAY                  ; 0                              ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                 ;
; VCO_POST_SCALE                ; 0                              ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                      ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                 ;
; CBXI_PARAMETER                ; clockgeneral_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 2                                           ;
; Entity Instance               ; pllauto:inst|altpll:altpll_component        ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; clockgeneral:inst17|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 16 08:33:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd
    Info (12022): Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR
    Info (12023): Found entity 1: Sistema_De_Control_Prueba
Info (12021): Found 2 design units, including 1 entities, in source file giro.vhd
    Info (12022): Found design unit 1: giro-BEHAVIOR
    Info (12023): Found entity 1: giro
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf
    Info (12023): Found entity 1: prueba_motores
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf
    Info (12023): Found entity 1: Main_Esquematico
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_3.vhd
    Info (12022): Found design unit 1: subsistema_3-BEHAVIOR
    Info (12023): Found entity 1: subsistema_3
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_1.vhd
    Info (12022): Found design unit 1: subsistema_1-BEHAVIOR
    Info (12023): Found entity 1: subsistema_1
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-Behavioral
    Info (12023): Found entity 1: comparador
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0
Info (12021): Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd
    Info (12022): Found design unit 1: adc-rtl
    Info (12023): Found entity 1: adc
Warning (12019): Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador_7-Behavioral
    Info (12023): Found entity 1: contador_7
Info (12021): Found 2 design units, including 1 entities, in source file pllauto.vhd
    Info (12022): Found design unit 1: pllauto-SYN
    Info (12023): Found entity 1: pllauto
Info (12021): Found 2 design units, including 1 entities, in source file clockgeneral.vhd
    Info (12022): Found design unit 1: clockgeneral-SYN
    Info (12023): Found entity 1: clockgeneral
Info (12021): Found 2 design units, including 1 entities, in source file contador_7600.vhd
    Info (12022): Found design unit 1: contador_7600-Behavioral
    Info (12023): Found entity 1: contador_7600
Info (12021): Found 2 design units, including 1 entities, in source file delay_5000.vhd
    Info (12022): Found design unit 1: delay_5000-Behavioral
    Info (12023): Found entity 1: delay_5000
Info (12127): Elaborating entity "Main_Esquematico" for the top level hierarchy
Warning (275011): Block or symbol "adc" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "adc" for hierarchy "adc:inst1"
Info (12128): Elaborating entity "adc_adc_mega_0" for hierarchy "adc:inst1|adc_adc_mega_0:adc_mega_0"
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL"
Info (12128): Elaborating entity "pllauto" for hierarchy "pllauto:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pllauto:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pllauto:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pllauto:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1250"
    Info (12134): Parameter "clk1_duty_cycle" = "75"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllauto"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllauto_altpll.v
    Info (12023): Found entity 1: pllauto_altpll
Info (12128): Elaborating entity "pllauto_altpll" for hierarchy "pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated"
Info (12128): Elaborating entity "giro" for hierarchy "giro:inst5"
Info (12128): Elaborating entity "clockgeneral" for hierarchy "clockgeneral:inst17"
Info (12128): Elaborating entity "altpll" for hierarchy "clockgeneral:inst17|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clockgeneral:inst17|altpll:altpll_component"
Info (12133): Instantiated megafunction "clockgeneral:inst17|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockgeneral"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockgeneral_altpll.v
    Info (12023): Found entity 1: clockgeneral_altpll
Info (12128): Elaborating entity "clockgeneral_altpll" for hierarchy "clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated"
Info (12128): Elaborating entity "Sistema_De_Control_Prueba" for hierarchy "Sistema_De_Control_Prueba:inst10"
Info (12128): Elaborating entity "contador_7600" for hierarchy "contador_7600:inst7"
Info (12128): Elaborating entity "subsistema_1" for hierarchy "subsistema_1:inst4"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:inst6"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "M1D" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 189 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Sat Nov 16 08:33:30 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


