module task1(address, clock, data, wren, q);
	input	 logic [4:0]  address;
	input	 logic        clock;
	input	 logic [2:0]  data;
	input	 logic        wren;
	output logic [2:0]  q;
	
	ram32x3 ram1 (.address, .clock, .data, .wren, .q);
endmodule