

================================================================
== Vivado HLS Report for 'bigint_math_bigint_sub'
================================================================
* Date:           Sun Mar 19 09:53:12 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     13.51|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  512|  512|         2|          -|          -|   256|    no    |
        |- Loop 2     |  512|  512|         2|          -|          -|   256|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|   256|    no    |
        | + Loop 3.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 3.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond_i5)
	7  / (exitcond_i5)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_2 & !tmp_3)
9 --> 
	10  / (tmp_5)
	15  / (!tmp_5)
10 --> 
	11  / (!tmp_8)
	12  / (tmp_8)
11 --> 
	15  / true
12 --> 
	13  / true
13 --> 
	12  / (tmp_10)
	14  / (!tmp_10)
14 --> 
	15  / (exitcond)
	14  / (!exitcond)
15 --> 
	16  / true
16 --> 
	8  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tempA [1/1] 2.39ns
:3  %tempA = alloca [256 x i8], align 16

ST_1: tempB [1/1] 2.39ns
:4  %tempB = alloca [256 x i8], align 16

ST_1: carry [1/1] 2.39ns
:5  %carry = alloca [256 x i8], align 16

ST_1: stg_20 [2/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_1: stg_21 [2/2] 0.00ns
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

ST_1: stg_22 [2/2] 0.00ns
:8  call fastcc void @bigint_math_bigint_zero([256 x i8]* %carry)


 <State 2>: 1.57ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_8 [1/1] 0.00ns
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_2: empty_9 [1/1] 0.00ns
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_26 [1/2] 0.00ns
:6  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_2: stg_27 [1/2] 0.00ns
:7  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

ST_2: stg_28 [1/2] 0.00ns
:8  call fastcc void @bigint_math_bigint_zero([256 x i8]* %carry)

ST_2: empty_10 [1/1] 0.00ns
:9  %empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %carry, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_11 [1/1] 0.00ns
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempB, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_12 [1/1] 0.00ns
:11  %empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempA, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_32 [1/1] 1.57ns
:12  br label %1


 <State 3>: 3.60ns
ST_3: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i_3, %2 ]

ST_3: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_3: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: i_3 [1/1] 1.84ns
:3  %i_3 = add i9 %i_i, 1

ST_3: stg_37 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %bigint_copy.exit, label %2

ST_3: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_3: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_i

ST_3: a_load [2/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1


 <State 4>: 4.78ns
ST_4: a_load [1/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_4: tempA_addr [1/1] 0.00ns
:3  %tempA_addr = getelementptr [256 x i8]* %tempA, i64 0, i64 %tmp_i

ST_4: stg_43 [1/1] 2.39ns
:4  store i8 %a_load, i8* %tempA_addr, align 1

ST_4: stg_44 [1/1] 0.00ns
:5  br label %1


 <State 5>: 2.39ns
ST_5: i_i4 [1/1] 0.00ns
bigint_copy.exit:0  %i_i4 = phi i9 [ %i_4, %3 ], [ 0, %1 ]

ST_5: exitcond_i5 [1/1] 2.03ns
bigint_copy.exit:1  %exitcond_i5 = icmp eq i9 %i_i4, -256

ST_5: empty_14 [1/1] 0.00ns
bigint_copy.exit:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_5: i_4 [1/1] 1.84ns
bigint_copy.exit:3  %i_4 = add i9 %i_i4, 1

ST_5: stg_49 [1/1] 0.00ns
bigint_copy.exit:4  br i1 %exitcond_i5, label %bigint_copy.exit11, label %3

ST_5: tmp_i6 [1/1] 0.00ns
:0  %tmp_i6 = zext i9 %i_i4 to i64

ST_5: b_addr [1/1] 0.00ns
:1  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_i6

ST_5: b_load [2/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_5: stg_53 [2/2] 0.00ns
bigint_copy.exit11:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_5: tmp [2/2] 0.00ns
bigint_copy.exit11:1  %tmp = call fastcc i2 @bigint_math_bigint_compare([256 x i8]* %tempA, [256 x i8]* %tempB)


 <State 6>: 4.78ns
ST_6: b_load [1/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_6: tempB_addr_1 [1/1] 0.00ns
:3  %tempB_addr_1 = getelementptr [256 x i8]* %tempB, i64 0, i64 %tmp_i6

ST_6: stg_57 [1/1] 2.39ns
:4  store i8 %b_load, i8* %tempB_addr_1, align 1

ST_6: stg_58 [1/1] 0.00ns
:5  br label %bigint_copy.exit


 <State 7>: 13.51ns
ST_7: stg_59 [1/2] 0.00ns
bigint_copy.exit11:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_7: tmp [1/2] 10.58ns
bigint_copy.exit11:1  %tmp = call fastcc i2 @bigint_math_bigint_compare([256 x i8]* %tempA, [256 x i8]* %tempB)

ST_7: tmp_2 [1/1] 1.36ns
bigint_copy.exit11:2  %tmp_2 = icmp eq i2 %tmp, -1

ST_7: stg_62 [1/1] 1.57ns
bigint_copy.exit11:3  br i1 %tmp_2, label %.loopexit, label %.preheader1


 <State 8>: 2.39ns
ST_8: indvars_iv [1/1] 0.00ns
.preheader1:0  %indvars_iv = phi i9 [ %indvars_iv_next, %._crit_edge ], [ 254, %bigint_copy.exit11 ]

ST_8: i [1/1] 0.00ns
.preheader1:1  %i = phi i9 [ %i_2, %._crit_edge ], [ 255, %bigint_copy.exit11 ]

ST_8: i_cast [1/1] 0.00ns
.preheader1:2  %i_cast = sext i9 %i to i32

ST_8: tmp_3 [1/1] 0.00ns
.preheader1:3  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

ST_8: empty_15 [1/1] 0.00ns
.preheader1:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_8: stg_68 [1/1] 0.00ns
.preheader1:5  br i1 %tmp_3, label %.loopexit, label %4

ST_8: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = zext i32 %i_cast to i64

ST_8: tempA_addr_1 [1/1] 0.00ns
:1  %tempA_addr_1 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_4

ST_8: tempA_load [2/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_1, align 1

ST_8: tempB_addr [1/1] 0.00ns
:3  %tempB_addr = getelementptr inbounds [256 x i8]* %tempB, i64 0, i64 %tmp_4

ST_8: tempB_load [2/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_8: stg_74 [1/1] 0.00ns
.loopexit:0  ret void


 <State 9>: 4.39ns
ST_9: tempA_load [1/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_1, align 1

ST_9: tempB_load [1/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_9: tmp_5 [1/1] 2.00ns
:5  %tmp_5 = icmp ult i8 %tempA_load, %tempB_load

ST_9: stg_78 [1/1] 0.00ns
:6  br i1 %tmp_5, label %5, label %._crit_edge

ST_9: tmp_6 [1/1] 1.84ns
:0  %tmp_6 = add i9 %i, -1

ST_9: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = sext i9 %tmp_6 to i64

ST_9: tempA_addr_2 [1/1] 0.00ns
:2  %tempA_addr_2 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_7

ST_9: tempA_load_1 [2/2] 2.39ns
:3  %tempA_load_1 = load i8* %tempA_addr_2, align 1


 <State 10>: 6.50ns
ST_10: tempA_load_1 [1/2] 2.39ns
:3  %tempA_load_1 = load i8* %tempA_addr_2, align 1

ST_10: tmp_8 [1/1] 2.00ns
:4  %tmp_8 = icmp eq i8 %tempA_load_1, 0

ST_10: stg_85 [1/1] 1.57ns
:5  br i1 %tmp_8, label %.preheader, label %10

ST_10: tmp_9 [1/1] 1.72ns
:0  %tmp_9 = add i8 %tempA_load_1, -1

ST_10: stg_87 [1/1] 2.39ns
:1  store i8 %tmp_9, i8* %tempA_addr_2, align 1

ST_10: carry_addr [1/1] 0.00ns
:2  %carry_addr = getelementptr inbounds [256 x i8]* %carry, i64 0, i64 %tmp_4

ST_10: carry_load [2/2] 2.39ns
:3  %carry_load = load i8* %carry_addr, align 1


 <State 11>: 6.50ns
ST_11: carry_load [1/2] 2.39ns
:3  %carry_load = load i8* %carry_addr, align 1

ST_11: tmp_s [1/1] 1.72ns
:4  %tmp_s = add i8 %carry_load, 1

ST_11: stg_92 [1/1] 2.39ns
:5  store i8 %tmp_s, i8* %carry_addr, align 1

ST_11: stg_93 [1/1] 0.00ns
:6  br label %11


 <State 12>: 4.83ns
ST_12: j_2 [1/1] 0.00ns
.preheader:0  %j_2 = phi i32 [ %j, %.preheader ], [ %i_cast, %5 ]

ST_12: j [1/1] 2.44ns
.preheader:1  %j = add nsw i32 %j_2, -1

ST_12: tmp_1 [1/1] 0.00ns
.preheader:2  %tmp_1 = sext i32 %j to i64

ST_12: tempA_addr_3 [1/1] 0.00ns
.preheader:3  %tempA_addr_3 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_1

ST_12: tempA_load_2 [2/2] 2.39ns
.preheader:4  %tempA_load_2 = load i8* %tempA_addr_3, align 1


 <State 13>: 6.50ns
ST_13: tempA_load_2 [1/2] 2.39ns
.preheader:4  %tempA_load_2 = load i8* %tempA_addr_3, align 1

ST_13: tmp_10 [1/1] 2.00ns
.preheader:5  %tmp_10 = icmp eq i8 %tempA_load_2, 0

ST_13: stg_101 [1/1] 0.00ns
.preheader:6  br i1 %tmp_10, label %.preheader, label %6

ST_13: tmp_11 [1/1] 1.72ns
:0  %tmp_11 = add i8 %tempA_load_2, -1

ST_13: stg_103 [1/1] 2.39ns
:1  store i8 %tmp_11, i8* %tempA_addr_3, align 1

ST_13: stg_104 [1/1] 1.57ns
:2  br label %7


 <State 14>: 2.52ns
ST_14: j_1 [1/1] 0.00ns
:0  %j_1 = phi i32 [ %j_2, %6 ], [ %j_3, %8 ]

ST_14: indvars_iv_cast [1/1] 0.00ns
:1  %indvars_iv_cast = sext i9 %indvars_iv to i32

ST_14: exitcond [1/1] 2.52ns
:2  %exitcond = icmp eq i32 %j_1, %indvars_iv_cast

ST_14: stg_108 [1/1] 0.00ns
:3  br i1 %exitcond, label %9, label %8

ST_14: tmp_13 [1/1] 0.00ns
:0  %tmp_13 = sext i32 %j_1 to i64

ST_14: tempA_addr_4 [1/1] 0.00ns
:1  %tempA_addr_4 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_13

ST_14: stg_111 [1/1] 2.39ns
:2  store i8 -1, i8* %tempA_addr_4, align 1

ST_14: j_3 [1/1] 2.44ns
:3  %j_3 = add nsw i32 %j_1, 1

ST_14: stg_113 [1/1] 0.00ns
:4  br label %7

ST_14: stg_114 [1/1] 2.39ns
:0  store i8 -1, i8* %tempA_addr_2, align 1

ST_14: carry_addr_1 [1/1] 0.00ns
:1  %carry_addr_1 = getelementptr inbounds [256 x i8]* %carry, i64 0, i64 %tmp_4

ST_14: carry_load_1 [2/2] 2.39ns
:2  %carry_load_1 = load i8* %carry_addr_1, align 1


 <State 15>: 6.50ns
ST_15: carry_load_1 [1/2] 2.39ns
:2  %carry_load_1 = load i8* %carry_addr_1, align 1

ST_15: tmp_12 [1/1] 1.72ns
:3  %tmp_12 = add i8 %carry_load_1, 1

ST_15: stg_119 [1/1] 2.39ns
:4  store i8 %tmp_12, i8* %carry_addr_1, align 1

ST_15: stg_120 [1/1] 0.00ns
:5  br label %11

ST_15: stg_121 [1/1] 0.00ns
:0  br label %._crit_edge

ST_15: tempA_load_3 [2/2] 2.39ns
._crit_edge:0  %tempA_load_3 = load i8* %tempA_addr_1, align 1

ST_15: i_2 [1/1] 1.84ns
._crit_edge:4  %i_2 = add i9 %i, -1

ST_15: indvars_iv_next [1/1] 1.84ns
._crit_edge:5  %indvars_iv_next = add i9 %indvars_iv, -1


 <State 16>: 6.50ns
ST_16: tempA_load_3 [1/2] 2.39ns
._crit_edge:0  %tempA_load_3 = load i8* %tempA_addr_1, align 1

ST_16: tmp_14 [1/1] 1.72ns
._crit_edge:1  %tmp_14 = sub i8 %tempA_load_3, %tempB_load

ST_16: out_addr [1/1] 0.00ns
._crit_edge:2  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_4

ST_16: stg_128 [1/1] 2.39ns
._crit_edge:3  store i8 %tmp_14, i8* %out_addr, align 1

ST_16: stg_129 [1/1] 0.00ns
._crit_edge:6  br label %.preheader1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA           (alloca           ) [ 00111111111111111]
tempB           (alloca           ) [ 00111111111111111]
carry           (alloca           ) [ 00111111111111111]
empty           (specmemcore      ) [ 00000000000000000]
empty_8         (specmemcore      ) [ 00000000000000000]
empty_9         (specmemcore      ) [ 00000000000000000]
stg_26          (call             ) [ 00000000000000000]
stg_27          (call             ) [ 00000000000000000]
stg_28          (call             ) [ 00000000000000000]
empty_10        (specmemcore      ) [ 00000000000000000]
empty_11        (specmemcore      ) [ 00000000000000000]
empty_12        (specmemcore      ) [ 00000000000000000]
stg_32          (br               ) [ 00111000000000000]
i_i             (phi              ) [ 00010000000000000]
exitcond_i      (icmp             ) [ 00011000000000000]
empty_13        (speclooptripcount) [ 00000000000000000]
i_3             (add              ) [ 00111000000000000]
stg_37          (br               ) [ 00011110000000000]
tmp_i           (zext             ) [ 00001000000000000]
a_addr          (getelementptr    ) [ 00001000000000000]
a_load          (load             ) [ 00000000000000000]
tempA_addr      (getelementptr    ) [ 00000000000000000]
stg_43          (store            ) [ 00000000000000000]
stg_44          (br               ) [ 00111000000000000]
i_i4            (phi              ) [ 00000100000000000]
exitcond_i5     (icmp             ) [ 00000110000000000]
empty_14        (speclooptripcount) [ 00000000000000000]
i_4             (add              ) [ 00010110000000000]
stg_49          (br               ) [ 00000000000000000]
tmp_i6          (zext             ) [ 00000010000000000]
b_addr          (getelementptr    ) [ 00000010000000000]
b_load          (load             ) [ 00000000000000000]
tempB_addr_1    (getelementptr    ) [ 00000000000000000]
stg_57          (store            ) [ 00000000000000000]
stg_58          (br               ) [ 00010110000000000]
stg_59          (call             ) [ 00000000000000000]
tmp             (call             ) [ 00000000000000000]
tmp_2           (icmp             ) [ 00000000111111111]
stg_62          (br               ) [ 00000001111111111]
indvars_iv      (phi              ) [ 00000000111111110]
i               (phi              ) [ 00000000111111110]
i_cast          (sext             ) [ 00000000011011000]
tmp_3           (bitselect        ) [ 00000000111111111]
empty_15        (speclooptripcount) [ 00000000000000000]
stg_68          (br               ) [ 00000000000000000]
tmp_4           (zext             ) [ 00000000011111111]
tempA_addr_1    (getelementptr    ) [ 00000000011111111]
tempB_addr      (getelementptr    ) [ 00000000010000000]
stg_74          (ret              ) [ 00000000000000000]
tempA_load      (load             ) [ 00000000000000000]
tempB_load      (load             ) [ 00000000001111111]
tmp_5           (icmp             ) [ 00000000111111111]
stg_78          (br               ) [ 00000000000000000]
tmp_6           (add              ) [ 00000000000000000]
tmp_7           (sext             ) [ 00000000000000000]
tempA_addr_2    (getelementptr    ) [ 00000000001011100]
tempA_load_1    (load             ) [ 00000000000000000]
tmp_8           (icmp             ) [ 00000000111111111]
stg_85          (br               ) [ 00000000111111111]
tmp_9           (add              ) [ 00000000000000000]
stg_87          (store            ) [ 00000000000000000]
carry_addr      (getelementptr    ) [ 00000000000100000]
carry_load      (load             ) [ 00000000000000000]
tmp_s           (add              ) [ 00000000000000000]
stg_92          (store            ) [ 00000000000000000]
stg_93          (br               ) [ 00000000000000000]
j_2             (phi              ) [ 00000000000011100]
j               (add              ) [ 00000000111111111]
tmp_1           (sext             ) [ 00000000000000000]
tempA_addr_3    (getelementptr    ) [ 00000000000001000]
tempA_load_2    (load             ) [ 00000000000000000]
tmp_10          (icmp             ) [ 00000000111111111]
stg_101         (br               ) [ 00000000111111111]
tmp_11          (add              ) [ 00000000000000000]
stg_103         (store            ) [ 00000000000000000]
stg_104         (br               ) [ 00000000111111111]
j_1             (phi              ) [ 00000000000000100]
indvars_iv_cast (sext             ) [ 00000000000000000]
exitcond        (icmp             ) [ 00000000111111111]
stg_108         (br               ) [ 00000000000000000]
tmp_13          (sext             ) [ 00000000000000000]
tempA_addr_4    (getelementptr    ) [ 00000000000000000]
stg_111         (store            ) [ 00000000000000000]
j_3             (add              ) [ 00000000111111111]
stg_113         (br               ) [ 00000000111111111]
stg_114         (store            ) [ 00000000000000000]
carry_addr_1    (getelementptr    ) [ 00000000111100011]
carry_load_1    (load             ) [ 00000000000000000]
tmp_12          (add              ) [ 00000000000000000]
stg_119         (store            ) [ 00000000000000000]
stg_120         (br               ) [ 00000000000000000]
stg_121         (br               ) [ 00000000000000000]
i_2             (add              ) [ 00000001100000001]
indvars_iv_next (add              ) [ 00000001100000001]
tempA_load_3    (load             ) [ 00000000000000000]
tmp_14          (sub              ) [ 00000000000000000]
out_addr        (getelementptr    ) [ 00000000000000000]
stg_128         (store            ) [ 00000000000000000]
stg_129         (br               ) [ 00000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_zero"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_compare"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tempA_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tempB_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempB/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="carry_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="a_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tempA_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="1"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_43/4 tempA_load/8 tempA_load_1/9 stg_87/10 tempA_load_2/12 stg_103/13 stg_111/14 stg_114/14 tempA_load_3/15 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tempB_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="1"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr_1/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_57/6 tempB_load/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tempA_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_1/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tempB_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tempA_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_2/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="carry_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="2"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="carry_addr/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="carry_load/10 stg_92/11 carry_load_1/14 stg_119/15 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tempA_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_3/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tempA_addr_4_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_4/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="carry_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="5"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="carry_addr_1/14 "/>
</bind>
</comp>

<comp id="168" class="1004" name="out_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="7"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="stg_128_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_128/16 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_i4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="1"/>
<pin id="193" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_i4_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/5 "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvars_iv_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvars_iv_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="9" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="9" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_2_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="9" slack="3"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_bigint_math_bigint_compare_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_bigint_math_bigint_zero_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/1 stg_53/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_bigint_math_bigint_zero_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_bigint_math_bigint_zero_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/9 i_2/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/10 tmp_10/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/10 tmp_11/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/11 tmp_12/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond_i5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_i6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i6/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvars_iv_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="5"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv_cast/14 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exitcond_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/14 "/>
</bind>
</comp>

<comp id="398" class="1004" name="indvars_iv_next_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="6"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="6"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="423" class="1005" name="a_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_i6_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i6 "/>
</bind>
</comp>

<comp id="441" class="1005" name="b_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_cast_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="3"/>
<pin id="452" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_4_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="2"/>
<pin id="460" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tempA_addr_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tempB_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempB_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="tempB_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="6"/>
<pin id="477" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tempB_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="5"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tempA_addr_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_8_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="4"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="carry_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="carry_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="j_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="503" class="1005" name="tempA_addr_3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="j_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="carry_addr_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="carry_addr_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="529" class="1005" name="indvars_iv_next_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="1"/>
<pin id="531" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="73" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="97" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="54" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="62" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="275"><net_src comp="214" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="84" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="84" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="294"><net_src comp="141" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="301"><net_src comp="184" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="184" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="184" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="318"><net_src comp="195" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="195" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="195" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="335"><net_src comp="246" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="218" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="218" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="337" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="359"><net_src comp="84" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="108" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="271" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="370"><net_src comp="229" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="380"><net_src comp="202" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="239" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="239" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="396"><net_src comp="239" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="202" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="84" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="404" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="416"><net_src comp="303" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="421"><net_src comp="309" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="426"><net_src comp="66" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="434"><net_src comp="320" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="439"><net_src comp="326" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="444"><net_src comp="90" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="449"><net_src comp="331" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="337" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="461"><net_src comp="349" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="468"><net_src comp="114" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="473"><net_src comp="121" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="478"><net_src comp="108" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="483"><net_src comp="355" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="128" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="492"><net_src comp="277" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="135" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="501"><net_src comp="366" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="506"><net_src comp="146" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="517"><net_src comp="392" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="522"><net_src comp="161" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="527"><net_src comp="271" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="532"><net_src comp="398" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 7 16 }
 - Input state : 
	Port: bigint_math_bigint_sub : a | {3 4 }
	Port: bigint_math_bigint_sub : b | {5 6 }
  - Chain level:
	State 1
		stg_20 : 1
		stg_21 : 1
		stg_22 : 1
	State 2
	State 3
		exitcond_i : 1
		i_3 : 1
		stg_37 : 2
		tmp_i : 1
		a_addr : 2
		a_load : 3
	State 4
		stg_43 : 1
	State 5
		exitcond_i5 : 1
		i_4 : 1
		stg_49 : 2
		tmp_i6 : 1
		b_addr : 2
		b_load : 3
	State 6
		stg_57 : 1
	State 7
		tmp_2 : 1
		stg_62 : 2
	State 8
		i_cast : 1
		tmp_3 : 1
		stg_68 : 2
		tmp_4 : 2
		tempA_addr_1 : 3
		tempA_load : 4
		tempB_addr : 3
		tempB_load : 4
	State 9
		tmp_5 : 1
		stg_78 : 2
		tmp_7 : 1
		tempA_addr_2 : 2
		tempA_load_1 : 3
	State 10
		tmp_8 : 1
		stg_85 : 2
		tmp_9 : 1
		stg_87 : 2
		carry_load : 1
	State 11
		tmp_s : 1
		stg_92 : 2
	State 12
		j : 1
		tmp_1 : 2
		tempA_addr_3 : 3
		tempA_load_2 : 4
	State 13
		tmp_10 : 1
		stg_101 : 2
		tmp_11 : 1
		stg_103 : 2
	State 14
		exitcond : 1
		stg_108 : 2
		tmp_13 : 1
		tempA_addr_4 : 2
		stg_111 : 3
		j_3 : 1
		carry_load_1 : 1
	State 15
		tmp_12 : 1
		stg_119 : 2
	State 16
		tmp_14 : 1
		stg_128 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          | grp_bigint_math_bigint_compare_fu_246 |    0    |  8.223  |   206   |   142   |
|   call   |   grp_bigint_math_bigint_zero_fu_252  |    0    |    0    |    18   |    12   |
|          |   grp_bigint_math_bigint_zero_fu_258  |    0    |    0    |    18   |    12   |
|          |   grp_bigint_math_bigint_zero_fu_264  |    0    |    0    |    18   |    12   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_271              |    0    |    0    |    0    |    9    |
|          |               grp_fu_283              |    0    |    0    |    0    |    8    |
|          |               grp_fu_290              |    0    |    0    |    0    |    8    |
|    add   |               i_3_fu_303              |    0    |    0    |    0    |    9    |
|          |               i_4_fu_320              |    0    |    0    |    0    |    9    |
|          |                j_fu_366               |    0    |    0    |    0    |    32   |
|          |               j_3_fu_392              |    0    |    0    |    0    |    32   |
|          |         indvars_iv_next_fu_398        |    0    |    0    |    0    |    9    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_277              |    0    |    0    |    0    |    3    |
|          |           exitcond_i_fu_297           |    0    |    0    |    0    |    3    |
|   icmp   |           exitcond_i5_fu_314          |    0    |    0    |    0    |    3    |
|          |              tmp_2_fu_331             |    0    |    0    |    0    |    1    |
|          |              tmp_5_fu_355             |    0    |    0    |    0    |    3    |
|          |            exitcond_fu_381            |    0    |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    sub   |             tmp_14_fu_404             |    0    |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_i_fu_309             |    0    |    0    |    0    |    0    |
|   zext   |             tmp_i6_fu_326             |    0    |    0    |    0    |    0    |
|          |              tmp_4_fu_349             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             i_cast_fu_337             |    0    |    0    |    0    |    0    |
|          |              tmp_7_fu_361             |    0    |    0    |    0    |    0    |
|   sext   |              tmp_1_fu_372             |    0    |    0    |    0    |    0    |
|          |         indvars_iv_cast_fu_377        |    0    |    0    |    0    |    0    |
|          |             tmp_13_fu_387             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_3_fu_341             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    0    |  8.223  |   260   |   326   |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|carry|    1   |    0   |    0   |
|tempA|    1   |    0   |    0   |
|tempB|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    3   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_423    |    8   |
|     b_addr_reg_441    |    8   |
|  carry_addr_1_reg_519 |    8   |
|   carry_addr_reg_493  |    8   |
|      i_2_reg_524      |    9   |
|      i_3_reg_413      |    9   |
|      i_4_reg_431      |    9   |
|     i_cast_reg_450    |   32   |
|      i_i4_reg_191     |    9   |
|      i_i_reg_180      |    9   |
|       i_reg_214       |    9   |
|indvars_iv_next_reg_529|    9   |
|   indvars_iv_reg_202  |    9   |
|      j_1_reg_236      |   32   |
|      j_2_reg_226      |   32   |
|      j_3_reg_514      |   32   |
|       j_reg_498       |   32   |
|  tempA_addr_1_reg_465 |    8   |
|  tempA_addr_2_reg_484 |    8   |
|  tempA_addr_3_reg_503 |    8   |
|   tempB_addr_reg_470  |    8   |
|   tempB_load_reg_475  |    8   |
|     tmp_2_reg_446     |    1   |
|     tmp_4_reg_458     |   64   |
|     tmp_5_reg_480     |    1   |
|     tmp_8_reg_489     |    1   |
|     tmp_i6_reg_436    |   64   |
|     tmp_i_reg_418     |   64   |
+-----------------------+--------+
|         Total         |   499  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_73          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_84          |  p0  |   8  |   8  |   64   ||    16   |
|          grp_access_fu_84          |  p1  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_97          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_108         |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_141         |  p0  |   4  |   8  |   32   ||    8    |
|         indvars_iv_reg_202         |  p0  |   2  |   9  |   18   ||    9    |
|              i_reg_214             |  p0  |   2  |   9  |   18   ||    9    |
| grp_bigint_math_bigint_zero_fu_252 |  p1  |   2  |   8  |   16   ||    8    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   228  ||  14.507 ||    82   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    8   |   260  |   326  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   82   |
|  Register |    -   |    -   |   499  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   22   |   759  |   408  |
+-----------+--------+--------+--------+--------+
