Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot write_reg_top_tb_behav xil_defaultlib.write_reg_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado_project/ICAPE2/write_reg_5/rtl/addr_generater.v" Line 5. Module addr_generater doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado_project/ICAPE2/write_reg_5/rtl/addr_generater.v" Line 5. Module addr_generater doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_generater
Compiling module unisims_ver.SIM_CONFIGE2(DEVICE_ID=32'b01101...
Compiling module unisims_ver.ICAPE2(DEVICE_ID=32'b01101100010...
Compiling module xil_defaultlib.write_reg
Compiling module xil_defaultlib.write_reg_top
Compiling module xil_defaultlib.write_reg_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot write_reg_top_tb_behav
