// Seed: 302741680
module module_0;
  logic [7:0] id_1;
  wire [1 : -1] id_2;
  assign id_2 = id_2;
  assign id_1[1-:1] = 1 + 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
);
  parameter id_3 = 1;
  module_0 modCall_1 ();
  static logic id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
