(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvnand (bvsrem bv_2 bv_1) (bvxor bv_3 #x51de35bc )) (bvadd (bvashr #xe9a3691e  bv_2) (bvor #x33bb1916  #xd58955e7 ))))
(assert (xor (bvsgt (bvsrem #x8de1c77a  #xb976b5bb ) (bvand bv_0 bv_1)) (bvsgt (bvsdiv bv_1 bv_3) (bvlshr #xde710bf7  bv_0))))
(assert (and (bvslt (bvand bv_4 #xe48cc6a1 ) (bvxnor #xf427dbfe  #xf9a7fea3 )) (bvult (bvnand #xfae28b96  #xda8da094 ) (bvor bv_1 #x91c83e12 ))))
(assert (xor (=> (bvugt #x8500b4db  bv_0) (xor bool_4 true)) (and (and false bool_3) (bvsge #x7be7e47b  bv_1))))
(assert (bvule (bvsdiv (bvsub bv_2 #x1ed155b1 ) (bvmul #x7cb3c22d  #x05ed08fd )) (bvlshr (bvnor #xdaf6d97a  bv_3) (bvlshr bv_3 bv_0))))
(check-sat)
(exit)
