

================================================================
== Vivado HLS Report for 'conv2d_fix16'
================================================================
* Date:           Thu Oct 24 19:59:14 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond3)
	3  / (exitcond3)
6 --> 
	13  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / (!exitcond1)
	6  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	7  / (exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/conv2d.cpp:5]   --->   Operation 15 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/conv2d.cpp:5]   --->   Operation 16 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 17 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/conv2d.cpp:5]   --->   Operation 18 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/conv2d.cpp:5]   --->   Operation 19 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 20 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 21 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_100 = zext i16 %output_width_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 22 'zext' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_101 = zext i16 %input_height_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 23 'zext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_102 = zext i16 %input_width_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 24 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_103 = zext i16 %input_depth_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 25 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit13" [layers_c/conv2d.cpp:17]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit13.loopexit ]"   --->   Operation 27 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:20]   --->   Operation 28 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i32 [ 0, %0 ], [ %next_mul6, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 29 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%next_mul6 = add i32 %phi_mul5, %tmp_103" [layers_c/conv2d.cpp:24]   --->   Operation 30 'add' 'next_mul6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_s" [layers_c/conv2d.cpp:20]   --->   Operation 31 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %out_d, %output_depth_read" [layers_c/conv2d.cpp:17]   --->   Operation 32 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.07ns)   --->   "%out_d_3 = add i16 %out_d, 1" [layers_c/conv2d.cpp:17]   --->   Operation 33 'add' 'out_d_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader8.preheader" [layers_c/conv2d.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader8" [layers_c/conv2d.cpp:18]   --->   Operation 35 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_3, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 37 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_h, %output_height_read" [layers_c/conv2d.cpp:18]   --->   Operation 38 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.07ns)   --->   "%out_h_3 = add i16 %out_h, 1" [layers_c/conv2d.cpp:18]   --->   Operation 39 'add' 'out_h_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit13.loopexit, label %.preheader7.preheader" [layers_c/conv2d.cpp:18]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_108 = zext i16 %out_h to i32" [layers_c/conv2d.cpp:20]   --->   Operation 41 'zext' 'tmp_108' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul2, %tmp_108" [layers_c/conv2d.cpp:20]   --->   Operation 42 'add' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 43 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i16 %out_h to i17" [layers_c/conv2d.cpp:18]   --->   Operation 44 'zext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_100" [layers_c/conv2d.cpp:20]   --->   Operation 45 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader7.preheader ]"   --->   Operation 47 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_w, %output_width_read" [layers_c/conv2d.cpp:19]   --->   Operation 48 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (2.07ns)   --->   "%out_w_3 = add i16 %out_w, 1" [layers_c/conv2d.cpp:19]   --->   Operation 49 'add' 'out_w_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.loopexit, label %1" [layers_c/conv2d.cpp:19]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_109 = zext i16 %out_w to i32" [layers_c/conv2d.cpp:20]   --->   Operation 51 'zext' 'tmp_109' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i16 %out_w to i17" [layers_c/conv2d.cpp:20]   --->   Operation 52 'zext' 'tmp_109_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_110 = add i32 %tmp1, %tmp_109" [layers_c/conv2d.cpp:20]   --->   Operation 53 'add' 'tmp_110' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_111 = sext i32 %tmp_110 to i64" [layers_c/conv2d.cpp:20]   --->   Operation 54 'sext' 'tmp_111' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [784 x i16]* %output_r, i64 0, i64 %tmp_111" [layers_c/conv2d.cpp:20]   --->   Operation 55 'getelementptr' 'output_addr11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:20]   --->   Operation 56 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/conv2d.cpp:21]   --->   Operation 57 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 58 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.10>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 60 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_101" [layers_c/conv2d.cpp:24]   --->   Operation 61 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %in_d, %input_depth_read" [layers_c/conv2d.cpp:21]   --->   Operation 62 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/conv2d.cpp:21]   --->   Operation 63 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge, label %.preheader6.preheader" [layers_c/conv2d.cpp:21]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_114 = zext i16 %in_d to i32" [layers_c/conv2d.cpp:24]   --->   Operation 65 'zext' 'tmp_114' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%tmp_116 = add i32 %phi_mul5, %tmp_114" [layers_c/conv2d.cpp:24]   --->   Operation 66 'add' 'tmp_116' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_38 = shl i32 %tmp_116, 3" [layers_c/conv2d.cpp:24]   --->   Operation 67 'shl' 'tmp_38' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp6 = add i32 %tmp_38, %tmp_116" [layers_c/conv2d.cpp:24]   --->   Operation 68 'add' 'tmp6' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/conv2d.cpp:22]   --->   Operation 69 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 70 'load' 'output_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 7 <SV = 6> <Delay = 4.62>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %.preheader6.preheader ], [ %k_h_1, %.preheader6.loopexit ]"   --->   Operation 71 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/conv2d.cpp:22]   --->   Operation 72 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/conv2d.cpp:22]   --->   Operation 74 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/conv2d.cpp:22]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_118_cast9 = zext i2 %k_h to i17" [layers_c/conv2d.cpp:24]   --->   Operation 76 'zext' 'tmp_118_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_118_cast9, %tmp_108_cast" [layers_c/conv2d.cpp:24]   --->   Operation 77 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i17 %tmp4 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 78 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul, %tmp4_cast" [layers_c/conv2d.cpp:24]   --->   Operation 79 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i2 %k_h to i5" [layers_c/conv2d.cpp:24]   --->   Operation 81 'zext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/conv2d.cpp:24]   --->   Operation 82 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i5" [layers_c/conv2d.cpp:24]   --->   Operation 83 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.73ns)   --->   "%tmp_119 = sub i5 %p_shl5_cast, %tmp_118_cast" [layers_c/conv2d.cpp:24]   --->   Operation 84 'sub' 'tmp_119' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_102, %tmp2" [layers_c/conv2d.cpp:24]   --->   Operation 85 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.88>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 87 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/conv2d.cpp:23]   --->   Operation 88 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 89 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/conv2d.cpp:23]   --->   Operation 90 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader6.loopexit, label %2" [layers_c/conv2d.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_120_cast8 = zext i2 %k_w to i5" [layers_c/conv2d.cpp:24]   --->   Operation 92 'zext' 'tmp_120_cast8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i2 %k_w to i17" [layers_c/conv2d.cpp:24]   --->   Operation 93 'zext' 'tmp_120_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_109_cast, %tmp_120_cast" [layers_c/conv2d.cpp:24]   --->   Operation 94 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i17 %tmp5 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 95 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (2.55ns)   --->   "%tmp_123 = add i32 %tmp3, %tmp5_cast" [layers_c/conv2d.cpp:24]   --->   Operation 96 'add' 'tmp_123' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_124 = sext i32 %tmp_123 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 97 'sext' 'tmp_124' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_124" [layers_c/conv2d.cpp:24]   --->   Operation 98 'getelementptr' 'Padding2D_4_array_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 99 'load' 'Padding2D_4_array_lo' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 100 [1/1] (1.78ns)   --->   "%tmp7 = add i5 %tmp_120_cast8, %tmp_119" [layers_c/conv2d.cpp:24]   --->   Operation 100 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i5 %tmp7 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 101 'sext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.55ns)   --->   "%tmp_127 = add i32 %tmp6, %tmp7_cast" [layers_c/conv2d.cpp:24]   --->   Operation 102 'add' 'tmp_127' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_128 = sext i32 %tmp_127 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 103 'sext' 'tmp_128' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%Conv2D_4_w_0_addr = getelementptr [144 x i13]* @Conv2D_4_w_0, i64 0, i64 %tmp_128" [layers_c/conv2d.cpp:24]   --->   Operation 104 'getelementptr' 'Conv2D_4_w_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (3.25ns)   --->   "%Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 105 'load' 'Conv2D_4_w_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 144> <ROM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 106 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 107 [1/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 107 'load' 'Padding2D_4_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 108 [1/2] (3.25ns)   --->   "%Conv2D_4_w_0_load = load i13* %Conv2D_4_w_0_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 108 'load' 'Conv2D_4_w_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 144> <ROM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_125_cast_cast = sext i16 %Padding2D_4_array_lo to i29" [layers_c/conv2d.cpp:24]   --->   Operation 109 'sext' 'tmp_125_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_129_cast_cast = sext i13 %Conv2D_4_w_0_load to i29" [layers_c/conv2d.cpp:24]   --->   Operation 110 'sext' 'tmp_129_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_130 = mul i29 %tmp_125_cast_cast, %tmp_129_cast_cast" [layers_c/conv2d.cpp:24]   --->   Operation 111 'mul' 'tmp_130' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_39 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_130, i32 14, i32 28)" [layers_c/conv2d.cpp:24]   --->   Operation 112 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 113 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_132 = sext i15 %tmp_39 to i16" [layers_c/conv2d.cpp:24]   --->   Operation 114 'sext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 115 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_12 : Operation 116 [1/1] (2.07ns)   --->   "%tmp_133 = add i16 %tmp_132, %output_load_1" [layers_c/conv2d.cpp:24]   --->   Operation 116 'add' 'tmp_133' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (3.25ns)   --->   "store i16 %tmp_133, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.08>
ST_13 : Operation 119 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 119 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i16 %output_load to i15" [layers_c/conv2d.cpp:30]   --->   Operation 120 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.07ns)   --->   "%tmp_112 = add i16 -1269, %output_load" [layers_c/conv2d.cpp:30]   --->   Operation 121 'add' 'tmp_112' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (1.94ns)   --->   "%tmp_112_cast = add i15 -1269, %tmp_36" [layers_c/conv2d.cpp:33]   --->   Operation 122 'add' 'tmp_112_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_112, i32 15)" [layers_c/conv2d.cpp:33]   --->   Operation 123 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_37, i15 0, i15 %tmp_112_cast" [layers_c/conv2d.cpp:33]   --->   Operation 124 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/conv2d.cpp:33]   --->   Operation 125 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv2D_4_w_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 001111111111111]
output_height_read   (read             ) [ 001111111111111]
output_depth_read    (read             ) [ 001111111111111]
input_width_read     (read             ) [ 000000000000000]
input_height_read    (read             ) [ 000000000000000]
input_depth_read     (read             ) [ 001111111111111]
tmp_s                (zext             ) [ 001111111111111]
tmp_100              (zext             ) [ 001111111111111]
tmp_101              (zext             ) [ 001111111111111]
tmp_102              (zext             ) [ 001111111111111]
tmp_103              (zext             ) [ 001111111111111]
StgValue_26          (br               ) [ 011111111111111]
out_d                (phi              ) [ 001000000000000]
phi_mul2             (phi              ) [ 001111111111111]
phi_mul5             (phi              ) [ 001011111111111]
next_mul6            (add              ) [ 011111111111111]
next_mul3            (add              ) [ 011111111111111]
exitcond5            (icmp             ) [ 001111111111111]
out_d_3              (add              ) [ 011111111111111]
StgValue_34          (br               ) [ 000000000000000]
StgValue_35          (br               ) [ 001111111111111]
StgValue_36          (ret              ) [ 000000000000000]
out_h                (phi              ) [ 000110000000000]
exitcond4            (icmp             ) [ 001111111111111]
out_h_3              (add              ) [ 001111111111111]
StgValue_40          (br               ) [ 000000000000000]
tmp_108              (zext             ) [ 000000000000000]
tmp                  (add              ) [ 000010000000000]
StgValue_43          (br               ) [ 011111111111111]
tmp_108_cast         (zext             ) [ 000001111111111]
tmp1                 (mul              ) [ 000001111111111]
StgValue_46          (br               ) [ 001111111111111]
out_w                (phi              ) [ 000001000000000]
exitcond3            (icmp             ) [ 001111111111111]
out_w_3              (add              ) [ 001111111111111]
StgValue_50          (br               ) [ 000000000000000]
tmp_109              (zext             ) [ 000000000000000]
tmp_109_cast         (zext             ) [ 000000111111100]
tmp_110              (add              ) [ 000000000000000]
tmp_111              (sext             ) [ 000000000000000]
output_addr11        (getelementptr    ) [ 000000111111111]
StgValue_56          (store            ) [ 000000000000000]
StgValue_57          (br               ) [ 001111111111111]
StgValue_58          (br               ) [ 001111111111111]
in_d                 (phi              ) [ 000000100000000]
phi_mul              (phi              ) [ 000000111111100]
next_mul             (add              ) [ 001111111111111]
exitcond2            (icmp             ) [ 001111111111111]
in_d_1               (add              ) [ 001111111111111]
StgValue_64          (br               ) [ 000000000000000]
tmp_114              (zext             ) [ 000000000000000]
tmp_116              (add              ) [ 000000000000000]
tmp_38               (shl              ) [ 000000000000000]
tmp6                 (add              ) [ 000000011111100]
StgValue_69          (br               ) [ 001111111111111]
k_h                  (phi              ) [ 000000011000000]
exitcond1            (icmp             ) [ 001111111111111]
empty                (speclooptripcount) [ 000000000000000]
k_h_1                (add              ) [ 001111111111111]
StgValue_75          (br               ) [ 000000000000000]
tmp_118_cast9        (zext             ) [ 000000000000000]
tmp4                 (add              ) [ 000000000000000]
tmp4_cast            (zext             ) [ 000000000000000]
tmp2                 (add              ) [ 000000001000000]
StgValue_80          (br               ) [ 001111111111111]
tmp_118_cast         (zext             ) [ 000000000000000]
p_shl5               (bitconcatenate   ) [ 000000000000000]
p_shl5_cast          (zext             ) [ 000000000000000]
tmp_119              (sub              ) [ 000000000111100]
tmp3                 (mul              ) [ 000000000111100]
StgValue_86          (br               ) [ 001111111111111]
k_w                  (phi              ) [ 000000000100000]
exitcond             (icmp             ) [ 001111111111111]
empty_34             (speclooptripcount) [ 000000000000000]
k_w_1                (add              ) [ 001111111111111]
StgValue_91          (br               ) [ 000000000000000]
tmp_120_cast8        (zext             ) [ 000000000000000]
tmp_120_cast         (zext             ) [ 000000000000000]
tmp5                 (add              ) [ 000000000000000]
tmp5_cast            (zext             ) [ 000000000000000]
tmp_123              (add              ) [ 000000000000000]
tmp_124              (sext             ) [ 000000000000000]
Padding2D_4_array_ad (getelementptr    ) [ 000000000010000]
tmp7                 (add              ) [ 000000000000000]
tmp7_cast            (sext             ) [ 000000000000000]
tmp_127              (add              ) [ 000000000000000]
tmp_128              (sext             ) [ 000000000000000]
Conv2D_4_w_0_addr    (getelementptr    ) [ 000000000010000]
StgValue_106         (br               ) [ 001111111111111]
Padding2D_4_array_lo (load             ) [ 000000000001000]
Conv2D_4_w_0_load    (load             ) [ 000000000001000]
tmp_125_cast_cast    (sext             ) [ 000000000000000]
tmp_129_cast_cast    (sext             ) [ 000000000000000]
tmp_130              (mul              ) [ 000000000000000]
tmp_39               (partselect       ) [ 000000000000100]
tmp_132              (sext             ) [ 000000000000000]
output_load_1        (load             ) [ 000000000000000]
tmp_133              (add              ) [ 000000000000000]
StgValue_117         (store            ) [ 000000000000000]
StgValue_118         (br               ) [ 001111111111111]
output_load          (load             ) [ 000000000000000]
tmp_36               (trunc            ) [ 000000000000000]
tmp_112              (add              ) [ 000000000000000]
tmp_112_cast         (add              ) [ 000000000000000]
tmp_37               (bitselect        ) [ 000000000000000]
p_tmp_s              (select           ) [ 000000000000001]
p_tmp_cast           (zext             ) [ 000000000000000]
StgValue_126         (store            ) [ 000000000000000]
StgValue_127         (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv2D_4_w_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_w_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_height_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_depth_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_addr11_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr11/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_56/5 output_load/6 output_load_1/11 StgValue_117/12 StgValue_126/14 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Padding2D_4_array_ad_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Padding2D_4_array_ad/9 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_array_lo/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="Conv2D_4_w_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_4_w_0_addr/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_4_w_0_load/9 "/>
</bind>
</comp>

<comp id="134" class="1005" name="out_d_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_d_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="phi_mul2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="phi_mul2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_mul5_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul5_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="out_h_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_h_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="out_w_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="out_w_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="in_d_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="in_d_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="phi_mul_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="phi_mul_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="k_h_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_h_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/7 "/>
</bind>
</comp>

<comp id="227" class="1005" name="k_w_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_w_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_100_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_101_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_102_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_103_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="next_mul6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="next_mul3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exitcond5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="out_d_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="2"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_h_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_108_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_108_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="16" slack="3"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="4"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="out_w_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_109_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_109_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_110_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_111_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_111/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="next_mul_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="5"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="exitcond2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="5"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="in_d_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_114_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_116_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="4"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_38_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_h_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_118_cast9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast9/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="3"/>
<pin id="394" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp4_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="17" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_118_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_shl5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_shl5_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_119_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="7"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="exitcond_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="k_w_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_120_cast8_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast8/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_120_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="4"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp5_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_123_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="17" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_124_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_124/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="1"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp7_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_127_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_127/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_128_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_128/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_125_cast_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_125_cast_cast/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_129_cast_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="1"/>
<pin id="495" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_129_cast_cast/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_39_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="0"/>
<pin id="498" dir="0" index="1" bw="29" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_132_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_132/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_133_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_133/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_36_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_112_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_112_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="0" index="1" bw="15" slack="0"/>
<pin id="528" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112_cast/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_37_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_tmp_s_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="15" slack="0"/>
<pin id="543" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_tmp_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/14 "/>
</bind>
</comp>

<comp id="551" class="1007" name="tmp_130_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="13" slack="0"/>
<pin id="554" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_130/11 "/>
</bind>
</comp>

<comp id="558" class="1005" name="output_width_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="4"/>
<pin id="560" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="output_height_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="2"/>
<pin id="565" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="output_depth_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="input_depth_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="5"/>
<pin id="575" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_s_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_100_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="3"/>
<pin id="585" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_101_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="5"/>
<pin id="590" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_102_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="7"/>
<pin id="595" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_103_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="603" class="1005" name="next_mul6_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="608" class="1005" name="next_mul3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="out_d_3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="out_h_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_108_cast_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="3"/>
<pin id="636" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_108_cast "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="out_w_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_109_cast_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="17" slack="4"/>
<pin id="654" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="657" class="1005" name="output_addr11_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="1"/>
<pin id="659" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_addr11 "/>
</bind>
</comp>

<comp id="662" class="1005" name="next_mul_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="670" class="1005" name="in_d_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp6_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="3"/>
<pin id="677" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="k_h_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_119_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="1"/>
<pin id="695" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="k_w_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="Padding2D_4_array_ad_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="14" slack="1"/>
<pin id="713" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_array_ad "/>
</bind>
</comp>

<comp id="716" class="1005" name="Conv2D_4_w_0_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_w_0_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="Padding2D_4_array_lo_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_array_lo "/>
</bind>
</comp>

<comp id="726" class="1005" name="Conv2D_4_w_0_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="1"/>
<pin id="728" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_w_0_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_39_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="15" slack="1"/>
<pin id="733" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="736" class="1005" name="p_tmp_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="1"/>
<pin id="738" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="64" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="58" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="82" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="76" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="88" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="161" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="149" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="138" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="138" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="173" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="173" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="173" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="145" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="169" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="185" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="185" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="185" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="185" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="319" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="341"><net_src comp="207" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="196" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="196" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="196" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="157" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="357" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="219" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="219" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="219" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="203" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="215" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="215" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="406" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="436"><net_src comp="231" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="231" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="231" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="231" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="475"><net_src comp="444" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="44" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="101" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="518"><net_src comp="101" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="101" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="515" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="519" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="54" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="56" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="525" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="555"><net_src comp="490" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="493" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="561"><net_src comp="58" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="566"><net_src comp="64" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="571"><net_src comp="70" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="576"><net_src comp="88" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="581"><net_src comp="238" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="586"><net_src comp="242" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="591"><net_src comp="246" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="596"><net_src comp="250" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="601"><net_src comp="254" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="606"><net_src comp="258" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="611"><net_src comp="263" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="619"><net_src comp="273" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="627"><net_src comp="284" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="632"><net_src comp="294" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="637"><net_src comp="300" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="642"><net_src comp="304" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="650"><net_src comp="313" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="655"><net_src comp="323" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="660"><net_src comp="94" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="665"><net_src comp="337" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="673"><net_src comp="347" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="678"><net_src comp="369" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="686"><net_src comp="381" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="691"><net_src comp="400" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="696"><net_src comp="422" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="701"><net_src comp="428" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="709"><net_src comp="438" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="714"><net_src comp="108" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="719"><net_src comp="121" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="724"><net_src comp="115" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="729"><net_src comp="128" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="734"><net_src comp="496" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="739"><net_src comp="539" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="547" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 12 14 }
 - Input state : 
	Port: conv2d_fix16 : input_depth | {1 }
	Port: conv2d_fix16 : input_height | {1 }
	Port: conv2d_fix16 : input_width | {1 }
	Port: conv2d_fix16 : output_depth | {1 }
	Port: conv2d_fix16 : output_height | {1 }
	Port: conv2d_fix16 : output_width | {1 }
	Port: conv2d_fix16 : output_r | {6 11 12 13 }
	Port: conv2d_fix16 : Padding2D_4_array | {9 10 }
	Port: conv2d_fix16 : Conv2D_4_w_0 | {9 10 }
  - Chain level:
	State 1
	State 2
		next_mul6 : 1
		next_mul3 : 1
		exitcond5 : 1
		out_d_3 : 1
		StgValue_34 : 2
	State 3
		exitcond4 : 1
		out_h_3 : 1
		StgValue_40 : 2
		tmp_108 : 1
		tmp : 2
	State 4
	State 5
		exitcond3 : 1
		out_w_3 : 1
		StgValue_50 : 2
		tmp_109 : 1
		tmp_109_cast : 1
		tmp_110 : 2
		tmp_111 : 3
		output_addr11 : 4
		StgValue_56 : 5
	State 6
		next_mul : 1
		exitcond2 : 1
		in_d_1 : 1
		StgValue_64 : 2
		tmp_114 : 1
		tmp_116 : 2
		tmp_38 : 3
		tmp6 : 3
	State 7
		exitcond1 : 1
		k_h_1 : 1
		StgValue_75 : 2
		tmp_118_cast9 : 1
		tmp4 : 2
		tmp4_cast : 3
		tmp2 : 4
	State 8
		p_shl5_cast : 1
		tmp_119 : 2
	State 9
		exitcond : 1
		k_w_1 : 1
		StgValue_91 : 2
		tmp_120_cast8 : 1
		tmp_120_cast : 1
		tmp5 : 2
		tmp5_cast : 3
		tmp_123 : 4
		tmp_124 : 5
		Padding2D_4_array_ad : 6
		Padding2D_4_array_lo : 7
		tmp7 : 2
		tmp7_cast : 3
		tmp_127 : 4
		tmp_128 : 5
		Conv2D_4_w_0_addr : 6
		Conv2D_4_w_0_load : 7
	State 10
	State 11
		tmp_130 : 1
		tmp_39 : 2
	State 12
		tmp_133 : 1
		StgValue_117 : 2
	State 13
		tmp_36 : 1
		tmp_112 : 1
		tmp_112_cast : 2
		tmp_37 : 2
		p_tmp_s : 3
	State 14
		StgValue_126 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul6_fu_258       |    0    |    0    |    39   |
|          |        next_mul3_fu_263       |    0    |    0    |    39   |
|          |         out_d_3_fu_273        |    0    |    0    |    23   |
|          |         out_h_3_fu_284        |    0    |    0    |    23   |
|          |           tmp_fu_294          |    0    |    0    |    39   |
|          |         out_w_3_fu_313        |    0    |    0    |    23   |
|          |         tmp_110_fu_327        |    0    |    0    |    39   |
|          |        next_mul_fu_337        |    0    |    0    |    39   |
|          |         in_d_1_fu_347         |    0    |    0    |    23   |
|          |         tmp_116_fu_357        |    0    |    0    |    39   |
|    add   |          tmp6_fu_369          |    0    |    0    |    39   |
|          |          k_h_1_fu_381         |    0    |    0    |    10   |
|          |          tmp4_fu_391          |    0    |    0    |    23   |
|          |          tmp2_fu_400          |    0    |    0    |    39   |
|          |          k_w_1_fu_438         |    0    |    0    |    10   |
|          |          tmp5_fu_452          |    0    |    0    |    23   |
|          |         tmp_123_fu_461        |    0    |    0    |    39   |
|          |          tmp7_fu_471          |    0    |    0    |    15   |
|          |         tmp_127_fu_480        |    0    |    0    |    39   |
|          |         tmp_133_fu_508        |    0    |    0    |    23   |
|          |         tmp_112_fu_519        |    0    |    0    |    23   |
|          |      tmp_112_cast_fu_525      |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond5_fu_268       |    0    |    0    |    13   |
|          |        exitcond4_fu_279       |    0    |    0    |    13   |
|   icmp   |        exitcond3_fu_308       |    0    |    0    |    13   |
|          |        exitcond2_fu_342       |    0    |    0    |    13   |
|          |        exitcond1_fu_375       |    0    |    0    |    8    |
|          |        exitcond_fu_432        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_304          |    2    |    0    |    20   |
|    mul   |          tmp3_fu_428          |    2    |    0    |    20   |
|          |         tmp_130_fu_551        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  select  |         p_tmp_s_fu_539        |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_119_fu_422        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_58 |    0    |    0    |    0    |
|          | output_height_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_70 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_76  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_82 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_88  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_238         |    0    |    0    |    0    |
|          |         tmp_100_fu_242        |    0    |    0    |    0    |
|          |         tmp_101_fu_246        |    0    |    0    |    0    |
|          |         tmp_102_fu_250        |    0    |    0    |    0    |
|          |         tmp_103_fu_254        |    0    |    0    |    0    |
|          |         tmp_108_fu_290        |    0    |    0    |    0    |
|          |      tmp_108_cast_fu_300      |    0    |    0    |    0    |
|          |         tmp_109_fu_319        |    0    |    0    |    0    |
|   zext   |      tmp_109_cast_fu_323      |    0    |    0    |    0    |
|          |         tmp_114_fu_353        |    0    |    0    |    0    |
|          |      tmp_118_cast9_fu_387     |    0    |    0    |    0    |
|          |        tmp4_cast_fu_396       |    0    |    0    |    0    |
|          |      tmp_118_cast_fu_406      |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_418      |    0    |    0    |    0    |
|          |      tmp_120_cast8_fu_444     |    0    |    0    |    0    |
|          |      tmp_120_cast_fu_448      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_457       |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_547       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_111_fu_332        |    0    |    0    |    0    |
|          |         tmp_124_fu_466        |    0    |    0    |    0    |
|          |        tmp7_cast_fu_476       |    0    |    0    |    0    |
|   sext   |         tmp_128_fu_485        |    0    |    0    |    0    |
|          |    tmp_125_cast_cast_fu_490   |    0    |    0    |    0    |
|          |    tmp_129_cast_cast_fu_493   |    0    |    0    |    0    |
|          |         tmp_132_fu_505        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |         tmp_38_fu_363         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl5_fu_410         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_39_fu_496         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_36_fu_515         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|         tmp_37_fu_531         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |    0    |   766   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  Conv2D_4_w_0_addr_reg_716 |    8   |
|  Conv2D_4_w_0_load_reg_726 |   13   |
|Padding2D_4_array_ad_reg_711|   14   |
|Padding2D_4_array_lo_reg_721|   16   |
|       in_d_1_reg_670       |   16   |
|        in_d_reg_192        |   16   |
|  input_depth_read_reg_573  |   16   |
|        k_h_1_reg_683       |    2   |
|         k_h_reg_215        |    2   |
|        k_w_1_reg_706       |    2   |
|         k_w_reg_227        |    2   |
|      next_mul3_reg_608     |   32   |
|      next_mul6_reg_603     |   32   |
|      next_mul_reg_662      |   32   |
|       out_d_3_reg_616      |   16   |
|        out_d_reg_134       |   16   |
|       out_h_3_reg_624      |   16   |
|        out_h_reg_169       |   16   |
|       out_w_3_reg_647      |   16   |
|        out_w_reg_181       |   16   |
|    output_addr11_reg_657   |   10   |
|  output_depth_read_reg_568 |   16   |
| output_height_read_reg_563 |   16   |
|  output_width_read_reg_558 |   16   |
|       p_tmp_s_reg_736      |   15   |
|      phi_mul2_reg_145      |   32   |
|      phi_mul5_reg_157      |   32   |
|       phi_mul_reg_203      |   32   |
|        tmp1_reg_639        |   32   |
|        tmp2_reg_688        |   32   |
|        tmp3_reg_698        |   32   |
|        tmp6_reg_675        |   32   |
|       tmp_100_reg_583      |   32   |
|       tmp_101_reg_588      |   32   |
|       tmp_102_reg_593      |   32   |
|       tmp_103_reg_598      |   32   |
|    tmp_108_cast_reg_634    |   17   |
|    tmp_109_cast_reg_652    |   17   |
|       tmp_119_reg_693      |    5   |
|       tmp_39_reg_731       |   15   |
|         tmp_reg_629        |   32   |
|        tmp_s_reg_578       |   32   |
+----------------------------+--------+
|            Total           |   842  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul2_reg_145 |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul5_reg_157 |  p0  |   2  |  32  |   64   ||    9    |
|   out_h_reg_169   |  p0  |   2  |  16  |   32   ||    9    |
|  phi_mul_reg_203  |  p0  |   2  |  32  |   64   ||    9    |
|    k_h_reg_215    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  || 15.9667 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   766  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |   842  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   15   |   842  |   853  |
+-----------+--------+--------+--------+--------+
