#ifndef REGISTER_H
#define REGISTER_H

#include "pineapple/common/utils.h"

typedef enum pa_x86_register {
	VD_X86_REG_UNDEFINED,
	VD_X86_REG_AH,
	VD_X86_REG_AL,
	VD_X86_REG_AX,
	VD_X86_REG_BH,
	VD_X86_REG_BL,
	VD_X86_REG_BP,
	VD_X86_REG_BPL,
	VD_X86_REG_BX,
	VD_X86_REG_CH,
	VD_X86_REG_CL,
	VD_X86_REG_CS,
	VD_X86_REG_CX,
	VD_X86_REG_DH,
	VD_X86_REG_DI,
	VD_X86_REG_DIL,
	VD_X86_REG_DL,
	VD_X86_REG_DS,
	VD_X86_REG_DX,
	VD_X86_REG_FLAGS,
	VD_X86_REG_EAX,
	VD_X86_REG_EBP,
	VD_X86_REG_EBX,
	VD_X86_REG_ECX,
	VD_X86_REG_EDI,
	VD_X86_REG_EDX,
	VD_X86_REG_EFLAGS,
	VD_X86_REG_EIP,
	VD_X86_REG_EIZ,
	VD_X86_REG_ES,
	VD_X86_REG_ESI,
	VD_X86_REG_ESP,
	VD_X86_REG_FPSW,
	VD_X86_REG_FS,
	VD_X86_REG_GS,
	VD_X86_REG_IP,
	VD_X86_REG_RAX,
	VD_X86_REG_RBP,
	VD_X86_REG_RBX,
	VD_X86_REG_RCX,
	VD_X86_REG_RDI,
	VD_X86_REG_RDX,
	VD_X86_REG_RFLAGS,
	VD_X86_REG_RIP,
	VD_X86_REG_RIZ,
	VD_X86_REG_RSI,
	VD_X86_REG_RSP,
	VD_X86_REG_SI,
	VD_X86_REG_SIL,
	VD_X86_REG_SP,
	VD_X86_REG_SPL,
	VD_X86_REG_SS,
	VD_X86_REG_CR0,
	VD_X86_REG_CR1,
	VD_X86_REG_CR2,
	VD_X86_REG_CR3,
	VD_X86_REG_CR4,
	VD_X86_REG_CR5,
	VD_X86_REG_CR6,
	VD_X86_REG_CR7,
	VD_X86_REG_CR8,
	VD_X86_REG_CR9,
	VD_X86_REG_CR10,
	VD_X86_REG_CR11,
	VD_X86_REG_CR12,
	VD_X86_REG_CR13,
	VD_X86_REG_CR14,
	VD_X86_REG_CR15,
	VD_X86_REG_DR0,
	VD_X86_REG_DR1,
	VD_X86_REG_DR2,
	VD_X86_REG_DR3,
	VD_X86_REG_DR4,
	VD_X86_REG_DR5,
	VD_X86_REG_DR6,
	VD_X86_REG_DR7,
	VD_X86_REG_DR8,
	VD_X86_REG_DR9,
	VD_X86_REG_DR10,
	VD_X86_REG_DR11,
	VD_X86_REG_DR12,
	VD_X86_REG_DR13,
	VD_X86_REG_DR14,
	VD_X86_REG_DR15,
	VD_X86_REG_IA32_BIOS_SIGN_ID,
	VD_X86_REG_IA32_SYSENTER_CS,
	VD_X86_REG_IA32_SYSENTER_EIP,
	VD_X86_REG_IA32_SYSENTER_ESP,
	VD_X86_REG_IA32_TSC,
	VD_X86_REG_IA32_TSC_AUX,
	VD_X86_REG_TR,
	VD_X86_REG_TR0,
	VD_X86_REG_TR1,
	VD_X86_REG_TR2,
	VD_X86_REG_TR3,
	VD_X86_REG_TR4,
	VD_X86_REG_TR5,
	VD_X86_REG_TR6,
	VD_X86_REG_TR7,
	VD_X86_REG_FP0,
	VD_X86_REG_FP1,
	VD_X86_REG_FP2,
	VD_X86_REG_FP3,
	VD_X86_REG_FP4,
	VD_X86_REG_FP5,
	VD_X86_REG_FP6,
	VD_X86_REG_FP7,
	VD_X86_REG_K0,
	VD_X86_REG_K1,
	VD_X86_REG_K2,
	VD_X86_REG_K3,
	VD_X86_REG_K4,
	VD_X86_REG_K5,
	VD_X86_REG_K6,
	VD_X86_REG_K7,
	VD_X86_REG_MM0,
	VD_X86_REG_MM1,
	VD_X86_REG_MM2,
	VD_X86_REG_MM3,
	VD_X86_REG_MM4,
	VD_X86_REG_MM5,
	VD_X86_REG_MM6,
	VD_X86_REG_MM7,
	VD_X86_REG_MSR,
	VD_X86_REG_MSW,
	VD_X86_REG_PMC,
	VD_X86_REG_R8,
	VD_X86_REG_R9,
	VD_X86_REG_R10,
	VD_X86_REG_R11,
	VD_X86_REG_R12,
	VD_X86_REG_R13,
	VD_X86_REG_R14,
	VD_X86_REG_R15,
	VD_X86_REG_ST0,
	VD_X86_REG_ST1,
	VD_X86_REG_ST2,
	VD_X86_REG_ST3,
	VD_X86_REG_ST4,
	VD_X86_REG_ST5,
	VD_X86_REG_ST6,
	VD_X86_REG_ST7,
	VD_X86_REG_XCR0,
	VD_X86_REG_XMM0,
	VD_X86_REG_XMM1,
	VD_X86_REG_XMM2,
	VD_X86_REG_XMM3,
	VD_X86_REG_XMM4,
	VD_X86_REG_XMM5,
	VD_X86_REG_XMM6,
	VD_X86_REG_XMM7,
	VD_X86_REG_XMM8,
	VD_X86_REG_XMM9,
	VD_X86_REG_XMM10,
	VD_X86_REG_XMM11,
	VD_X86_REG_XMM12,
	VD_X86_REG_XMM13,
	VD_X86_REG_XMM14,
	VD_X86_REG_XMM15,
	VD_X86_REG_XMM16,
	VD_X86_REG_XMM17,
	VD_X86_REG_XMM18,
	VD_X86_REG_XMM19,
	VD_X86_REG_XMM20,
	VD_X86_REG_XMM21,
	VD_X86_REG_XMM22,
	VD_X86_REG_XMM23,
	VD_X86_REG_XMM24,
	VD_X86_REG_XMM25,
	VD_X86_REG_XMM26,
	VD_X86_REG_XMM27,
	VD_X86_REG_XMM28,
	VD_X86_REG_XMM29,
	VD_X86_REG_XMM30,
	VD_X86_REG_XMM31,
	VD_X86_REG_YMM0,
	VD_X86_REG_YMM1,
	VD_X86_REG_YMM2,
	VD_X86_REG_YMM3,
	VD_X86_REG_YMM4,
	VD_X86_REG_YMM5,
	VD_X86_REG_YMM6,
	VD_X86_REG_YMM7,
	VD_X86_REG_YMM8,
	VD_X86_REG_YMM9,
	VD_X86_REG_YMM10,
	VD_X86_REG_YMM11,
	VD_X86_REG_YMM12,
	VD_X86_REG_YMM13,
	VD_X86_REG_YMM14,
	VD_X86_REG_YMM15,
	VD_X86_REG_YMM16,
	VD_X86_REG_YMM17,
	VD_X86_REG_YMM18,
	VD_X86_REG_YMM19,
	VD_X86_REG_YMM20,
	VD_X86_REG_YMM21,
	VD_X86_REG_YMM22,
	VD_X86_REG_YMM23,
	VD_X86_REG_YMM24,
	VD_X86_REG_YMM25,
	VD_X86_REG_YMM26,
	VD_X86_REG_YMM27,
	VD_X86_REG_YMM28,
	VD_X86_REG_YMM29,
	VD_X86_REG_YMM30,
	VD_X86_REG_YMM31,
	VD_X86_REG_ZMM0,
	VD_X86_REG_ZMM1,
	VD_X86_REG_ZMM2,
	VD_X86_REG_ZMM3,
	VD_X86_REG_ZMM4,
	VD_X86_REG_ZMM5,
	VD_X86_REG_ZMM6,
	VD_X86_REG_ZMM7,
	VD_X86_REG_ZMM8,
	VD_X86_REG_ZMM9,
	VD_X86_REG_ZMM10,
	VD_X86_REG_ZMM11,
	VD_X86_REG_ZMM12,
	VD_X86_REG_ZMM13,
	VD_X86_REG_ZMM14,
	VD_X86_REG_ZMM15,
	VD_X86_REG_ZMM16,
	VD_X86_REG_ZMM17,
	VD_X86_REG_ZMM18,
	VD_X86_REG_ZMM19,
	VD_X86_REG_ZMM20,
	VD_X86_REG_ZMM21,
	VD_X86_REG_ZMM22,
	VD_X86_REG_ZMM23,
	VD_X86_REG_ZMM24,
	VD_X86_REG_ZMM25,
	VD_X86_REG_ZMM26,
	VD_X86_REG_ZMM27,
	VD_X86_REG_ZMM28,
	VD_X86_REG_ZMM29,
	VD_X86_REG_ZMM30,
	VD_X86_REG_ZMM31,
	VD_X86_REG_R8B,
	VD_X86_REG_R9B,
	VD_X86_REG_R10B,
	VD_X86_REG_R11B,
	VD_X86_REG_R12B,
	VD_X86_REG_R13B,
	VD_X86_REG_R14B,
	VD_X86_REG_R15B,
	VD_X86_REG_R8D,
	VD_X86_REG_R9D,
	VD_X86_REG_R10D,
	VD_X86_REG_R11D,
	VD_X86_REG_R12D,
	VD_X86_REG_R13D,
	VD_X86_REG_R14D,
	VD_X86_REG_R15D,
	VD_X86_REG_R8W,
	VD_X86_REG_R9W,
	VD_X86_REG_R10W,
	VD_X86_REG_R11W,
	VD_X86_REG_R12W,
	VD_X86_REG_R13W,
	VD_X86_REG_R14W,
	VD_X86_REG_R15W,
	VD_X86_REG_GDTR,
	VD_X86_REG_LDTR,
	VD_X86_REG_IDTR,
	VD_X86_REG_BX_SI,
	VD_X86_REG_BX_DI,
	VD_X86_REG_BP_SI,
	VD_X86_REG_BP_DI
} pa_x86_register;

static const name_map reg_name_maps[] = {
	{ VD_X86_REG_UNDEFINED, "" },
	{ VD_X86_REG_AH, "ah" },
	{ VD_X86_REG_AL, "al" },
	{ VD_X86_REG_AX, "ax" },
	{ VD_X86_REG_BH, "bh" },
	{ VD_X86_REG_BL, "bl" },
	{ VD_X86_REG_BP, "bp" },
	{ VD_X86_REG_BPL, "bpl" },
	{ VD_X86_REG_BX, "bx" },
	{ VD_X86_REG_CH, "ch" },
	{ VD_X86_REG_CL, "cl" },
	{ VD_X86_REG_CS, "cs" },
	{ VD_X86_REG_CX, "cx" },
	{ VD_X86_REG_DH, "dh" },
	{ VD_X86_REG_DI, "di" },
	{ VD_X86_REG_DIL, "dil" },
	{ VD_X86_REG_DL, "dl" },
	{ VD_X86_REG_DS, "ds" },
	{ VD_X86_REG_DX, "dx" },
	{ VD_X86_REG_FLAGS, "flags" },
	{ VD_X86_REG_EAX, "eax" },
	{ VD_X86_REG_EBP, "ebp" },
	{ VD_X86_REG_EBX, "ebx" },
	{ VD_X86_REG_ECX, "ecx" },
	{ VD_X86_REG_EDI, "edi" },
	{ VD_X86_REG_EDX, "edx" },
	{ VD_X86_REG_EFLAGS, "eflags" },
	{ VD_X86_REG_EIP, "eip" },
	{ VD_X86_REG_EIZ, "eiz" },
	{ VD_X86_REG_ES, "es" },
	{ VD_X86_REG_ESI, "esi" },
	{ VD_X86_REG_ESP, "esp" },
	{ VD_X86_REG_FPSW, "fpsw" },
	{ VD_X86_REG_FS, "fs" },
	{ VD_X86_REG_GS, "gs" },
	{ VD_X86_REG_IP, "ip" },
	{ VD_X86_REG_RAX, "rax" },
	{ VD_X86_REG_RBP, "rbp" },
	{ VD_X86_REG_RBX, "rbx" },
	{ VD_X86_REG_RCX, "rcx" },
	{ VD_X86_REG_RDI, "rdi" },
	{ VD_X86_REG_RDX, "rdx" },
	{ VD_X86_REG_RFLAGS, "rflags" },
	{ VD_X86_REG_RIP, "rip" },
	{ VD_X86_REG_RIZ, "riz" },
	{ VD_X86_REG_RSI, "rsi" },
	{ VD_X86_REG_RSP, "rsp" },
	{ VD_X86_REG_SI, "si" },
	{ VD_X86_REG_SIL, "sil" },
	{ VD_X86_REG_SP, "sp" },
	{ VD_X86_REG_SPL, "spl" },
	{ VD_X86_REG_SS, "ss" },
	{ VD_X86_REG_CR0, "cr0" },
	{ VD_X86_REG_CR1, "cr1" },
	{ VD_X86_REG_CR2, "cr2" },
	{ VD_X86_REG_CR3, "cr3" },
	{ VD_X86_REG_CR4, "cr4" },
	{ VD_X86_REG_CR5, "cr5" },
	{ VD_X86_REG_CR6, "cr6" },
	{ VD_X86_REG_CR7, "cr7" },
	{ VD_X86_REG_CR8, "cr8" },
	{ VD_X86_REG_CR9, "cr9" },
	{ VD_X86_REG_CR10, "cr10" },
	{ VD_X86_REG_CR11, "cr11" },
	{ VD_X86_REG_CR12, "cr12" },
	{ VD_X86_REG_CR13, "cr13" },
	{ VD_X86_REG_CR14, "cr14" },
	{ VD_X86_REG_CR15, "cr15" },
	{ VD_X86_REG_DR0, "dr0" },
	{ VD_X86_REG_DR1, "dr1" },
	{ VD_X86_REG_DR2, "dr2" },
	{ VD_X86_REG_DR3, "dr3" },
	{ VD_X86_REG_DR4, "dr4" },
	{ VD_X86_REG_DR5, "dr5" },
	{ VD_X86_REG_DR6, "dr6" },
	{ VD_X86_REG_DR7, "dr7" },
	{ VD_X86_REG_DR8, "dr8" },
	{ VD_X86_REG_DR9, "dr9" },
	{ VD_X86_REG_DR10, "dr10" },
	{ VD_X86_REG_DR11, "dr11" },
	{ VD_X86_REG_DR12, "dr12" },
	{ VD_X86_REG_DR13, "dr13" },
	{ VD_X86_REG_DR14, "dr14" },
	{ VD_X86_REG_DR15, "dr15" },
	{ VD_X86_REG_IA32_BIOS_SIGN_ID, "ia32_bios_sign_id" },
	{ VD_X86_REG_IA32_SYSENTER_CS, "ia32_sysenter_cs" },
	{ VD_X86_REG_IA32_SYSENTER_EIP, "ia32_sysenter_eip" },
	{ VD_X86_REG_IA32_SYSENTER_ESP, "ia32_sysenter_esp" },
	{ VD_X86_REG_IA32_TSC, "ia32_tsc" },
	{ VD_X86_REG_IA32_TSC_AUX, "ia32_tsc_aux" },
	{ VD_X86_REG_TR, "tr" },
	{ VD_X86_REG_TR0, "tr0" },
	{ VD_X86_REG_TR1, "tr1" },
	{ VD_X86_REG_TR2, "tr2" },
	{ VD_X86_REG_TR3, "tr3" },
	{ VD_X86_REG_TR4, "tr4" },
	{ VD_X86_REG_TR5, "tr5" },
	{ VD_X86_REG_TR6, "tr6" },
	{ VD_X86_REG_TR7, "tr7" },
	{ VD_X86_REG_FP0, "fp0" },
	{ VD_X86_REG_FP1, "fp1" },
	{ VD_X86_REG_FP2, "fp2" },
	{ VD_X86_REG_FP3, "fp3" },
	{ VD_X86_REG_FP4, "fp4" },
	{ VD_X86_REG_FP5, "fp5" },
	{ VD_X86_REG_FP6, "fp6" },
	{ VD_X86_REG_FP7, "fp7" },
	{ VD_X86_REG_K0, "k0" },
	{ VD_X86_REG_K1, "k1" },
	{ VD_X86_REG_K2, "k2" },
	{ VD_X86_REG_K3, "k3" },
	{ VD_X86_REG_K4, "k4" },
	{ VD_X86_REG_K5, "k5" },
	{ VD_X86_REG_K6, "k6" },
	{ VD_X86_REG_K7, "k7" },
	{ VD_X86_REG_MM0, "mm0" },
	{ VD_X86_REG_MM1, "mm1" },
	{ VD_X86_REG_MM2, "mm2" },
	{ VD_X86_REG_MM3, "mm3" },
	{ VD_X86_REG_MM4, "mm4" },
	{ VD_X86_REG_MM5, "mm5" },
	{ VD_X86_REG_MM6, "mm6" },
	{ VD_X86_REG_MM7, "mm7" },
	{ VD_X86_REG_MSR, "msr" },
	{ VD_X86_REG_MSW, "msw" },
	{ VD_X86_REG_PMC, "pmc" },
	{ VD_X86_REG_R8, "r8" },
	{ VD_X86_REG_R9, "r9" },
	{ VD_X86_REG_R10, "r10" },
	{ VD_X86_REG_R11, "r11" },
	{ VD_X86_REG_R12, "r12" },
	{ VD_X86_REG_R13, "r13" },
	{ VD_X86_REG_R14, "r14" },
	{ VD_X86_REG_R15, "r15" },
	{ VD_X86_REG_ST0, "st(0)" },
	{ VD_X86_REG_ST1, "st(1)" },
	{ VD_X86_REG_ST2, "st(2)" },
	{ VD_X86_REG_ST3, "st(3)" },
	{ VD_X86_REG_ST4, "st(4)" },
	{ VD_X86_REG_ST5, "st(5)" },
	{ VD_X86_REG_ST6, "st(6)" },
	{ VD_X86_REG_ST7, "st(7)" },
	{ VD_X86_REG_XCR0, "xcr0" },
	{ VD_X86_REG_XMM0, "xmm0" },
	{ VD_X86_REG_XMM1, "xmm1" },
	{ VD_X86_REG_XMM2, "xmm2" },
	{ VD_X86_REG_XMM3, "xmm3" },
	{ VD_X86_REG_XMM4, "xmm4" },
	{ VD_X86_REG_XMM5, "xmm5" },
	{ VD_X86_REG_XMM6, "xmm6" },
	{ VD_X86_REG_XMM7, "xmm7" },
	{ VD_X86_REG_XMM8, "xmm8" },
	{ VD_X86_REG_XMM9, "xmm9" },
	{ VD_X86_REG_XMM10, "xmm10" },
	{ VD_X86_REG_XMM11, "xmm11" },
	{ VD_X86_REG_XMM12, "xmm12" },
	{ VD_X86_REG_XMM13, "xmm13" },
	{ VD_X86_REG_XMM14, "xmm14" },
	{ VD_X86_REG_XMM15, "xmm15" },
	{ VD_X86_REG_XMM16, "xmm16" },
	{ VD_X86_REG_XMM17, "xmm17" },
	{ VD_X86_REG_XMM18, "xmm18" },
	{ VD_X86_REG_XMM19, "xmm19" },
	{ VD_X86_REG_XMM20, "xmm20" },
	{ VD_X86_REG_XMM21, "xmm21" },
	{ VD_X86_REG_XMM22, "xmm22" },
	{ VD_X86_REG_XMM23, "xmm23" },
	{ VD_X86_REG_XMM24, "xmm24" },
	{ VD_X86_REG_XMM25, "xmm25" },
	{ VD_X86_REG_XMM26, "xmm26" },
	{ VD_X86_REG_XMM27, "xmm27" },
	{ VD_X86_REG_XMM28, "xmm28" },
	{ VD_X86_REG_XMM29, "xmm29" },
	{ VD_X86_REG_XMM30, "xmm30" },
	{ VD_X86_REG_XMM31, "xmm31" },
	{ VD_X86_REG_YMM0, "ymm0" },
	{ VD_X86_REG_YMM1, "ymm1" },
	{ VD_X86_REG_YMM2, "ymm2" },
	{ VD_X86_REG_YMM3, "ymm3" },
	{ VD_X86_REG_YMM4, "ymm4" },
	{ VD_X86_REG_YMM5, "ymm5" },
	{ VD_X86_REG_YMM6, "ymm6" },
	{ VD_X86_REG_YMM7, "ymm7" },
	{ VD_X86_REG_YMM8, "ymm8" },
	{ VD_X86_REG_YMM9, "ymm9" },
	{ VD_X86_REG_YMM10, "ymm10" },
	{ VD_X86_REG_YMM11, "ymm11" },
	{ VD_X86_REG_YMM12, "ymm12" },
	{ VD_X86_REG_YMM13, "ymm13" },
	{ VD_X86_REG_YMM14, "ymm14" },
	{ VD_X86_REG_YMM15, "ymm15" },
	{ VD_X86_REG_YMM16, "ymm16" },
	{ VD_X86_REG_YMM17, "ymm17" },
	{ VD_X86_REG_YMM18, "ymm18" },
	{ VD_X86_REG_YMM19, "ymm19" },
	{ VD_X86_REG_YMM20, "ymm20" },
	{ VD_X86_REG_YMM21, "ymm21" },
	{ VD_X86_REG_YMM22, "ymm22" },
	{ VD_X86_REG_YMM23, "ymm23" },
	{ VD_X86_REG_YMM24, "ymm24" },
	{ VD_X86_REG_YMM25, "ymm25" },
	{ VD_X86_REG_YMM26, "ymm26" },
	{ VD_X86_REG_YMM27, "ymm27" },
	{ VD_X86_REG_YMM28, "ymm28" },
	{ VD_X86_REG_YMM29, "ymm29" },
	{ VD_X86_REG_YMM30, "ymm30" },
	{ VD_X86_REG_YMM31, "ymm31" },
	{ VD_X86_REG_ZMM0, "zmm0" },
	{ VD_X86_REG_ZMM1, "zmm1" },
	{ VD_X86_REG_ZMM2, "zmm2" },
	{ VD_X86_REG_ZMM3, "zmm3" },
	{ VD_X86_REG_ZMM4, "zmm4" },
	{ VD_X86_REG_ZMM5, "zmm5" },
	{ VD_X86_REG_ZMM6, "zmm6" },
	{ VD_X86_REG_ZMM7, "zmm7" },
	{ VD_X86_REG_ZMM8, "zmm8" },
	{ VD_X86_REG_ZMM9, "zmm9" },
	{ VD_X86_REG_ZMM10, "zmm10" },
	{ VD_X86_REG_ZMM11, "zmm11" },
	{ VD_X86_REG_ZMM12, "zmm12" },
	{ VD_X86_REG_ZMM13, "zmm13" },
	{ VD_X86_REG_ZMM14, "zmm14" },
	{ VD_X86_REG_ZMM15, "zmm15" },
	{ VD_X86_REG_ZMM16, "zmm16" },
	{ VD_X86_REG_ZMM17, "zmm17" },
	{ VD_X86_REG_ZMM18, "zmm18" },
	{ VD_X86_REG_ZMM19, "zmm19" },
	{ VD_X86_REG_ZMM20, "zmm20" },
	{ VD_X86_REG_ZMM21, "zmm21" },
	{ VD_X86_REG_ZMM22, "zmm22" },
	{ VD_X86_REG_ZMM23, "zmm23" },
	{ VD_X86_REG_ZMM24, "zmm24" },
	{ VD_X86_REG_ZMM25, "zmm25" },
	{ VD_X86_REG_ZMM26, "zmm26" },
	{ VD_X86_REG_ZMM27, "zmm27" },
	{ VD_X86_REG_ZMM28, "zmm28" },
	{ VD_X86_REG_ZMM29, "zmm29" },
	{ VD_X86_REG_ZMM30, "zmm30" },
	{ VD_X86_REG_ZMM31, "zmm31" },
	{ VD_X86_REG_R8B, "r8b" },
	{ VD_X86_REG_R9B, "r9b" },
	{ VD_X86_REG_R10B, "r10b" },
	{ VD_X86_REG_R11B, "r11b" },
	{ VD_X86_REG_R12B, "r12b" },
	{ VD_X86_REG_R13B, "r13b" },
	{ VD_X86_REG_R14B, "r14b" },
	{ VD_X86_REG_R15B, "r15b" },
	{ VD_X86_REG_R8D, "r8d" },
	{ VD_X86_REG_R9D, "r9d" },
	{ VD_X86_REG_R10D, "r10d" },
	{ VD_X86_REG_R11D, "r11d" },
	{ VD_X86_REG_R12D, "r12d" },
	{ VD_X86_REG_R13D, "r13d" },
	{ VD_X86_REG_R14D, "r14d" },
	{ VD_X86_REG_R15D, "r15d" },
	{ VD_X86_REG_R8W, "r8w" },
	{ VD_X86_REG_R9W, "r9w" },
	{ VD_X86_REG_R10W, "r10w" },
	{ VD_X86_REG_R11W, "r11w" },
	{ VD_X86_REG_R12W, "r12w" },
	{ VD_X86_REG_R13W, "r13w" },
	{ VD_X86_REG_R14W, "r14w" },
	{ VD_X86_REG_R15W, "r15w" },
	{ VD_X86_REG_GDTR, "gdtr" },
	{ VD_X86_REG_LDTR, "ldtr" },
	{ VD_X86_REG_IDTR, "idtr" },
	{ VD_X86_REG_BX_SI, "bx + si" },
	{ VD_X86_REG_BX_DI, "bx + di" },
	{ VD_X86_REG_BP_SI, "bp + si" },
	{ VD_X86_REG_BP_DI, "bp + di" }
};

static const uint8_t register_size_map[] = {
	0,
	1,
	1,
	2,
	1,
	1,
	2,
	1,
	2,
	1,
	1,
	2,
	2,
	1,
	2,
	1,
	1,
	2,
	2,
	2,
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	2,
	4,
	4,
	4, // fpsw arm reg ? check size ..
	2,
	2,
	2,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	2,
	1,
	2,
	1,
	2,
	8, // cr0
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8, // cr15
	4, // dr0
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8, // dr15
	8, // ia32_bios_sign_id
	8, // ia32_sysenter_cs
	8, // ia32_sysenter_eip
	8, // ia32_sysenter_esp
	8, // ia32_tsc
	4, // ia32_tsc_aux
	2, // tr
	8, // tr 0
	8,
	8,
	8,
	8,
	8,
	8,
	8, // tr7
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	8, // fp registers need to check its size
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	2, // mask registers can be up to 64bit (8 bytes) with the AVX-512BW extension. How many of the bits are actually used, though, depends on the vector type of the instruction masked.
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8,
	8, // msr
	2, // msw https://web.itu.edu.tr/kesgin/mul06/intel/intel_msw.html says it 4 bytes ?
	5, // pmc
	10,
	10,
	10,
	10,
	10,
	10,
	10,
	10,
	8,
	16, // xmm0
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	16,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	32,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	64,
	1,
	1,
	1,
	1,
	1,
	1,
	1,
	1,
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	4,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2,
	2
};

#endif