/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* PA0 */
#define PA0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA0_0_INBUF_ENABLED 0u
#define PA0_0_INIT_DRIVESTATE 0u
#define PA0_0_INIT_MUXSEL 0u
#define PA0_0_INPUT_SYNC 2u
#define PA0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA0_0_NUM 3u
#define PA0_0_PORT GPIO_PRT9
#define PA0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PA0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PA0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA0_INBUF_ENABLED 0u
#define PA0_INIT_DRIVESTATE 0u
#define PA0_INIT_MUXSEL 0u
#define PA0_INPUT_SYNC 2u
#define PA0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA0_NUM 3u
#define PA0_PORT GPIO_PRT9
#define PA0_SLEWRATE CY_GPIO_SLEW_FAST
#define PA0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PA1 */
#define PA1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA1_0_INBUF_ENABLED 0u
#define PA1_0_INIT_DRIVESTATE 0u
#define PA1_0_INIT_MUXSEL 0u
#define PA1_0_INPUT_SYNC 2u
#define PA1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA1_0_NUM 2u
#define PA1_0_PORT GPIO_PRT9
#define PA1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PA1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PA1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA1_INBUF_ENABLED 0u
#define PA1_INIT_DRIVESTATE 0u
#define PA1_INIT_MUXSEL 0u
#define PA1_INPUT_SYNC 2u
#define PA1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA1_NUM 2u
#define PA1_PORT GPIO_PRT9
#define PA1_SLEWRATE CY_GPIO_SLEW_FAST
#define PA1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PA2 */
#define PA2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA2_0_INBUF_ENABLED 0u
#define PA2_0_INIT_DRIVESTATE 0u
#define PA2_0_INIT_MUXSEL 0u
#define PA2_0_INPUT_SYNC 2u
#define PA2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA2_0_NUM 1u
#define PA2_0_PORT GPIO_PRT9
#define PA2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PA2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PA2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA2_INBUF_ENABLED 0u
#define PA2_INIT_DRIVESTATE 0u
#define PA2_INIT_MUXSEL 0u
#define PA2_INPUT_SYNC 2u
#define PA2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA2_NUM 1u
#define PA2_PORT GPIO_PRT9
#define PA2_SLEWRATE CY_GPIO_SLEW_FAST
#define PA2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PA3 */
#define PA3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA3_0_INBUF_ENABLED 0u
#define PA3_0_INIT_DRIVESTATE 0u
#define PA3_0_INIT_MUXSEL 0u
#define PA3_0_INPUT_SYNC 2u
#define PA3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA3_0_NUM 0u
#define PA3_0_PORT GPIO_PRT9
#define PA3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PA3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PA3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PA3_INBUF_ENABLED 0u
#define PA3_INIT_DRIVESTATE 0u
#define PA3_INIT_MUXSEL 0u
#define PA3_INPUT_SYNC 2u
#define PA3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PA3_NUM 0u
#define PA3_PORT GPIO_PRT9
#define PA3_SLEWRATE CY_GPIO_SLEW_FAST
#define PA3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RED */
#define RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_0_INBUF_ENABLED 0u
#define RED_0_INIT_DRIVESTATE 1u
#define RED_0_INIT_MUXSEL 3u
#define RED_0_INPUT_SYNC 2u
#define RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_0_NUM 3u
#define RED_0_PORT GPIO_PRT6
#define RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_INBUF_ENABLED 0u
#define RED_INIT_DRIVESTATE 1u
#define RED_INIT_MUXSEL 3u
#define RED_INPUT_SYNC 2u
#define RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_NUM 3u
#define RED_PORT GPIO_PRT6
#define RED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW1 */
#define SW1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW1_0_INBUF_ENABLED 0u
#define SW1_0_INIT_DRIVESTATE 0u
#define SW1_0_INIT_MUXSEL 0u
#define SW1_0_INPUT_SYNC 2u
#define SW1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW1_0_NUM 4u
#define SW1_0_PORT GPIO_PRT0
#define SW1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SW1_INBUF_ENABLED 0u
#define SW1_INIT_DRIVESTATE 0u
#define SW1_INIT_MUXSEL 0u
#define SW1_INPUT_SYNC 2u
#define SW1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SW1_NUM 4u
#define SW1_PORT GPIO_PRT0
#define SW1_SLEWRATE CY_GPIO_SLEW_FAST
#define SW1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MUX0 */
#define MUX0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX0_0_INBUF_ENABLED 0u
#define MUX0_0_INIT_DRIVESTATE 0u
#define MUX0_0_INIT_MUXSEL 0u
#define MUX0_0_INPUT_SYNC 2u
#define MUX0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX0_0_NUM 2u
#define MUX0_0_PORT GPIO_PRT5
#define MUX0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MUX0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX0_INBUF_ENABLED 0u
#define MUX0_INIT_DRIVESTATE 0u
#define MUX0_INIT_MUXSEL 0u
#define MUX0_INPUT_SYNC 2u
#define MUX0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX0_NUM 2u
#define MUX0_PORT GPIO_PRT5
#define MUX0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MUX1 */
#define MUX1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX1_0_INBUF_ENABLED 0u
#define MUX1_0_INIT_DRIVESTATE 0u
#define MUX1_0_INIT_MUXSEL 0u
#define MUX1_0_INPUT_SYNC 2u
#define MUX1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX1_0_NUM 3u
#define MUX1_0_PORT GPIO_PRT5
#define MUX1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MUX1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX1_INBUF_ENABLED 0u
#define MUX1_INIT_DRIVESTATE 0u
#define MUX1_INIT_MUXSEL 0u
#define MUX1_INPUT_SYNC 2u
#define MUX1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX1_NUM 3u
#define MUX1_PORT GPIO_PRT5
#define MUX1_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MUX2 */
#define MUX2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX2_0_INBUF_ENABLED 0u
#define MUX2_0_INIT_DRIVESTATE 0u
#define MUX2_0_INIT_MUXSEL 0u
#define MUX2_0_INPUT_SYNC 2u
#define MUX2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX2_0_NUM 4u
#define MUX2_0_PORT GPIO_PRT5
#define MUX2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MUX2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX2_INBUF_ENABLED 0u
#define MUX2_INIT_DRIVESTATE 0u
#define MUX2_INIT_MUXSEL 0u
#define MUX2_INPUT_SYNC 2u
#define MUX2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX2_NUM 4u
#define MUX2_PORT GPIO_PRT5
#define MUX2_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MUX3 */
#define MUX3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX3_0_INBUF_ENABLED 0u
#define MUX3_0_INIT_DRIVESTATE 0u
#define MUX3_0_INIT_MUXSEL 0u
#define MUX3_0_INPUT_SYNC 2u
#define MUX3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX3_0_NUM 5u
#define MUX3_0_PORT GPIO_PRT5
#define MUX3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MUX3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX3_INBUF_ENABLED 0u
#define MUX3_INIT_DRIVESTATE 0u
#define MUX3_INIT_MUXSEL 0u
#define MUX3_INPUT_SYNC 2u
#define MUX3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX3_NUM 5u
#define MUX3_PORT GPIO_PRT5
#define MUX3_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OSC0 */
#define OSC0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC0_0_INBUF_ENABLED 0u
#define OSC0_0_INIT_DRIVESTATE 0u
#define OSC0_0_INIT_MUXSEL 0u
#define OSC0_0_INPUT_SYNC 2u
#define OSC0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC0_0_NUM 4u
#define OSC0_0_PORT GPIO_PRT9
#define OSC0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OSC0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC0_INBUF_ENABLED 0u
#define OSC0_INIT_DRIVESTATE 0u
#define OSC0_INIT_MUXSEL 0u
#define OSC0_INPUT_SYNC 2u
#define OSC0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC0_NUM 4u
#define OSC0_PORT GPIO_PRT9
#define OSC0_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OSC1 */
#define OSC1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC1_0_INBUF_ENABLED 0u
#define OSC1_0_INIT_DRIVESTATE 0u
#define OSC1_0_INIT_MUXSEL 0u
#define OSC1_0_INPUT_SYNC 2u
#define OSC1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC1_0_NUM 5u
#define OSC1_0_PORT GPIO_PRT9
#define OSC1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OSC1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC1_INBUF_ENABLED 0u
#define OSC1_INIT_DRIVESTATE 0u
#define OSC1_INIT_MUXSEL 0u
#define OSC1_INPUT_SYNC 2u
#define OSC1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC1_NUM 5u
#define OSC1_PORT GPIO_PRT9
#define OSC1_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OSC2 */
#define OSC2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC2_0_INBUF_ENABLED 0u
#define OSC2_0_INIT_DRIVESTATE 0u
#define OSC2_0_INIT_MUXSEL 0u
#define OSC2_0_INPUT_SYNC 2u
#define OSC2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC2_0_NUM 6u
#define OSC2_0_PORT GPIO_PRT9
#define OSC2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OSC2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OSC2_INBUF_ENABLED 0u
#define OSC2_INIT_DRIVESTATE 0u
#define OSC2_INIT_MUXSEL 0u
#define OSC2_INPUT_SYNC 2u
#define OSC2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OSC2_NUM 6u
#define OSC2_PORT GPIO_PRT9
#define OSC2_SLEWRATE CY_GPIO_SLEW_FAST
#define OSC2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* GREEN */
#define GREEN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_0_INBUF_ENABLED 0u
#define GREEN_0_INIT_DRIVESTATE 1u
#define GREEN_0_INIT_MUXSEL 3u
#define GREEN_0_INPUT_SYNC 2u
#define GREEN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_0_NUM 1u
#define GREEN_0_PORT GPIO_PRT7
#define GREEN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define GREEN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_INBUF_ENABLED 0u
#define GREEN_INIT_DRIVESTATE 1u
#define GREEN_INIT_MUXSEL 3u
#define GREEN_INPUT_SYNC 2u
#define GREEN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_NUM 1u
#define GREEN_PORT GPIO_PRT7
#define GREEN_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MISC0 */
#define MISC0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC0_0_INBUF_ENABLED 0u
#define MISC0_0_INIT_DRIVESTATE 0u
#define MISC0_0_INIT_MUXSEL 0u
#define MISC0_0_INPUT_SYNC 2u
#define MISC0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC0_0_NUM 0u
#define MISC0_0_PORT GPIO_PRT10
#define MISC0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MISC0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC0_INBUF_ENABLED 0u
#define MISC0_INIT_DRIVESTATE 0u
#define MISC0_INIT_MUXSEL 0u
#define MISC0_INPUT_SYNC 2u
#define MISC0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC0_NUM 0u
#define MISC0_PORT GPIO_PRT10
#define MISC0_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MISC1 */
#define MISC1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC1_0_INBUF_ENABLED 0u
#define MISC1_0_INIT_DRIVESTATE 0u
#define MISC1_0_INIT_MUXSEL 0u
#define MISC1_0_INPUT_SYNC 2u
#define MISC1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC1_0_NUM 1u
#define MISC1_0_PORT GPIO_PRT10
#define MISC1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MISC1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC1_INBUF_ENABLED 0u
#define MISC1_INIT_DRIVESTATE 0u
#define MISC1_INIT_MUXSEL 0u
#define MISC1_INPUT_SYNC 2u
#define MISC1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC1_NUM 1u
#define MISC1_PORT GPIO_PRT10
#define MISC1_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MISC2 */
#define MISC2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC2_0_INBUF_ENABLED 0u
#define MISC2_0_INIT_DRIVESTATE 0u
#define MISC2_0_INIT_MUXSEL 0u
#define MISC2_0_INPUT_SYNC 2u
#define MISC2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC2_0_NUM 2u
#define MISC2_0_PORT GPIO_PRT10
#define MISC2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MISC2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC2_INBUF_ENABLED 0u
#define MISC2_INIT_DRIVESTATE 0u
#define MISC2_INIT_MUXSEL 0u
#define MISC2_INPUT_SYNC 2u
#define MISC2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC2_NUM 2u
#define MISC2_PORT GPIO_PRT10
#define MISC2_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MISC3 */
#define MISC3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC3_0_INBUF_ENABLED 0u
#define MISC3_0_INIT_DRIVESTATE 0u
#define MISC3_0_INIT_MUXSEL 0u
#define MISC3_0_INPUT_SYNC 2u
#define MISC3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC3_0_NUM 3u
#define MISC3_0_PORT GPIO_PRT10
#define MISC3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MISC3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MISC3_INBUF_ENABLED 0u
#define MISC3_INIT_DRIVESTATE 0u
#define MISC3_INIT_MUXSEL 0u
#define MISC3_INPUT_SYNC 2u
#define MISC3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MISC3_NUM 3u
#define MISC3_PORT GPIO_PRT10
#define MISC3_SLEWRATE CY_GPIO_SLEW_FAST
#define MISC3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* MUX_EN */
#define MUX_EN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX_EN_0_INBUF_ENABLED 0u
#define MUX_EN_0_INIT_DRIVESTATE 0u
#define MUX_EN_0_INIT_MUXSEL 0u
#define MUX_EN_0_INPUT_SYNC 2u
#define MUX_EN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX_EN_0_NUM 6u
#define MUX_EN_0_PORT GPIO_PRT5
#define MUX_EN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX_EN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MUX_EN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MUX_EN_INBUF_ENABLED 0u
#define MUX_EN_INIT_DRIVESTATE 0u
#define MUX_EN_INIT_MUXSEL 0u
#define MUX_EN_INPUT_SYNC 2u
#define MUX_EN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MUX_EN_NUM 6u
#define MUX_EN_PORT GPIO_PRT5
#define MUX_EN_SLEWRATE CY_GPIO_SLEW_FAST
#define MUX_EN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_scl */
#define I2C_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_scl_0_INBUF_ENABLED 1u
#define I2C_scl_0_INIT_DRIVESTATE 1u
#define I2C_scl_0_INIT_MUXSEL 19u
#define I2C_scl_0_INPUT_SYNC 2u
#define I2C_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_scl_0_NUM 4u
#define I2C_scl_0_PORT GPIO_PRT6
#define I2C_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_scl_INBUF_ENABLED 1u
#define I2C_scl_INIT_DRIVESTATE 1u
#define I2C_scl_INIT_MUXSEL 19u
#define I2C_scl_INPUT_SYNC 2u
#define I2C_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_scl_NUM 4u
#define I2C_scl_PORT GPIO_PRT6
#define I2C_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_sda */
#define I2C_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_sda_0_INBUF_ENABLED 1u
#define I2C_sda_0_INIT_DRIVESTATE 1u
#define I2C_sda_0_INIT_MUXSEL 19u
#define I2C_sda_0_INPUT_SYNC 2u
#define I2C_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_sda_0_NUM 5u
#define I2C_sda_0_PORT GPIO_PRT6
#define I2C_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_sda_INBUF_ENABLED 1u
#define I2C_sda_INIT_DRIVESTATE 1u
#define I2C_sda_INIT_MUXSEL 19u
#define I2C_sda_INPUT_SYNC 2u
#define I2C_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_sda_NUM 5u
#define I2C_sda_PORT GPIO_PRT6
#define I2C_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
