var areaNDJSON=[{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Frac. DSPs", "Details"], "dsp_packing_factor":2, "type":"module", "total_percent":[0, 0, 0, 0, 0], "total":[0, 0, 0, 0, 0, 0], "name":"Kernel System", "id":0, "depth":0, "max_resources":[974400, 1948800, 7110, 4510, 48720]},{"name":"'lambda'()", "id":1, "depth":1, "parent":0, "compute_units":1, "type":"function", "total_percent":[0, 0, 0, 0, 0], "total_kernel_resources":[0, 0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\nMax global work dimension: 0"}]}];
var mavNDJSON=[{"id":-1, "depth":0, "links":[{"from":5, "to":3}, {"from":3, "to":6}, {"from":3, "to":7, "reverse":2}]},{"type":"kernel", "id":2, "name":"'lambda'()", "parent":-1, "depth":1},{"type":"bb", "id":3, "name":"const_lambda.B0", "parent":2, "depth":2, "details":[{"type":"table", "Latency":"0"}]},{"type":"csr", "id":4, "name":"Register Map", "debug":[[{"filename":"minimal_report.prj/const_lambda_csr.hpp", "line":1}]], "parent":2, "depth":2, "details":[{"type":"table", "Register Map Wrapper Type":"Low-Latency"}]},{"type":"interface", "id":5, "name":"start", "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]], "parent":4, "depth":3},{"type":"interface", "id":6, "name":"done", "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]], "parent":4, "depth":3},{"type":"interface", "id":7, "name":"busy", "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]], "parent":4, "depth":3}];
var loopsNDJSON=[{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "id":0, "depth":0},{"id":1, "parent":0, "depth":1, "name":"Kernel: 'lambda'()", "data":["", "", ""], "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/single-work-item-kernels.html"}]}]}];
var loop_attrNDJSON=[{"name":"loop_attributes", "id":3, "nodes":[1]},{"name":"'lambda'()", "id":1, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[2]},{"name":"const_lambda.B0", "id":2, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}];
var summaryNDJSON=[{"name":"Kernel Summary", "summary_type":"performanceSummary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"]},{"name":"'lambda'()", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_EUlvE_", "parent":"performanceSummary", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]]},{"name":"Estimated Resource Usage", "summary_type":"estimatedResources", "dsp_packing_factor":2, "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs", "Frac. DSPs"]},{"name":"'lambda'()", "parent":"estimatedResources", "data":[0, 0, 0, 0, 0, 0], "debug":[[{"filename":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp", "line":10}]]},{"name":"Total", "parent":"estimatedResources", "classes":["summary-highlight", "nohover"], "data":[0, 0, 0, 0, 0, 0], "data_percent":[0, 0, 0, 0]},{"name":"Available", "parent":"estimatedResources", "classes":["summary-highlight", "nohover"], "data":["974400", "1948800", "7110", "4510", "24360", "0"]},{"name":"Compile Warnings", "summary_type":"compileWarnings"}];
var warningsNDJSON=[];
var fileNDJSON=[{"path":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp","name":"step1_minimal_hw.cpp","has_active_debug_locs":false,"absName":"/workspace/Project/para_lingam/part_1_new/step1_minimal_hw.cpp","content":"#include <sycl/sycl.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000Aint main() {\u000A    #if defined(FPGA_HARDWARE)\u000A        auto selector = sycl::ext::intel::fpga_selector_v;\u000A        sycl::queue q(selector);\u000A        // Submit an empty kernel. This is the simplest possible hardware task.\u000A        q.submit([&](sycl::handler &h) {\u000A            h.single_task([=]() {});\u000A        });\u000A        q.wait();\u000A    #endif\u000A    return 0;\u000A}\u000A"},{"path":"/opt/intel/oneapi/tbb/2022.0/include/tbb/tbb.h","name":"tbb.h","has_active_debug_locs":false,"absName":"/opt/intel/oneapi/tbb/2022.0/include/tbb/tbb.h","content":"/*\u000A    Copyright (c) 2005-2021 Intel Corporation\u000A\u000A    Licensed under the Apache License, Version 2.0 (the \"License\");\u000A    you may not use this file except in compliance with the License.\u000A    You may obtain a copy of the License at\u000A\u000A        http://www.apache.org/licenses/LICENSE-2.0\u000A\u000A    Unless required by applicable law or agreed to in writing, software\u000A    distributed under the License is distributed on an \"AS IS\" BASIS,\u000A    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\u000A    See the License for the specific language governing permissions and\u000A    limitations under the License.\u000A*/\u000A\u000A#include \"../oneapi/tbb.h\"\u000A"}];
