{"vcs1":{"timestamp_begin":1739354930.970524972, "rt":0.25, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739354931.295440709, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739354931.613593188, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739354930.747285598}
{"VCS_COMP_START_TIME": 1739354930.747285598}
{"VCS_COMP_END_TIME": 1739354931.826488796}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150352}}
