.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SW2 */
.set SW2__0__DR, CYREG_GPIO_PRT2_DR
.set SW2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SW2__0__HSIOM_MASK, 0xF0000000
.set SW2__0__HSIOM_SHIFT, 28
.set SW2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW2__0__INTR, CYREG_GPIO_PRT2_INTR
.set SW2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW2__0__MASK, 0x80
.set SW2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW2__0__PC, CYREG_GPIO_PRT2_PC
.set SW2__0__PC2, CYREG_GPIO_PRT2_PC2
.set SW2__0__PORT, 2
.set SW2__0__PS, CYREG_GPIO_PRT2_PS
.set SW2__0__SHIFT, 7
.set SW2__DR, CYREG_GPIO_PRT2_DR
.set SW2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW2__INTR, CYREG_GPIO_PRT2_INTR
.set SW2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW2__MASK, 0x80
.set SW2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW2__PC, CYREG_GPIO_PRT2_PC
.set SW2__PC2, CYREG_GPIO_PRT2_PC2
.set SW2__PORT, 2
.set SW2__PS, CYREG_GPIO_PRT2_PS
.set SW2__SHIFT, 7
.set SW2__SNAP, CYREG_GPIO_PRT2_INTR

/* SW2_Interrupt */
.set SW2_Interrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SW2_Interrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SW2_Interrupt__INTC_MASK, 0x04
.set SW2_Interrupt__INTC_NUMBER, 2
.set SW2_Interrupt__INTC_PRIOR_MASK, 0xC00000
.set SW2_Interrupt__INTC_PRIOR_NUM, 1
.set SW2_Interrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SW2_Interrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SW2_Interrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Led_Red */
.set Led_Red__0__DR, CYREG_GPIO_PRT2_DR
.set Led_Red__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Led_Red__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Led_Red__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Led_Red__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Led_Red__0__HSIOM_MASK, 0x0F000000
.set Led_Red__0__HSIOM_SHIFT, 24
.set Led_Red__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Led_Red__0__INTR, CYREG_GPIO_PRT2_INTR
.set Led_Red__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Led_Red__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Led_Red__0__MASK, 0x40
.set Led_Red__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Led_Red__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Led_Red__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Led_Red__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Led_Red__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Led_Red__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Led_Red__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Led_Red__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Led_Red__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Led_Red__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Led_Red__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Led_Red__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Led_Red__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Led_Red__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Led_Red__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Led_Red__0__PC, CYREG_GPIO_PRT2_PC
.set Led_Red__0__PC2, CYREG_GPIO_PRT2_PC2
.set Led_Red__0__PORT, 2
.set Led_Red__0__PS, CYREG_GPIO_PRT2_PS
.set Led_Red__0__SHIFT, 6
.set Led_Red__DR, CYREG_GPIO_PRT2_DR
.set Led_Red__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Led_Red__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Led_Red__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Led_Red__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Led_Red__INTR, CYREG_GPIO_PRT2_INTR
.set Led_Red__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Led_Red__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Led_Red__MASK, 0x40
.set Led_Red__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Led_Red__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Led_Red__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Led_Red__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Led_Red__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Led_Red__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Led_Red__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Led_Red__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Led_Red__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Led_Red__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Led_Red__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Led_Red__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Led_Red__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Led_Red__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Led_Red__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Led_Red__PC, CYREG_GPIO_PRT2_PC
.set Led_Red__PC2, CYREG_GPIO_PRT2_PC2
.set Led_Red__PORT, 2
.set Led_Red__PS, CYREG_GPIO_PRT2_PS
.set Led_Red__SHIFT, 6

/* TCPWM_1_cy_m0s8_tcpwm_1 */
.set TCPWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set TCPWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set TCPWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set TCPWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set TCPWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Led_Blue */
.set Led_Blue__0__DR, CYREG_GPIO_PRT3_DR
.set Led_Blue__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Led_Blue__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Led_Blue__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Led_Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Led_Blue__0__HSIOM_MASK, 0xF0000000
.set Led_Blue__0__HSIOM_SHIFT, 28
.set Led_Blue__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Blue__0__INTR, CYREG_GPIO_PRT3_INTR
.set Led_Blue__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Blue__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Led_Blue__0__MASK, 0x80
.set Led_Blue__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Led_Blue__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Led_Blue__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Led_Blue__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Led_Blue__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Led_Blue__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Led_Blue__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Led_Blue__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Led_Blue__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Led_Blue__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Led_Blue__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Led_Blue__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Led_Blue__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Led_Blue__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Led_Blue__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Led_Blue__0__PC, CYREG_GPIO_PRT3_PC
.set Led_Blue__0__PC2, CYREG_GPIO_PRT3_PC2
.set Led_Blue__0__PORT, 3
.set Led_Blue__0__PS, CYREG_GPIO_PRT3_PS
.set Led_Blue__0__SHIFT, 7
.set Led_Blue__DR, CYREG_GPIO_PRT3_DR
.set Led_Blue__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Led_Blue__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Led_Blue__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Led_Blue__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Blue__INTR, CYREG_GPIO_PRT3_INTR
.set Led_Blue__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Blue__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Led_Blue__MASK, 0x80
.set Led_Blue__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Led_Blue__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Led_Blue__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Led_Blue__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Led_Blue__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Led_Blue__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Led_Blue__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Led_Blue__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Led_Blue__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Led_Blue__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Led_Blue__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Led_Blue__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Led_Blue__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Led_Blue__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Led_Blue__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Led_Blue__PC, CYREG_GPIO_PRT3_PC
.set Led_Blue__PC2, CYREG_GPIO_PRT3_PC2
.set Led_Blue__PORT, 3
.set Led_Blue__PS, CYREG_GPIO_PRT3_PS
.set Led_Blue__SHIFT, 7

/* tc_isr_1 */
.set tc_isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set tc_isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set tc_isr_1__INTC_MASK, 0x20000
.set tc_isr_1__INTC_NUMBER, 17
.set tc_isr_1__INTC_PRIOR_MASK, 0xC000
.set tc_isr_1__INTC_PRIOR_NUM, 3
.set tc_isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set tc_isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set tc_isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Led_Green */
.set Led_Green__0__DR, CYREG_GPIO_PRT3_DR
.set Led_Green__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Led_Green__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Led_Green__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Led_Green__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Led_Green__0__HSIOM_MASK, 0x0F000000
.set Led_Green__0__HSIOM_SHIFT, 24
.set Led_Green__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Green__0__INTR, CYREG_GPIO_PRT3_INTR
.set Led_Green__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Green__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Led_Green__0__MASK, 0x40
.set Led_Green__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Led_Green__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Led_Green__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Led_Green__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Led_Green__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Led_Green__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Led_Green__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Led_Green__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Led_Green__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Led_Green__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Led_Green__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Led_Green__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Led_Green__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Led_Green__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Led_Green__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Led_Green__0__PC, CYREG_GPIO_PRT3_PC
.set Led_Green__0__PC2, CYREG_GPIO_PRT3_PC2
.set Led_Green__0__PORT, 3
.set Led_Green__0__PS, CYREG_GPIO_PRT3_PS
.set Led_Green__0__SHIFT, 6
.set Led_Green__DR, CYREG_GPIO_PRT3_DR
.set Led_Green__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Led_Green__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Led_Green__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Led_Green__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Green__INTR, CYREG_GPIO_PRT3_INTR
.set Led_Green__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Led_Green__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Led_Green__MASK, 0x40
.set Led_Green__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Led_Green__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Led_Green__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Led_Green__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Led_Green__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Led_Green__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Led_Green__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Led_Green__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Led_Green__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Led_Green__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Led_Green__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Led_Green__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Led_Green__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Led_Green__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Led_Green__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Led_Green__PC, CYREG_GPIO_PRT3_PC
.set Led_Green__PC2, CYREG_GPIO_PRT3_PC2
.set Led_Green__PORT, 3
.set Led_Green__PS, CYREG_GPIO_PRT3_PS
.set Led_Green__SHIFT, 6

/* SW_Tx_UART_tx */
.set SW_Tx_UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set SW_Tx_UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_Tx_UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_Tx_UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_Tx_UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW_Tx_UART_tx__0__HSIOM_MASK, 0x00F00000
.set SW_Tx_UART_tx__0__HSIOM_SHIFT, 20
.set SW_Tx_UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_tx__0__MASK, 0x20
.set SW_Tx_UART_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_Tx_UART_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_Tx_UART_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_Tx_UART_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_Tx_UART_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_Tx_UART_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_Tx_UART_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_Tx_UART_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_Tx_UART_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_Tx_UART_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_Tx_UART_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_Tx_UART_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_Tx_UART_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_Tx_UART_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_Tx_UART_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_Tx_UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set SW_Tx_UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW_Tx_UART_tx__0__PORT, 1
.set SW_Tx_UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set SW_Tx_UART_tx__0__SHIFT, 5
.set SW_Tx_UART_tx__DR, CYREG_GPIO_PRT1_DR
.set SW_Tx_UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_Tx_UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_Tx_UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_Tx_UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_tx__MASK, 0x20
.set SW_Tx_UART_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_Tx_UART_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_Tx_UART_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_Tx_UART_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_Tx_UART_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_Tx_UART_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_Tx_UART_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_Tx_UART_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_Tx_UART_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_Tx_UART_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_Tx_UART_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_Tx_UART_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_Tx_UART_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_Tx_UART_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_Tx_UART_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_Tx_UART_tx__PC, CYREG_GPIO_PRT1_PC
.set SW_Tx_UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set SW_Tx_UART_tx__PORT, 1
.set SW_Tx_UART_tx__PS, CYREG_GPIO_PRT1_PS
.set SW_Tx_UART_tx__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 12000000
.set CYDEV_BCLK__HFCLK__KHZ, 12000
.set CYDEV_BCLK__HFCLK__MHZ, 12
.set CYDEV_BCLK__SYSCLK__HZ, 12000000
.set CYDEV_BCLK__SYSCLK__KHZ, 12000
.set CYDEV_BCLK__SYSCLK__MHZ, 12
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E09119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
