transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

asim +access +r +m+design_1  -L xil_defaultlib -L xilinx_vip -L xpm -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_23 -L processing_system7_vip_v1_0_25 -L axi_datamover_v5_1_38 -L axi_sg_v4_1_21 -L axi_dma_v7_1_38 -L smartconnect_v1_0 -L proc_sys_reset_v5_0_17 -L axi_register_slice_v2_1_37 -L xbip_utils_v3_0_16 -L axi_utils_v2_0_12 -L xbip_pipe_v3_0_12 -L xbip_dsp48_wrapper_v3_0_7 -L mult_gen_v12_0_25 -L floating_point_v7_1_22 -L generic_baseblocks_v2_1_2 -L fifo_generator_v13_2_15 -L axi_data_fifo_v2_1_37 -L axi_protocol_converter_v2_1_38 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -O5 xil_defaultlib.design_1 xil_defaultlib.glbl

do {design_1.udo}

run 1000ns

endsim

quit -force
