read -sv run_verilog_mid/adder_32b_8_86_f7e0589ba772aadfda83cdc3cfb4b6b2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_f7e0589ba772aadfda83cdc3cfb4b6b2_yosys.v
