#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 14:08:17 2020
# Process ID: 9388
# Current directory: C:/Users/fan/Desktop/summer_school/wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1452 C:\Users\fan\Desktop\summer_school\wave\wave.xpr
# Log file: C:/Users/fan/Desktop/summer_school/wave/vivado.log
# Journal file: C:/Users/fan/Desktop/summer_school/wave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fan/Desktop/summer_school/wave/wave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fan/Desktop/summer_school/wave/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 767.551 ; gain = 189.074
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
file delete -force C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.3 -module_name rgb2dvi_0 -dir c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip
set_property -dict [list CONFIG.kClkRange {2}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
generate_target all [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rgb2dvi_0, cache-ID = daf1adf59fa4125b; cache size = 2.319 MB.
export_ip_user_files -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'
export_simulation -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files -ipstatic_source_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/modelsim} {questa=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/questa} {riviera=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/riviera} {activehdl=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/new/wave.v] -no_script -reset -force -quiet
remove_files  C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/new/wave.v
file delete -force C:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/new/wave.v
set_property generate_synth_checkpoint false [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
generate_target all [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
export_ip_user_files -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files -ipstatic_source_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/modelsim} {questa=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/questa} {riviera=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/riviera} {activehdl=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 14:13:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1/runme.log
[Sat Aug  1 14:13:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279573128A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2049.367 ; gain = 908.539
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279573128A
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property generate_synth_checkpoint true [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
generate_target all [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rgb2dvi_0, cache-ID = daf1adf59fa4125b; cache size = 2.319 MB.
export_ip_user_files -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci'
export_simulation -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files -ipstatic_source_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/modelsim} {questa=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/questa} {riviera=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/riviera} {activehdl=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
[Sat Aug  1 14:33:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1/runme.log
[Sat Aug  1 14:33:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/runme.log
set_property generate_synth_checkpoint false [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
generate_target all [get_files  c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
export_ip_user_files -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/fan/Desktop/summer_school/wave/wave.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -directory C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files -ipstatic_source_dir C:/Users/fan/Desktop/summer_school/wave/wave.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/modelsim} {questa=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/questa} {riviera=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/riviera} {activehdl=C:/Users/fan/Desktop/summer_school/wave/wave.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 14:39:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1/runme.log
[Sat Aug  1 14:39:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2468.191 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279573128A
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279573128A
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/DDS.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279573128A
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 18:19:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/synth_1/runme.log
[Sat Aug  1 18:19:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/fan/Desktop/summer_school/wave/wave.runs/impl_1/runme.log
