{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769424679516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769424679517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 26 11:51:19 2026 " "Processing started: Mon Jan 26 11:51:19 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769424679517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1769424679517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA/24.1/quartus/common/tcl/internal/mega_ipqsys_gen.tcl usb_ip_prot_test usb_ip_prot_test usb_premade /home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys QUARTUS_SYNTH /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate TB_DISABLED true " "Command: quartus_sh -t /opt/intelFPGA/24.1/quartus/common/tcl/internal/mega_ipqsys_gen.tcl usb_ip_prot_test usb_ip_prot_test usb_premade /home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys QUARTUS_SYNTH /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate TB_DISABLED true" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1769424679517 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "usb_ip_prot_test usb_ip_prot_test usb_premade /home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys QUARTUS_SYNTH /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate TB_DISABLED true " "Quartus(args): usb_ip_prot_test usb_ip_prot_test usb_premade /home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys QUARTUS_SYNTH /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate TB_DISABLED true" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1769424679517 ""}
{ "Warning" "0" "" "use_ip_generate (true)" {  } {  } 0 0 "use_ip_generate (true)" 0 0 "Shell" 0 0 1769424679618 ""}
{ "Warning" "0" "" "use_ip_generate args" {  } {  } 0 0 "use_ip_generate args" 0 0 "Shell" 0 0 1769424679619 ""}
{ "Warning" "0" "" "cmdline /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate --output-directory=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade/synthesis --project-directory=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/ --component-file=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys \{--system-info=DEVICE_FAMILY=Cyclone IV E\} --file-set=QUARTUS_SYNTH --output-name=usb_premade --standard-reports --report-file=sopcinfo:/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.sopcinfo \{\}" {  } {  } 0 0 "cmdline /opt/intelFPGA/24.1/quartus//sopc_builder/bin/ip-generate --output-directory=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade/synthesis --project-directory=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/ --component-file=/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.qsys \{--system-info=DEVICE_FAMILY=Cyclone IV E\} --file-set=QUARTUS_SYNTH --output-name=usb_premade --standard-reports --report-file=sopcinfo:/home/kaladin/Dokumenter/Koding/fpga/usb_ip_prot_test/usb_premade.sopcinfo \{\}" 0 0 "Shell" 0 0 1769424679619 ""}
{ "Info" "0" "" "Loading usb_ip_prot_test/usb_premade.qsys" {  } {  } 0 0 "Loading usb_ip_prot_test/usb_premade.qsys" 0 0 "Shell" 0 0 1769424683332 ""}
{ "Info" "0" "" "Reading input file" {  } {  } 0 0 "Reading input file" 0 0 "Shell" 0 0 1769424683605 ""}
{ "Info" "0" "" "Adding usb_0 \[altera_up_avalon_usb 18.0\]" {  } {  } 0 0 "Adding usb_0 \[altera_up_avalon_usb 18.0\]" 0 0 "Shell" 0 0 1769424683644 ""}
{ "Info" "0" "" "Parameterizing module usb_0" {  } {  } 0 0 "Parameterizing module usb_0" 0 0 "Shell" 0 0 1769424684709 ""}
{ "Info" "0" "" "Building connections" {  } {  } 0 0 "Building connections" 0 0 "Shell" 0 0 1769424684713 ""}
{ "Info" "0" "" "Parameterizing connections" {  } {  } 0 0 "Parameterizing connections" 0 0 "Shell" 0 0 1769424684713 ""}
{ "Info" "0" "" "Validating" {  } {  } 0 0 "Validating" 0 0 "Shell" 0 0 1769424684715 ""}
{ "Info" "0" "" "Done reading input file" {  } {  } 0 0 "Done reading input file" 0 0 "Shell" 0 0 1769424684793 ""}
{ "Info" "0" "" "usb_premade Generating \"usb_premade\" for QUARTUS_SYNTH" {  } {  } 0 0 "usb_premade Generating \"usb_premade\" for QUARTUS_SYNTH" 0 0 "Shell" 0 0 1769424684972 ""}
{ "Info" "0" "" "usb_ Starting Generation of USB Controller" {  } {  } 0 0 "usb_ Starting Generation of USB Controller" 0 0 "Shell" 0 0 1769424685166 ""}
{ "Info" "0" "" "usb_ \"usb_premade\" instantiated altera_up_avalon_usb \"usb_0\"" {  } {  } 0 0 "usb_ \"usb_premade\" instantiated altera_up_avalon_usb \"usb_0\"" 0 0 "Shell" 0 0 1769424687057 ""}
{ "Info" "0" "" "usb_premade Done \"usb_premade\" with 2 modules, 2 files" {  } {  } 0 0 "usb_premade Done \"usb_premade\" with 2 modules, 2 files" 0 0 "Shell" 0 0 1769424687057 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/24.1/quartus/common/tcl/internal/mega_ipqsys_gen.tcl " "Evaluation of Tcl script /opt/intelFPGA/24.1/quartus/common/tcl/internal/mega_ipqsys_gen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1769424687131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769424687132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 26 11:51:27 2026 " "Processing ended: Mon Jan 26 11:51:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769424687132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769424687132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769424687132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1769424687132 ""}
