// Seed: 629137562
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3,
    output wor id_4,
    output uwire id_5
);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_5,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3
  );
  bufif1 primCall (id_3, id_1, id_0);
endmodule
module module_2 (
    output tri   id_0,
    input  tri1  id_1,
    output wor   id_2,
    output uwire id_3,
    input  uwire id_4
);
  assign id_2 = (1);
  supply1 id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  assign id_7 = id_4;
  assign id_8 = 1;
  assign module_0.id_2 = 0;
endmodule
