<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'col_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:58:50.105+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'row_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:58:50.094+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:58:35.001+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:58:34.538+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1205e93a4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1090.074 ; gain = 59.242&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1205e93a4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1090.074 ; gain = 59.242&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1205e93a4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.922 ; gain = 64.090&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1205e93a4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.922 ; gain = 64.090&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 19baf1b1e&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.176 ; gain = 65.344" projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:36.875+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.904+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.892+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.878+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.864+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.851+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_dout[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_dout[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.841+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.829+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_V_empty_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_V_empty_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:01:26.815+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[0]) is unused and will be removed from module leds.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-----+------+&#xD;&#xA;|      |Cell |Count |&#xD;&#xA;+------+-----+------+&#xD;&#xA;|1     |LUT1 |     1|&#xD;&#xA;|2     |LUT2 |     2|&#xD;&#xA;|3     |LUT3 |     1|&#xD;&#xA;|4     |LUT4 |     4|&#xD;&#xA;|5     |LUT5 |     2|&#xD;&#xA;|6     |LUT6 |     6|&#xD;&#xA;|7     |FDRE |    26|&#xD;&#xA;|8     |FDSE |     1|&#xD;&#xA;+------+-----+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    43|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 681.961 ; gain = 121.543&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 681.961 ; gain = 411.730" projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:28.268+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[1]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.343+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[2]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.328+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[3]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.314+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[4]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.301+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[5]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.288+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_reg_118_reg[6]) is unused and will be removed from module leds." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.274+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i_reg_107_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds/solution1/impl/verilog/leds.v:80]" projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.258+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i_reg_107_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds/solution1/impl/verilog/leds.v:80]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 681.961 ; gain = 411.730&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      3 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               10 Bit    Registers := 1     &#xD;&#xA;&#x9;                7 Bit    Registers := 1     &#xD;&#xA;&#x9;                4 Bit    Registers := 2     &#xD;&#xA;&#x9;                3 Bit    Registers := 3     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   6 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Hierarchical Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Hierarchical RTL Component report &#xD;&#xA;Module leds &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 1     &#xD;&#xA;&#x9;   2 Input      3 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               10 Bit    Registers := 1     &#xD;&#xA;&#x9;                7 Bit    Registers := 1     &#xD;&#xA;&#x9;                4 Bit    Registers := 2     &#xD;&#xA;&#x9;                3 Bit    Registers := 3     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   6 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Hierarchical Component Statistics&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Part Resources:&#xD;&#xA;DSPs: 80 (col length:40)&#xD;&#xA;BRAMs: 120 (col length: RAMB18 40 RAMB36 20)&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Cross Boundary and Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:18.245+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element in_V_V_blk_n_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds/solution1/impl/verilog/leds.v:111]" projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T16:00:08.212+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:59:35.894+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="final_project_hls_leds" solutionName="solution1" date="2021-05-27T15:59:35.651+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
