// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Softmax_layer.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Softmax_layer::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Softmax_layer::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<11> Softmax_layer::ap_ST_fsm_state1 = "1";
const sc_lv<11> Softmax_layer::ap_ST_fsm_state2 = "10";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage2 = "10000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage3 = "100000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage4 = "1000000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp0_stage5 = "10000000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_state20 = "100000000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_pp1_stage0 = "1000000000";
const sc_lv<11> Softmax_layer::ap_ST_fsm_state41 = "10000000000";
const bool Softmax_layer::ap_const_boolean_1 = true;
const sc_lv<32> Softmax_layer::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Softmax_layer::ap_const_lv32_4 = "100";
const bool Softmax_layer::ap_const_boolean_0 = false;
const sc_lv<1> Softmax_layer::ap_const_lv1_0 = "0";
const sc_lv<32> Softmax_layer::ap_const_lv32_2 = "10";
const sc_lv<32> Softmax_layer::ap_const_lv32_1 = "1";
const sc_lv<32> Softmax_layer::ap_const_lv32_3 = "11";
const sc_lv<32> Softmax_layer::ap_const_lv32_7 = "111";
const sc_lv<32> Softmax_layer::ap_const_lv32_9 = "1001";
const sc_lv<1> Softmax_layer::ap_const_lv1_1 = "1";
const sc_lv<32> Softmax_layer::ap_const_lv32_6 = "110";
const sc_lv<32> Softmax_layer::ap_const_lv32_8 = "1000";
const sc_lv<4> Softmax_layer::ap_const_lv4_0 = "0000";
const sc_lv<8> Softmax_layer::ap_const_lv8_0 = "00000000";
const sc_lv<32> Softmax_layer::ap_const_lv32_5 = "101";
const sc_lv<4> Softmax_layer::ap_const_lv4_C = "1100";
const sc_lv<4> Softmax_layer::ap_const_lv4_1 = "1";
const sc_lv<8> Softmax_layer::ap_const_lv8_90 = "10010000";
const sc_lv<8> Softmax_layer::ap_const_lv8_1 = "1";
const sc_lv<2> Softmax_layer::ap_const_lv2_0 = "00";
const sc_lv<32> Softmax_layer::ap_const_lv32_A = "1010";

Softmax_layer::Softmax_layer(sc_module_name name) : sc_module(name), mVcdFile(0) {
    inp_sumRow_U = new Softmax_layer_inpdEe("inp_sumRow_U");
    inp_sumRow_U->clk(ap_clk);
    inp_sumRow_U->reset(ap_rst);
    inp_sumRow_U->address0(inp_sumRow_address0);
    inp_sumRow_U->ce0(inp_sumRow_ce0);
    inp_sumRow_U->we0(inp_sumRow_we0);
    inp_sumRow_U->d0(inp_sumRow_d0);
    inp_sumRow_U->q0(inp_sumRow_q0);
    Bert_layer_fadd_3bkb_U16 = new Bert_layer_fadd_3bkb<1,5,32,32,32>("Bert_layer_fadd_3bkb_U16");
    Bert_layer_fadd_3bkb_U16->clk(ap_clk);
    Bert_layer_fadd_3bkb_U16->reset(ap_rst);
    Bert_layer_fadd_3bkb_U16->din0(inp_sumRow_q0);
    Bert_layer_fadd_3bkb_U16->din1(v49_reg_470);
    Bert_layer_fadd_3bkb_U16->ce(ap_var_for_const0);
    Bert_layer_fadd_3bkb_U16->dout(grp_fu_200_p2);
    Bert_layer_fdiv_3eOg_U17 = new Bert_layer_fdiv_3eOg<1,16,32,32,32>("Bert_layer_fdiv_3eOg_U17");
    Bert_layer_fdiv_3eOg_U17->clk(ap_clk);
    Bert_layer_fdiv_3eOg_U17->reset(ap_rst);
    Bert_layer_fdiv_3eOg_U17->din0(reg_216);
    Bert_layer_fdiv_3eOg_U17->din1(inp_sumRow_q0);
    Bert_layer_fdiv_3eOg_U17->ce(ap_var_for_const0);
    Bert_layer_fdiv_3eOg_U17->dout(grp_fu_206_p2);
    Bert_layer_fexp_3fYi_U18 = new Bert_layer_fexp_3fYi<1,9,32,32,32>("Bert_layer_fexp_3fYi_U18");
    Bert_layer_fexp_3fYi_U18->clk(ap_clk);
    Bert_layer_fexp_3fYi_U18->reset(ap_rst);
    Bert_layer_fexp_3fYi_U18->din0(ap_var_for_const1);
    Bert_layer_fexp_3fYi_U18->din1(reg_216);
    Bert_layer_fexp_3fYi_U18->ce(ap_var_for_const0);
    Bert_layer_fexp_3fYi_U18->dout(grp_fu_211_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln108_fu_251_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_138_p4 );

    SC_METHOD(thread_add_ln111_fu_316_p2);
    sensitive << ( sub_ln111_fu_307_p2 );
    sensitive << ( zext_ln111_3_fu_313_p1 );

    SC_METHOD(thread_add_ln120_fu_342_p2);
    sensitive << ( indvar_flatten14_reg_167 );

    SC_METHOD(thread_add_ln123_fu_413_p2);
    sensitive << ( zext_ln123_3_fu_410_p1 );
    sensitive << ( sub_ln123_fu_404_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state41);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_pp0_stage5);

    SC_METHOD(thread_ap_block_pp0_stage5_11001);

    SC_METHOD(thread_ap_block_pp0_stage5_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state13_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state14_pp0_stage5_iter1);

    SC_METHOD(thread_ap_block_state15_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state16_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state17_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state18_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state19_pp0_stage4_iter2);

    SC_METHOD(thread_ap_block_state21_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state22_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state23_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state24_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state25_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state26_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state27_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state28_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state29_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state30_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state31_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state32_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state33_pp1_stage0_iter12);

    SC_METHOD(thread_ap_block_state34_pp1_stage0_iter13);

    SC_METHOD(thread_ap_block_state35_pp1_stage0_iter14);

    SC_METHOD(thread_ap_block_state36_pp1_stage0_iter15);

    SC_METHOD(thread_ap_block_state37_pp1_stage0_iter16);

    SC_METHOD(thread_ap_block_state38_pp1_stage0_iter17);

    SC_METHOD(thread_ap_block_state39_pp1_stage0_iter18);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state40_pp1_stage0_iter19);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage5_iter0);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln108_fu_245_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state21);
    sensitive << ( icmp_ln120_fu_336_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state41 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_enable_reg_pp1_iter12 );
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_enable_reg_pp1_iter15 );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_enable_reg_pp1_iter17 );
    sensitive << ( ap_enable_reg_pp1_iter18 );
    sensitive << ( ap_enable_reg_pp1_iter19 );

    SC_METHOD(thread_ap_phi_mux_i2_0_phi_fu_149_p4);
    sensitive << ( i2_0_reg_145 );
    sensitive << ( icmp_ln108_reg_437 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln111_1_reg_452 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_i3_0_phi_fu_182_p4);
    sensitive << ( i3_0_reg_178 );
    sensitive << ( icmp_ln120_reg_481 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln123_2_reg_495 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_138_p4);
    sensitive << ( indvar_flatten_reg_134 );
    sensitive << ( icmp_ln108_reg_437 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln108_reg_441 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_j4_0_phi_fu_160_p4);
    sensitive << ( j4_0_reg_156 );
    sensitive << ( icmp_ln108_reg_437 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j4_reg_465 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state41 );

    SC_METHOD(thread_i2_fu_257_p2);
    sensitive << ( ap_phi_mux_i2_0_phi_fu_149_p4 );

    SC_METHOD(thread_i3_fu_348_p2);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_182_p4 );

    SC_METHOD(thread_icmp_ln105_fu_228_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( v45_0_reg_123 );

    SC_METHOD(thread_icmp_ln108_fu_245_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_138_p4 );

    SC_METHOD(thread_icmp_ln109_fu_263_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln108_fu_245_p2 );
    sensitive << ( ap_phi_mux_j4_0_phi_fu_160_p4 );

    SC_METHOD(thread_icmp_ln120_fu_336_p2);
    sensitive << ( indvar_flatten14_reg_167 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln121_fu_354_p2);
    sensitive << ( j5_0_reg_189 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln120_fu_336_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_inp_sumRow_address0);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( inp_sumRow_addr_1_reg_476 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln106_fu_240_p1 );
    sensitive << ( zext_ln111_fu_332_p1 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( zext_ln123_fu_424_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_inp_sumRow_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_inp_sumRow_d0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( grp_fu_200_p2 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_inp_sumRow_we0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln105_fu_228_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln108_reg_437_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_j4_fu_327_p2);
    sensitive << ( select_ln111_reg_446 );

    SC_METHOD(thread_j5_fu_376_p2);
    sensitive << ( select_ln123_fu_360_p3 );

    SC_METHOD(thread_select_ln111_1_fu_277_p3);
    sensitive << ( ap_phi_mux_i2_0_phi_fu_149_p4 );
    sensitive << ( icmp_ln109_fu_263_p2 );
    sensitive << ( i2_fu_257_p2 );

    SC_METHOD(thread_select_ln111_fu_269_p3);
    sensitive << ( ap_phi_mux_j4_0_phi_fu_160_p4 );
    sensitive << ( icmp_ln109_fu_263_p2 );

    SC_METHOD(thread_select_ln123_2_fu_368_p3);
    sensitive << ( ap_phi_mux_i3_0_phi_fu_182_p4 );
    sensitive << ( icmp_ln121_fu_354_p2 );
    sensitive << ( i3_fu_348_p2 );

    SC_METHOD(thread_select_ln123_fu_360_p3);
    sensitive << ( j5_0_reg_189 );
    sensitive << ( icmp_ln121_fu_354_p2 );

    SC_METHOD(thread_sext_ln111_fu_322_p1);
    sensitive << ( add_ln111_fu_316_p2 );

    SC_METHOD(thread_sub_ln111_fu_307_p2);
    sensitive << ( zext_ln111_1_fu_292_p1 );
    sensitive << ( zext_ln111_2_fu_303_p1 );

    SC_METHOD(thread_sub_ln123_fu_404_p2);
    sensitive << ( zext_ln123_1_fu_389_p1 );
    sensitive << ( zext_ln123_2_fu_400_p1 );

    SC_METHOD(thread_tmp_27_fu_382_p3);
    sensitive << ( select_ln123_2_reg_495 );

    SC_METHOD(thread_tmp_28_fu_393_p3);
    sensitive << ( select_ln123_2_reg_495 );

    SC_METHOD(thread_tmp_fu_285_p3);
    sensitive << ( select_ln111_1_reg_452 );

    SC_METHOD(thread_tmp_s_fu_296_p3);
    sensitive << ( select_ln111_1_reg_452 );

    SC_METHOD(thread_v42_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( v42_addr_reg_460_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln123_4_fu_419_p1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln111_fu_322_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_v42_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_v42_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( v49_reg_470 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_v42_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln108_reg_437_pp0_iter1_reg );

    SC_METHOD(thread_v43_address0);
    sensitive << ( zext_ln123_4_reg_508_pp1_iter18_reg );
    sensitive << ( ap_enable_reg_pp1_iter19 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_v43_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter19 );

    SC_METHOD(thread_v43_d0);
    sensitive << ( v57_reg_523 );
    sensitive << ( ap_enable_reg_pp1_iter19 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_v43_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln120_reg_481_pp1_iter18_reg );
    sensitive << ( ap_enable_reg_pp1_iter19 );

    SC_METHOD(thread_v45_fu_234_p2);
    sensitive << ( v45_0_reg_123 );

    SC_METHOD(thread_zext_ln106_fu_240_p1);
    sensitive << ( v45_0_reg_123 );

    SC_METHOD(thread_zext_ln111_1_fu_292_p1);
    sensitive << ( tmp_fu_285_p3 );

    SC_METHOD(thread_zext_ln111_2_fu_303_p1);
    sensitive << ( tmp_s_fu_296_p3 );

    SC_METHOD(thread_zext_ln111_3_fu_313_p1);
    sensitive << ( select_ln111_reg_446 );

    SC_METHOD(thread_zext_ln111_fu_332_p1);
    sensitive << ( select_ln111_1_reg_452_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln123_1_fu_389_p1);
    sensitive << ( tmp_27_fu_382_p3 );

    SC_METHOD(thread_zext_ln123_2_fu_400_p1);
    sensitive << ( tmp_28_fu_393_p3 );

    SC_METHOD(thread_zext_ln123_3_fu_410_p1);
    sensitive << ( select_ln123_reg_490 );

    SC_METHOD(thread_zext_ln123_4_fu_419_p1);
    sensitive << ( add_ln123_fu_413_p2 );

    SC_METHOD(thread_zext_ln123_fu_424_p1);
    sensitive << ( select_ln123_2_reg_495_pp1_iter1_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln105_fu_228_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln108_fu_245_p2 );
    sensitive << ( icmp_ln120_fu_336_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage5_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter18 );
    sensitive << ( ap_enable_reg_pp1_iter19 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    ap_CS_fsm = "00000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter15 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter16 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter17 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter18 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter19 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Softmax_layer_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, v42_address0, "(port)v42_address0");
    sc_trace(mVcdFile, v42_ce0, "(port)v42_ce0");
    sc_trace(mVcdFile, v42_we0, "(port)v42_we0");
    sc_trace(mVcdFile, v42_d0, "(port)v42_d0");
    sc_trace(mVcdFile, v42_q0, "(port)v42_q0");
    sc_trace(mVcdFile, v43_address0, "(port)v43_address0");
    sc_trace(mVcdFile, v43_ce0, "(port)v43_ce0");
    sc_trace(mVcdFile, v43_we0, "(port)v43_we0");
    sc_trace(mVcdFile, v43_d0, "(port)v43_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_134, "indvar_flatten_reg_134");
    sc_trace(mVcdFile, i2_0_reg_145, "i2_0_reg_145");
    sc_trace(mVcdFile, j4_0_reg_156, "j4_0_reg_156");
    sc_trace(mVcdFile, indvar_flatten14_reg_167, "indvar_flatten14_reg_167");
    sc_trace(mVcdFile, i3_0_reg_178, "i3_0_reg_178");
    sc_trace(mVcdFile, j5_0_reg_189, "j5_0_reg_189");
    sc_trace(mVcdFile, reg_216, "reg_216");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage2_iter0, "ap_block_state5_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage2_iter1, "ap_block_state11_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage2_iter2, "ap_block_state17_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, icmp_ln108_reg_437, "icmp_ln108_reg_437");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage0_iter0, "ap_block_state21_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state22_pp1_stage0_iter1, "ap_block_state22_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state23_pp1_stage0_iter2, "ap_block_state23_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state24_pp1_stage0_iter3, "ap_block_state24_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state25_pp1_stage0_iter4, "ap_block_state25_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state26_pp1_stage0_iter5, "ap_block_state26_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state27_pp1_stage0_iter6, "ap_block_state27_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state28_pp1_stage0_iter7, "ap_block_state28_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state29_pp1_stage0_iter8, "ap_block_state29_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state30_pp1_stage0_iter9, "ap_block_state30_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state31_pp1_stage0_iter10, "ap_block_state31_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state32_pp1_stage0_iter11, "ap_block_state32_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state33_pp1_stage0_iter12, "ap_block_state33_pp1_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state34_pp1_stage0_iter13, "ap_block_state34_pp1_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state35_pp1_stage0_iter14, "ap_block_state35_pp1_stage0_iter14");
    sc_trace(mVcdFile, ap_block_state36_pp1_stage0_iter15, "ap_block_state36_pp1_stage0_iter15");
    sc_trace(mVcdFile, ap_block_state37_pp1_stage0_iter16, "ap_block_state37_pp1_stage0_iter16");
    sc_trace(mVcdFile, ap_block_state38_pp1_stage0_iter17, "ap_block_state38_pp1_stage0_iter17");
    sc_trace(mVcdFile, ap_block_state39_pp1_stage0_iter18, "ap_block_state39_pp1_stage0_iter18");
    sc_trace(mVcdFile, ap_block_state40_pp1_stage0_iter19, "ap_block_state40_pp1_stage0_iter19");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, icmp_ln120_reg_481, "icmp_ln120_reg_481");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter1_reg, "icmp_ln120_reg_481_pp1_iter1_reg");
    sc_trace(mVcdFile, inp_sumRow_q0, "inp_sumRow_q0");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter1, "ap_block_state9_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage0_iter2, "ap_block_state15_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln108_reg_437_pp0_iter1_reg, "icmp_ln108_reg_437_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter2_reg, "icmp_ln120_reg_481_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln105_fu_228_p2, "icmp_ln105_fu_228_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, v45_fu_234_p2, "v45_fu_234_p2");
    sc_trace(mVcdFile, icmp_ln108_fu_245_p2, "icmp_ln108_fu_245_p2");
    sc_trace(mVcdFile, icmp_ln108_reg_437_pp0_iter2_reg, "icmp_ln108_reg_437_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln108_fu_251_p2, "add_ln108_fu_251_p2");
    sc_trace(mVcdFile, add_ln108_reg_441, "add_ln108_reg_441");
    sc_trace(mVcdFile, select_ln111_fu_269_p3, "select_ln111_fu_269_p3");
    sc_trace(mVcdFile, select_ln111_reg_446, "select_ln111_reg_446");
    sc_trace(mVcdFile, select_ln111_1_fu_277_p3, "select_ln111_1_fu_277_p3");
    sc_trace(mVcdFile, select_ln111_1_reg_452, "select_ln111_1_reg_452");
    sc_trace(mVcdFile, select_ln111_1_reg_452_pp0_iter1_reg, "select_ln111_1_reg_452_pp0_iter1_reg");
    sc_trace(mVcdFile, v42_addr_reg_460, "v42_addr_reg_460");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage1_iter1, "ap_block_state10_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage1_iter2, "ap_block_state16_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, v42_addr_reg_460_pp0_iter1_reg, "v42_addr_reg_460_pp0_iter1_reg");
    sc_trace(mVcdFile, j4_fu_327_p2, "j4_fu_327_p2");
    sc_trace(mVcdFile, j4_reg_465, "j4_reg_465");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage5, "ap_CS_fsm_pp0_stage5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage5_iter0, "ap_block_state8_pp0_stage5_iter0");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage5_iter1, "ap_block_state14_pp0_stage5_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage5_11001, "ap_block_pp0_stage5_11001");
    sc_trace(mVcdFile, grp_fu_211_p2, "grp_fu_211_p2");
    sc_trace(mVcdFile, v49_reg_470, "v49_reg_470");
    sc_trace(mVcdFile, inp_sumRow_addr_1_reg_476, "inp_sumRow_addr_1_reg_476");
    sc_trace(mVcdFile, icmp_ln120_fu_336_p2, "icmp_ln120_fu_336_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter3_reg, "icmp_ln120_reg_481_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter4_reg, "icmp_ln120_reg_481_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter5_reg, "icmp_ln120_reg_481_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter6_reg, "icmp_ln120_reg_481_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter7_reg, "icmp_ln120_reg_481_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter8_reg, "icmp_ln120_reg_481_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter9_reg, "icmp_ln120_reg_481_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter10_reg, "icmp_ln120_reg_481_pp1_iter10_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter11_reg, "icmp_ln120_reg_481_pp1_iter11_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter12_reg, "icmp_ln120_reg_481_pp1_iter12_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter13_reg, "icmp_ln120_reg_481_pp1_iter13_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter14_reg, "icmp_ln120_reg_481_pp1_iter14_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter15_reg, "icmp_ln120_reg_481_pp1_iter15_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter16_reg, "icmp_ln120_reg_481_pp1_iter16_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter17_reg, "icmp_ln120_reg_481_pp1_iter17_reg");
    sc_trace(mVcdFile, icmp_ln120_reg_481_pp1_iter18_reg, "icmp_ln120_reg_481_pp1_iter18_reg");
    sc_trace(mVcdFile, add_ln120_fu_342_p2, "add_ln120_fu_342_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, select_ln123_fu_360_p3, "select_ln123_fu_360_p3");
    sc_trace(mVcdFile, select_ln123_reg_490, "select_ln123_reg_490");
    sc_trace(mVcdFile, select_ln123_2_fu_368_p3, "select_ln123_2_fu_368_p3");
    sc_trace(mVcdFile, select_ln123_2_reg_495, "select_ln123_2_reg_495");
    sc_trace(mVcdFile, select_ln123_2_reg_495_pp1_iter1_reg, "select_ln123_2_reg_495_pp1_iter1_reg");
    sc_trace(mVcdFile, j5_fu_376_p2, "j5_fu_376_p2");
    sc_trace(mVcdFile, zext_ln123_4_fu_419_p1, "zext_ln123_4_fu_419_p1");
    sc_trace(mVcdFile, zext_ln123_4_reg_508, "zext_ln123_4_reg_508");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter2_reg, "zext_ln123_4_reg_508_pp1_iter2_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter3_reg, "zext_ln123_4_reg_508_pp1_iter3_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter4_reg, "zext_ln123_4_reg_508_pp1_iter4_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter5_reg, "zext_ln123_4_reg_508_pp1_iter5_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter6_reg, "zext_ln123_4_reg_508_pp1_iter6_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter7_reg, "zext_ln123_4_reg_508_pp1_iter7_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter8_reg, "zext_ln123_4_reg_508_pp1_iter8_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter9_reg, "zext_ln123_4_reg_508_pp1_iter9_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter10_reg, "zext_ln123_4_reg_508_pp1_iter10_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter11_reg, "zext_ln123_4_reg_508_pp1_iter11_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter12_reg, "zext_ln123_4_reg_508_pp1_iter12_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter13_reg, "zext_ln123_4_reg_508_pp1_iter13_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter14_reg, "zext_ln123_4_reg_508_pp1_iter14_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter15_reg, "zext_ln123_4_reg_508_pp1_iter15_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter16_reg, "zext_ln123_4_reg_508_pp1_iter16_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter17_reg, "zext_ln123_4_reg_508_pp1_iter17_reg");
    sc_trace(mVcdFile, zext_ln123_4_reg_508_pp1_iter18_reg, "zext_ln123_4_reg_508_pp1_iter18_reg");
    sc_trace(mVcdFile, grp_fu_206_p2, "grp_fu_206_p2");
    sc_trace(mVcdFile, v57_reg_523, "v57_reg_523");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage5_subdone, "ap_block_pp0_stage5_subdone");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage4_iter0, "ap_block_state7_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage4_iter1, "ap_block_state13_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_state19_pp0_stage4_iter2, "ap_block_state19_pp0_stage4_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state21, "ap_condition_pp1_exit_iter0_state21");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter12, "ap_enable_reg_pp1_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter13, "ap_enable_reg_pp1_iter13");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter14, "ap_enable_reg_pp1_iter14");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter15, "ap_enable_reg_pp1_iter15");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter16, "ap_enable_reg_pp1_iter16");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter17, "ap_enable_reg_pp1_iter17");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter18, "ap_enable_reg_pp1_iter18");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter19, "ap_enable_reg_pp1_iter19");
    sc_trace(mVcdFile, inp_sumRow_address0, "inp_sumRow_address0");
    sc_trace(mVcdFile, inp_sumRow_ce0, "inp_sumRow_ce0");
    sc_trace(mVcdFile, inp_sumRow_we0, "inp_sumRow_we0");
    sc_trace(mVcdFile, inp_sumRow_d0, "inp_sumRow_d0");
    sc_trace(mVcdFile, v45_0_reg_123, "v45_0_reg_123");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_138_p4, "ap_phi_mux_indvar_flatten_phi_fu_138_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i2_0_phi_fu_149_p4, "ap_phi_mux_i2_0_phi_fu_149_p4");
    sc_trace(mVcdFile, ap_phi_mux_j4_0_phi_fu_160_p4, "ap_phi_mux_j4_0_phi_fu_160_p4");
    sc_trace(mVcdFile, ap_phi_mux_i3_0_phi_fu_182_p4, "ap_phi_mux_i3_0_phi_fu_182_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln106_fu_240_p1, "zext_ln106_fu_240_p1");
    sc_trace(mVcdFile, sext_ln111_fu_322_p1, "sext_ln111_fu_322_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln111_fu_332_p1, "zext_ln111_fu_332_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage5, "ap_block_pp0_stage5");
    sc_trace(mVcdFile, zext_ln123_fu_424_p1, "zext_ln123_fu_424_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, grp_fu_200_p2, "grp_fu_200_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, icmp_ln109_fu_263_p2, "icmp_ln109_fu_263_p2");
    sc_trace(mVcdFile, i2_fu_257_p2, "i2_fu_257_p2");
    sc_trace(mVcdFile, tmp_fu_285_p3, "tmp_fu_285_p3");
    sc_trace(mVcdFile, tmp_s_fu_296_p3, "tmp_s_fu_296_p3");
    sc_trace(mVcdFile, zext_ln111_1_fu_292_p1, "zext_ln111_1_fu_292_p1");
    sc_trace(mVcdFile, zext_ln111_2_fu_303_p1, "zext_ln111_2_fu_303_p1");
    sc_trace(mVcdFile, sub_ln111_fu_307_p2, "sub_ln111_fu_307_p2");
    sc_trace(mVcdFile, zext_ln111_3_fu_313_p1, "zext_ln111_3_fu_313_p1");
    sc_trace(mVcdFile, add_ln111_fu_316_p2, "add_ln111_fu_316_p2");
    sc_trace(mVcdFile, icmp_ln121_fu_354_p2, "icmp_ln121_fu_354_p2");
    sc_trace(mVcdFile, i3_fu_348_p2, "i3_fu_348_p2");
    sc_trace(mVcdFile, tmp_27_fu_382_p3, "tmp_27_fu_382_p3");
    sc_trace(mVcdFile, tmp_28_fu_393_p3, "tmp_28_fu_393_p3");
    sc_trace(mVcdFile, zext_ln123_1_fu_389_p1, "zext_ln123_1_fu_389_p1");
    sc_trace(mVcdFile, zext_ln123_2_fu_400_p1, "zext_ln123_2_fu_400_p1");
    sc_trace(mVcdFile, zext_ln123_3_fu_410_p1, "zext_ln123_3_fu_410_p1");
    sc_trace(mVcdFile, sub_ln123_fu_404_p2, "sub_ln123_fu_404_p2");
    sc_trace(mVcdFile, add_ln123_fu_413_p2, "add_ln123_fu_413_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state41, "ap_CS_fsm_state41");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage3_iter0, "ap_block_state6_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage3_iter1, "ap_block_state12_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage3_iter2, "ap_block_state18_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
}

Softmax_layer::~Softmax_layer() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete inp_sumRow_U;
    delete Bert_layer_fadd_3bkb_U16;
    delete Bert_layer_fdiv_3eOg_U17;
    delete Bert_layer_fexp_3fYi_U18;
}

void Softmax_layer::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Softmax_layer::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv32_0;
}

void Softmax_layer::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read())))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state21.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state21.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state21.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter12 = ap_enable_reg_pp1_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter13 = ap_enable_reg_pp1_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter14 = ap_enable_reg_pp1_iter13.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter15 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter15 = ap_enable_reg_pp1_iter14.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter16 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter16 = ap_enable_reg_pp1_iter15.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter17 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter17 = ap_enable_reg_pp1_iter16.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter18 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter18 = ap_enable_reg_pp1_iter17.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter19 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter19 = ap_enable_reg_pp1_iter18.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
            ap_enable_reg_pp1_iter19 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
        i2_0_reg_145 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i2_0_reg_145 = select_ln111_1_reg_452.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        i3_0_reg_178 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        i3_0_reg_178 = select_ln123_2_reg_495.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        indvar_flatten14_reg_167 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_336_p2.read()))) {
        indvar_flatten14_reg_167 = add_ln120_fu_342_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
        indvar_flatten_reg_134 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_134 = add_ln108_reg_441.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
        j4_0_reg_156 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j4_0_reg_156 = j4_reg_465.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        j5_0_reg_189 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_336_p2.read()))) {
        j5_0_reg_189 = j5_fu_376_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln105_fu_228_p2.read()))) {
        v45_0_reg_123 = v45_fu_234_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        v45_0_reg_123 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln108_reg_441 = add_ln108_fu_251_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln108_reg_437 = icmp_ln108_fu_245_p2.read();
        icmp_ln108_reg_437_pp0_iter1_reg = icmp_ln108_reg_437.read();
        icmp_ln108_reg_437_pp0_iter2_reg = icmp_ln108_reg_437_pp0_iter1_reg.read();
        select_ln111_1_reg_452_pp0_iter1_reg = select_ln111_1_reg_452.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln120_reg_481 = icmp_ln120_fu_336_p2.read();
        icmp_ln120_reg_481_pp1_iter1_reg = icmp_ln120_reg_481.read();
        select_ln123_2_reg_495_pp1_iter1_reg = select_ln123_2_reg_495.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln120_reg_481_pp1_iter10_reg = icmp_ln120_reg_481_pp1_iter9_reg.read();
        icmp_ln120_reg_481_pp1_iter11_reg = icmp_ln120_reg_481_pp1_iter10_reg.read();
        icmp_ln120_reg_481_pp1_iter12_reg = icmp_ln120_reg_481_pp1_iter11_reg.read();
        icmp_ln120_reg_481_pp1_iter13_reg = icmp_ln120_reg_481_pp1_iter12_reg.read();
        icmp_ln120_reg_481_pp1_iter14_reg = icmp_ln120_reg_481_pp1_iter13_reg.read();
        icmp_ln120_reg_481_pp1_iter15_reg = icmp_ln120_reg_481_pp1_iter14_reg.read();
        icmp_ln120_reg_481_pp1_iter16_reg = icmp_ln120_reg_481_pp1_iter15_reg.read();
        icmp_ln120_reg_481_pp1_iter17_reg = icmp_ln120_reg_481_pp1_iter16_reg.read();
        icmp_ln120_reg_481_pp1_iter18_reg = icmp_ln120_reg_481_pp1_iter17_reg.read();
        icmp_ln120_reg_481_pp1_iter2_reg = icmp_ln120_reg_481_pp1_iter1_reg.read();
        icmp_ln120_reg_481_pp1_iter3_reg = icmp_ln120_reg_481_pp1_iter2_reg.read();
        icmp_ln120_reg_481_pp1_iter4_reg = icmp_ln120_reg_481_pp1_iter3_reg.read();
        icmp_ln120_reg_481_pp1_iter5_reg = icmp_ln120_reg_481_pp1_iter4_reg.read();
        icmp_ln120_reg_481_pp1_iter6_reg = icmp_ln120_reg_481_pp1_iter5_reg.read();
        icmp_ln120_reg_481_pp1_iter7_reg = icmp_ln120_reg_481_pp1_iter6_reg.read();
        icmp_ln120_reg_481_pp1_iter8_reg = icmp_ln120_reg_481_pp1_iter7_reg.read();
        icmp_ln120_reg_481_pp1_iter9_reg = icmp_ln120_reg_481_pp1_iter8_reg.read();
        zext_ln123_4_reg_508_pp1_iter10_reg = zext_ln123_4_reg_508_pp1_iter9_reg.read();
        zext_ln123_4_reg_508_pp1_iter11_reg = zext_ln123_4_reg_508_pp1_iter10_reg.read();
        zext_ln123_4_reg_508_pp1_iter12_reg = zext_ln123_4_reg_508_pp1_iter11_reg.read();
        zext_ln123_4_reg_508_pp1_iter13_reg = zext_ln123_4_reg_508_pp1_iter12_reg.read();
        zext_ln123_4_reg_508_pp1_iter14_reg = zext_ln123_4_reg_508_pp1_iter13_reg.read();
        zext_ln123_4_reg_508_pp1_iter15_reg = zext_ln123_4_reg_508_pp1_iter14_reg.read();
        zext_ln123_4_reg_508_pp1_iter16_reg = zext_ln123_4_reg_508_pp1_iter15_reg.read();
        zext_ln123_4_reg_508_pp1_iter17_reg = zext_ln123_4_reg_508_pp1_iter16_reg.read();
        zext_ln123_4_reg_508_pp1_iter18_reg = zext_ln123_4_reg_508_pp1_iter17_reg.read();
        zext_ln123_4_reg_508_pp1_iter2_reg = zext_ln123_4_reg_508.read();
        zext_ln123_4_reg_508_pp1_iter3_reg = zext_ln123_4_reg_508_pp1_iter2_reg.read();
        zext_ln123_4_reg_508_pp1_iter4_reg = zext_ln123_4_reg_508_pp1_iter3_reg.read();
        zext_ln123_4_reg_508_pp1_iter5_reg = zext_ln123_4_reg_508_pp1_iter4_reg.read();
        zext_ln123_4_reg_508_pp1_iter6_reg = zext_ln123_4_reg_508_pp1_iter5_reg.read();
        zext_ln123_4_reg_508_pp1_iter7_reg = zext_ln123_4_reg_508_pp1_iter6_reg.read();
        zext_ln123_4_reg_508_pp1_iter8_reg = zext_ln123_4_reg_508_pp1_iter7_reg.read();
        zext_ln123_4_reg_508_pp1_iter9_reg = zext_ln123_4_reg_508_pp1_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln108_reg_437_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0))) {
        inp_sumRow_addr_1_reg_476 =  (sc_lv<4>) (zext_ln111_fu_332_p1.read());
        v49_reg_470 = grp_fu_211_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0))) {
        j4_reg_465 = j4_fu_327_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481_pp1_iter1_reg.read())))) {
        reg_216 = v42_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln108_fu_245_p2.read()))) {
        select_ln111_1_reg_452 = select_ln111_1_fu_277_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln108_fu_245_p2.read()))) {
        select_ln111_reg_446 = select_ln111_fu_269_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_336_p2.read()))) {
        select_ln123_2_reg_495 = select_ln123_2_fu_368_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_fu_336_p2.read()))) {
        select_ln123_reg_490 = select_ln123_fu_360_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        v42_addr_reg_460 =  (sc_lv<8>) (sext_ln111_fu_322_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        v42_addr_reg_460_pp0_iter1_reg = v42_addr_reg_460.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481_pp1_iter17_reg.read()))) {
        v57_reg_523 = grp_fu_206_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481.read()))) {
        zext_ln123_4_reg_508 = zext_ln123_4_fu_419_p1.read();
    }
}

void Softmax_layer::thread_add_ln108_fu_251_p2() {
    add_ln108_fu_251_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_138_p4.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_138_p4.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Softmax_layer::thread_add_ln111_fu_316_p2() {
    add_ln111_fu_316_p2 = (!sub_ln111_fu_307_p2.read().is_01() || !zext_ln111_3_fu_313_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(sub_ln111_fu_307_p2.read()) + sc_biguint<9>(zext_ln111_3_fu_313_p1.read()));
}

void Softmax_layer::thread_add_ln120_fu_342_p2() {
    add_ln120_fu_342_p2 = (!indvar_flatten14_reg_167.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(indvar_flatten14_reg_167.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Softmax_layer::thread_add_ln123_fu_413_p2() {
    add_ln123_fu_413_p2 = (!zext_ln123_3_fu_410_p1.read().is_01() || !sub_ln123_fu_404_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln123_3_fu_410_p1.read()) + sc_biguint<9>(sub_ln123_fu_404_p2.read()));
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[4];
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[5];
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[6];
}

void Softmax_layer::thread_ap_CS_fsm_pp0_stage5() {
    ap_CS_fsm_pp0_stage5 = ap_CS_fsm.read()[7];
}

void Softmax_layer::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[9];
}

void Softmax_layer::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Softmax_layer::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Softmax_layer::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[8];
}

void Softmax_layer::thread_ap_CS_fsm_state41() {
    ap_CS_fsm_state41 = ap_CS_fsm.read()[10];
}

void Softmax_layer::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage5() {
    ap_block_pp0_stage5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage5_11001() {
    ap_block_pp0_stage5_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp0_stage5_subdone() {
    ap_block_pp0_stage5_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state10_pp0_stage1_iter1() {
    ap_block_state10_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state11_pp0_stage2_iter1() {
    ap_block_state11_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state12_pp0_stage3_iter1() {
    ap_block_state12_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state13_pp0_stage4_iter1() {
    ap_block_state13_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state14_pp0_stage5_iter1() {
    ap_block_state14_pp0_stage5_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state15_pp0_stage0_iter2() {
    ap_block_state15_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state16_pp0_stage1_iter2() {
    ap_block_state16_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state17_pp0_stage2_iter2() {
    ap_block_state17_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state18_pp0_stage3_iter2() {
    ap_block_state18_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state19_pp0_stage4_iter2() {
    ap_block_state19_pp0_stage4_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state21_pp1_stage0_iter0() {
    ap_block_state21_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state22_pp1_stage0_iter1() {
    ap_block_state22_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state23_pp1_stage0_iter2() {
    ap_block_state23_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state24_pp1_stage0_iter3() {
    ap_block_state24_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state25_pp1_stage0_iter4() {
    ap_block_state25_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state26_pp1_stage0_iter5() {
    ap_block_state26_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state27_pp1_stage0_iter6() {
    ap_block_state27_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state28_pp1_stage0_iter7() {
    ap_block_state28_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state29_pp1_stage0_iter8() {
    ap_block_state29_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state30_pp1_stage0_iter9() {
    ap_block_state30_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state31_pp1_stage0_iter10() {
    ap_block_state31_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state32_pp1_stage0_iter11() {
    ap_block_state32_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state33_pp1_stage0_iter12() {
    ap_block_state33_pp1_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state34_pp1_stage0_iter13() {
    ap_block_state34_pp1_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state35_pp1_stage0_iter14() {
    ap_block_state35_pp1_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state36_pp1_stage0_iter15() {
    ap_block_state36_pp1_stage0_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state37_pp1_stage0_iter16() {
    ap_block_state37_pp1_stage0_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state38_pp1_stage0_iter17() {
    ap_block_state38_pp1_stage0_iter17 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state39_pp1_stage0_iter18() {
    ap_block_state39_pp1_stage0_iter18 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state40_pp1_stage0_iter19() {
    ap_block_state40_pp1_stage0_iter19 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state5_pp0_stage2_iter0() {
    ap_block_state5_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state6_pp0_stage3_iter0() {
    ap_block_state6_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state7_pp0_stage4_iter0() {
    ap_block_state7_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state8_pp0_stage5_iter0() {
    ap_block_state8_pp0_stage5_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_block_state9_pp0_stage0_iter1() {
    ap_block_state9_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Softmax_layer::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln108_fu_245_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_condition_pp1_exit_iter0_state21() {
    if (esl_seteq<1,1,1>(icmp_ln120_fu_336_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state21 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state21 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state41.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Softmax_layer::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void Softmax_layer::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter15.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter16.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter17.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter18.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter19.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_ap_phi_mux_i2_0_phi_fu_149_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i2_0_phi_fu_149_p4 = select_ln111_1_reg_452.read();
    } else {
        ap_phi_mux_i2_0_phi_fu_149_p4 = i2_0_reg_145.read();
    }
}

void Softmax_layer::thread_ap_phi_mux_i3_0_phi_fu_182_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i3_0_phi_fu_182_p4 = select_ln123_2_reg_495.read();
    } else {
        ap_phi_mux_i3_0_phi_fu_182_p4 = i3_0_reg_178.read();
    }
}

void Softmax_layer::thread_ap_phi_mux_indvar_flatten_phi_fu_138_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_138_p4 = add_ln108_reg_441.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_138_p4 = indvar_flatten_reg_134.read();
    }
}

void Softmax_layer::thread_ap_phi_mux_j4_0_phi_fu_160_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln108_reg_437.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j4_0_phi_fu_160_p4 = j4_reg_465.read();
    } else {
        ap_phi_mux_j4_0_phi_fu_160_p4 = j4_0_reg_156.read();
    }
}

void Softmax_layer::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state41.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Softmax_layer::thread_i2_fu_257_p2() {
    i2_fu_257_p2 = (!ap_phi_mux_i2_0_phi_fu_149_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i2_0_phi_fu_149_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Softmax_layer::thread_i3_fu_348_p2() {
    i3_fu_348_p2 = (!ap_phi_mux_i3_0_phi_fu_182_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i3_0_phi_fu_182_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Softmax_layer::thread_icmp_ln105_fu_228_p2() {
    icmp_ln105_fu_228_p2 = (!v45_0_reg_123.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(v45_0_reg_123.read() == ap_const_lv4_C);
}

void Softmax_layer::thread_icmp_ln108_fu_245_p2() {
    icmp_ln108_fu_245_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_138_p4.read().is_01() || !ap_const_lv8_90.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_138_p4.read() == ap_const_lv8_90);
}

void Softmax_layer::thread_icmp_ln109_fu_263_p2() {
    icmp_ln109_fu_263_p2 = (!ap_phi_mux_j4_0_phi_fu_160_p4.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_j4_0_phi_fu_160_p4.read() == ap_const_lv4_C);
}

void Softmax_layer::thread_icmp_ln120_fu_336_p2() {
    icmp_ln120_fu_336_p2 = (!indvar_flatten14_reg_167.read().is_01() || !ap_const_lv8_90.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten14_reg_167.read() == ap_const_lv8_90);
}

void Softmax_layer::thread_icmp_ln121_fu_354_p2() {
    icmp_ln121_fu_354_p2 = (!j5_0_reg_189.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(j5_0_reg_189.read() == ap_const_lv4_C);
}

void Softmax_layer::thread_inp_sumRow_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        inp_sumRow_address0 =  (sc_lv<4>) (zext_ln123_fu_424_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        inp_sumRow_address0 = inp_sumRow_addr_1_reg_476.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
        inp_sumRow_address0 =  (sc_lv<4>) (zext_ln111_fu_332_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        inp_sumRow_address0 =  (sc_lv<4>) (zext_ln106_fu_240_p1.read());
    } else {
        inp_sumRow_address0 = "XXXX";
    }
}

void Softmax_layer::thread_inp_sumRow_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)))) {
        inp_sumRow_ce0 = ap_const_logic_1;
    } else {
        inp_sumRow_ce0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_inp_sumRow_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        inp_sumRow_d0 = grp_fu_200_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        inp_sumRow_d0 = ap_const_lv32_0;
    } else {
        inp_sumRow_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Softmax_layer::thread_inp_sumRow_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln105_fu_228_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln108_reg_437_pp0_iter2_reg.read())))) {
        inp_sumRow_we0 = ap_const_logic_1;
    } else {
        inp_sumRow_we0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_j4_fu_327_p2() {
    j4_fu_327_p2 = (!select_ln111_reg_446.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln111_reg_446.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Softmax_layer::thread_j5_fu_376_p2() {
    j5_fu_376_p2 = (!select_ln123_fu_360_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln123_fu_360_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Softmax_layer::thread_select_ln111_1_fu_277_p3() {
    select_ln111_1_fu_277_p3 = (!icmp_ln109_fu_263_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln109_fu_263_p2.read()[0].to_bool())? i2_fu_257_p2.read(): ap_phi_mux_i2_0_phi_fu_149_p4.read());
}

void Softmax_layer::thread_select_ln111_fu_269_p3() {
    select_ln111_fu_269_p3 = (!icmp_ln109_fu_263_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln109_fu_263_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_j4_0_phi_fu_160_p4.read());
}

void Softmax_layer::thread_select_ln123_2_fu_368_p3() {
    select_ln123_2_fu_368_p3 = (!icmp_ln121_fu_354_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln121_fu_354_p2.read()[0].to_bool())? i3_fu_348_p2.read(): ap_phi_mux_i3_0_phi_fu_182_p4.read());
}

void Softmax_layer::thread_select_ln123_fu_360_p3() {
    select_ln123_fu_360_p3 = (!icmp_ln121_fu_354_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln121_fu_354_p2.read()[0].to_bool())? ap_const_lv4_0: j5_0_reg_189.read());
}

void Softmax_layer::thread_sext_ln111_fu_322_p1() {
    sext_ln111_fu_322_p1 = esl_sext<64,9>(add_ln111_fu_316_p2.read());
}

void Softmax_layer::thread_sub_ln111_fu_307_p2() {
    sub_ln111_fu_307_p2 = (!zext_ln111_1_fu_292_p1.read().is_01() || !zext_ln111_2_fu_303_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln111_1_fu_292_p1.read()) - sc_biguint<9>(zext_ln111_2_fu_303_p1.read()));
}

void Softmax_layer::thread_sub_ln123_fu_404_p2() {
    sub_ln123_fu_404_p2 = (!zext_ln123_1_fu_389_p1.read().is_01() || !zext_ln123_2_fu_400_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln123_1_fu_389_p1.read()) - sc_biguint<9>(zext_ln123_2_fu_400_p1.read()));
}

void Softmax_layer::thread_tmp_27_fu_382_p3() {
    tmp_27_fu_382_p3 = esl_concat<4,4>(select_ln123_2_reg_495.read(), ap_const_lv4_0);
}

void Softmax_layer::thread_tmp_28_fu_393_p3() {
    tmp_28_fu_393_p3 = esl_concat<4,2>(select_ln123_2_reg_495.read(), ap_const_lv2_0);
}

void Softmax_layer::thread_tmp_fu_285_p3() {
    tmp_fu_285_p3 = esl_concat<4,4>(select_ln111_1_reg_452.read(), ap_const_lv4_0);
}

void Softmax_layer::thread_tmp_s_fu_296_p3() {
    tmp_s_fu_296_p3 = esl_concat<4,2>(select_ln111_1_reg_452.read(), ap_const_lv2_0);
}

void Softmax_layer::thread_v42_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        v42_address0 =  (sc_lv<8>) (zext_ln123_4_fu_419_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        v42_address0 = v42_addr_reg_460_pp0_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        v42_address0 =  (sc_lv<8>) (sext_ln111_fu_322_p1.read());
    } else {
        v42_address0 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void Softmax_layer::thread_v42_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        v42_ce0 = ap_const_logic_1;
    } else {
        v42_ce0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_v42_d0() {
    v42_d0 = v49_reg_470.read();
}

void Softmax_layer::thread_v42_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln108_reg_437_pp0_iter1_reg.read()))) {
        v42_we0 = ap_const_logic_1;
    } else {
        v42_we0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_v43_address0() {
    v43_address0 =  (sc_lv<8>) (zext_ln123_4_reg_508_pp1_iter18_reg.read());
}

void Softmax_layer::thread_v43_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter19.read()))) {
        v43_ce0 = ap_const_logic_1;
    } else {
        v43_ce0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_v43_d0() {
    v43_d0 = v57_reg_523.read();
}

void Softmax_layer::thread_v43_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter19.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln120_reg_481_pp1_iter18_reg.read()))) {
        v43_we0 = ap_const_logic_1;
    } else {
        v43_we0 = ap_const_logic_0;
    }
}

void Softmax_layer::thread_v45_fu_234_p2() {
    v45_fu_234_p2 = (!v45_0_reg_123.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(v45_0_reg_123.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Softmax_layer::thread_zext_ln106_fu_240_p1() {
    zext_ln106_fu_240_p1 = esl_zext<64,4>(v45_0_reg_123.read());
}

void Softmax_layer::thread_zext_ln111_1_fu_292_p1() {
    zext_ln111_1_fu_292_p1 = esl_zext<9,8>(tmp_fu_285_p3.read());
}

void Softmax_layer::thread_zext_ln111_2_fu_303_p1() {
    zext_ln111_2_fu_303_p1 = esl_zext<9,6>(tmp_s_fu_296_p3.read());
}

void Softmax_layer::thread_zext_ln111_3_fu_313_p1() {
    zext_ln111_3_fu_313_p1 = esl_zext<9,4>(select_ln111_reg_446.read());
}

void Softmax_layer::thread_zext_ln111_fu_332_p1() {
    zext_ln111_fu_332_p1 = esl_zext<64,4>(select_ln111_1_reg_452_pp0_iter1_reg.read());
}

void Softmax_layer::thread_zext_ln123_1_fu_389_p1() {
    zext_ln123_1_fu_389_p1 = esl_zext<9,8>(tmp_27_fu_382_p3.read());
}

void Softmax_layer::thread_zext_ln123_2_fu_400_p1() {
    zext_ln123_2_fu_400_p1 = esl_zext<9,6>(tmp_28_fu_393_p3.read());
}

void Softmax_layer::thread_zext_ln123_3_fu_410_p1() {
    zext_ln123_3_fu_410_p1 = esl_zext<9,4>(select_ln123_reg_490.read());
}

void Softmax_layer::thread_zext_ln123_4_fu_419_p1() {
    zext_ln123_4_fu_419_p1 = esl_zext<64,9>(add_ln123_fu_413_p2.read());
}

void Softmax_layer::thread_zext_ln123_fu_424_p1() {
    zext_ln123_fu_424_p1 = esl_zext<64,4>(select_ln123_2_reg_495_pp1_iter1_reg.read());
}

void Softmax_layer::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln105_fu_228_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln108_fu_245_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln108_fu_245_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 128 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 512 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter19.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter18.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln120_fu_336_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter19.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter18.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln120_fu_336_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state41;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<11>) ("XXXXXXXXXXX");
            break;
    }
}

}

