lib:
  io_ctl_exc:
    !DictTemplate
    mapping:
      0: {text: "!exc", text_color: grey}
      1: {text: "exc", text_color: red}
    label: " "
  io_ctl_haz:
    !DictTemplate
    mapping:
      0: {text: "!haz", text_color: grey}
      1: {text: "haz", text_color: red}
    label: " "
  io_valid:
    !DictTemplate
    mapping:
      0: {text: "!valid", text_color: red}
      1: {text: "valid", text_color: green}
    label: " "
  io_valid_small:
    !DictTemplate
    mapping:
      0: {text: "✕", text_color: red}
      1: {text: "✓", text_color: green}
    label: " "
  io_mem_fcn:
    !DictTemplate
    mapping:
      0: {text: "ld", text_color: green}
      1: {text: "st", text_color: yellow}
    label: " "
  io_mem_typ:
    !DictTemplate
    mapping:
      0: {text: "none", text_color: grey}
      1: {text: "byte", text_color: green}
      2: {text: "hword", text_color: green}
      3: {text: "word", text_color: green}
      4: {text: "??", text_color: green}
      5: {text: "byte", text_color: green}
      6: {text: "hword", text_color: green}
      7: {text: "word", text_color: green}
    label: " "
  alu_op:
    !DictTemplate
    mapping:
      0: {text: add, text_color: green}
      1: {text: sll, text_color: green}
      5: {text: srl, text_color: green}
      4: {text: xor, text_color: green}
      6: {text: or, text_color: green}
      7: {text: and, text_color: green}
      8: {text: copy1, text_color: green}
      10: {text: sub, text_color: green}
      11: {text: sra, text_color: green}
      12: {text: slt, text_color: green}
      14: {text: sltu, text_color: green}
      default: {text: "???", text_color: red}
  wb_sel:
    !DictTemplate
    mapping:
      0: {text: alu, text_color: green}
      1: {text: mem, text_color: green}
      2: {text: pc+4, text_color: green}
      3: {text: csr, text_color: green}

  pc_sel:
    !DictTemplate
    mapping: 
      0: {text: "+4", text_color: green}
      1: {text: BR, text_color: yellow}
      2: {text: J, text_color: yellow}
      3: {text: JR, text_color: yellow}
      4: {text: EXC, text_color: cyan}
  rv32_inst:
    !Template
    text: !SubprocessString {subprocess: "/opt/riscv/bin/riscv-dis", cmd_to_text: "DASM(0x%x)", length: 24}

  imem_bank:
    !Template
    path: .__up__.__up__.memory.data_bank0
    offset: !NumericalInt {path: .__up__.__up__.core.dpath.io_imem_debug_if_pc, value_eval: "x/8"}
    dir: row
    cols: 1
    rows: 8
    cell: !TextBox {template: rv32_inst}
  datapath_imem:
    !MultiLineGrid
    label: Memory (Instruction View)
    dir: row
    cells:
    - !MemoryArray
      template: imem_bank
      path: .__up__.__up__.memory.data_bank0
      border_style: none
      label: "Bank 0"
      modifiers: !CondArrayIndexModifier {index_path: .__up__.__up__.core.dpath.io_imem_debug_if_pc, index_eval: "x/8", cond_path: .__up__.__up__.core.dpath.io_imem_debug_if_pc, cond_eval: "x%8<4", template: modifier_mem_read}
    - !MemoryArray
      template: imem_bank
      path: .__up__.__up__.memory.data_bank1
      border_style: none
      label: "Bank 1"
      modifiers: !CondArrayIndexModifier {index_path: .__up__.__up__.core.dpath.io_imem_debug_if_pc, index_eval: "x/8", cond_path: .__up__.__up__.core.dpath.io_imem_debug_if_pc, cond_eval: "x%8>=4", template: modifier_mem_read}
  datapath_regfile:
    !MemoryArray
    path: .regfile
    dir: row
    cols: 4
    rows: 8
    modifiers:
    - !ArrayIndexModifier {index_path: .__up__.exe_rs1_addr, template: modifier_mem_read}
    - !ArrayIndexModifier {index_path: .__up__.exe_rs2_addr, template: modifier_mem_read}
    - !CondArrayIndexModifier {index_path: .__up__.wb_reg_wbaddr, cond_path: .__up__.wb_reg_ctrl_rf_wen, template: modifier_mem_write}
    cell: !TextBox {template: text_hexadecimal}
  dmem_bank:
    !Template
    path: .__up__.__up__.memory.data_bank0
    offset: !NumericalInt {path: .__up__.io_core_ports_1_req_bits_addr, value_eval: "x/8"}
    dir: row
    cols: 1
    rows: 8
    cell: !TextBox {template: text_hexadecimal}
  datapath_dmem:
    !MultiLineGrid
    label: Memory (Data View)
    dir: row
    cells:
    - !MemoryArray
      template: dmem_bank
      path: .__up__.__up__.memory.data_bank0
      border_style: none
      label: "Bank 0"
      modifiers: !CondArrayIndexModifier {index_path: .__up__.io_core_ports_1_req_bits_addr, index_eval: "x/8", cond_path: .__up__.io_core_ports_1_req_bits_addr, cond_eval: "x%8<4", template: modifier_mem_read}
    - !MemoryArray
      template: dmem_bank
      path: .__up__.__up__.memory.data_bank1
      border_style: none
      label: "Bank 1"
      modifiers: !CondArrayIndexModifier {index_path: .__up__.io_core_ports_1_req_bits_addr, index_eval: "x/8", cond_path: .__up__.io_core_ports_1_req_bits_addr, cond_eval: "x%8>=4", template: modifier_mem_read}

  datapath_pc:
    !MultiLineGrid
    label: PC
    dir: col
    cells:
    - !TextBox {path: .io_imem_debug_if_pc, label: if_pc, template: text_hexadecimal}
    - !TextBox {path: .io_ctl_pc_sel, label: pc_sel, template: pc_sel}
  datapath_imem_interface_resp:
    !MultiLineGrid
    label: IMem Resp
    dir: col
    cells:
    - !TextBox {path: .io_core_ports_0_resp_valid, label: resp data, template: io_valid}
    - !TextBox {path: .io_core_ports_0_resp_bits_data, label: resp data, template: text_hexadecimal}
  datapath_regfile_read:
    !MultiLineGrid
    label: Regfile
    dir: col
    cells:
    - - !TextBox {path: .exe_rs1_addr, template: text_decimal}
      - !TextBox {path: .rf_rs1_data, template: text_hexadecimal}
    - - !TextBox {path: .exe_rs2_addr, template: text_decimal}
      - !TextBox {path: .rf_rs2_data, template: text_hexadecimal}
  datapath_alu:
    !MultiLineGrid
    label: ALU
    dir: col
    cells:
    - !TextBox {path: .io_fn, template: alu_op}
    - - - !TextBox {path: .io_in1, template: text_decimal}
        - !TextBox {path: .io_in2, template: text_decimal}
        - !TextBox {path: .io_out, template: text_decimal}
      - - !TextBox {path: .io_in1, template: text_hexadecimal}
        - !TextBox {path: .io_in2, template: text_hexadecimal}
        - !TextBox {path: .io_out, template: text_hexadecimal}
  datapath_dmem_interface_req:
    !MultiLineGrid
    label: DMem Req
    dir: col
    cells:
    - !TextBox {path:  .io_core_ports_1_req_valid, template: io_valid}
    - - !TextBox {path:  .io_core_ports_1_req_bits_fcn, template: io_mem_fcn}
      - !TextBox {path:  .io_core_ports_1_req_bits_typ, template: io_mem_typ}
    - !TextBox {path: .io_core_ports_1_req_bits_addr, label: addr, template: text_hexadecimal}
    - !TextBox {path: .io_core_ports_1_req_bits_data, label: req data, template: text_hexadecimal}
  datapath_dmem_interface_resp:
    !MultiLineGrid
    label: DMem Resp
    dir: col
    cells:
    - !TextBox {path: .io_core_ports_1_resp_bits_data, label: resp valid, template: text_hexadecimal}
  datapath_regfile_write:
    !MultiLineGrid
    label: Regfile
    dir: col
    cells:
    - - !TextBox {path: .wb_reg_ctrl_rf_wen, label: rf_wen, template: text_bool}
      - !TextBox {path: .wb_reg_ctrl_wb_sel, label: wb_sel, template: wb_sel}
    - - !TextBox {path: .wb_reg_wbaddr, label: wbaddr, template: text_decimal}
      - !TextBox {path: .wb_wbdata, label: wbdata, template: text_hexadecimal}

  datapath_fetch:
    !MultiLineGrid
    label: Instruction Fetch Stage
    dir: col
    cells:
    - - !TextBox {path: .wb_hazard_stall, template: io_ctl_haz}
      - !TextBox {path: .io_ctl_exception, template: io_ctl_exc}
    - !Ref {ref: datapath_pc}

  datapath_execute:
    !MultiLineGrid
    label: Execute Stage
    dir: col
    cells:
    - - !TextBox {path: .io_imem_resp_valid, template: io_valid}
      - !TextBox {path: .io_imem_resp_bits_pc, label: exe_pc, template: text_hexadecimal}
      - !TextBox {path: .io_imem_resp_bits_inst, label: exe_inst, template: rv32_inst}
    - - !Ref {ref: datapath_imem_interface_resp, path: .__up__.__up__.memory}
      - !Ref {ref: datapath_regfile_read}
      - !Ref {ref: datapath_alu, path: .alu}
      - !Ref {ref: datapath_dmem_interface_req, path: .__up__.__up__.memory}

  datapath_writeback:
    !MultiLineGrid
    label: Write-Back Stage
    dir: col
    cells: 
    - !TextBox {path: .wb_reg_valid, template: io_valid}
    - - !TextBox {path: .debug_wb_pc, template: text_hexadecimal}
      - !TextBox {path: .debug_wb_inst, template: rv32_inst}
    - - !Ref {ref: datapath_dmem_interface_resp, path: .__up__.__up__.memory}
      - !Ref {ref: datapath_regfile_write}

  rv32_3stage_top:
    !MultiLineGrid
    frame_style: none
    dir: col
    cells:
    - - !Ref {ref: datapath_imem}
      - !Ref {ref: datapath_regfile}
      - !Ref {ref: datapath_dmem}
    - - !Ref {ref: datapath_fetch}
      - !Ref {ref: datapath_execute}
      - !Ref {ref: datapath_writeback}

  temporal_ctl:
    !MultiLineGrid
    dir: row
    label: Ctl
    cells: 
    - !TextBox {path: .wb_hazard_stall, template: io_ctl_haz}
    - !TextBox {path: .io_ctl_exception, template: io_ctl_exc}

  temporal_ifetch:
    !MultiLineGrid
    dir: row
    label: Fetch
    cells: 
    - !TextBox {path: .io_imem_debug_if_pc, label: pc, template: text_hexadecimal}
    - !TextBox {path: .io_ctl_pc_sel, label: sel, template: pc_sel}

  temporal_exec:
    !MultiLineGrid
    dir: row
    label: Execute
    cells: 
    - !TextBox {path: .io_imem_resp_valid, template: io_valid_small}
    - !TextBox {path: .io_imem_resp_bits_pc, label: pc, template: text_hexadecimal}
    - !TextBox {path: .io_imem_resp_bits_inst, label: inst, template: rv32_inst}
    - !TextBox {path: .alu.io_fn, label: alu, template: alu_op}
    - !TextBox {path: .alu.io_in1, label: alu_op1, template: text_hexadecimal}
    - !TextBox {path: .alu.io_in2, label: alu_op2, template: text_hexadecimal}

  temporal_writeback:
    !MultiLineGrid
    dir: row
    label: WriteBack
    cells: 
    - !TextBox {path: .wb_reg_valid, template: io_valid_small}
    - !TextBox {path: .debug_wb_pc, label: pc, template: text_hexadecimal}
    - !TextBox {path: .wb_reg_ctrl_rf_wen, label: wen, template: io_valid_small}
    - !TextBox {path: .wb_reg_ctrl_wb_sel, label: src, template: wb_sel}
    - !TextBox {path: .wb_reg_wbaddr, label: addr, template: text_decimal}
    - !TextBox {path: .wb_wbdata, label: data, template: text_hexadecimal}

  rv32_3stage_temporal:
    !MultiLineGrid
    dir: row
    label: Ctl
    cells: 
    - !Ref {ref: temporal_ctl}
    - !Ref {ref: temporal_ifetch}
    - !Ref {ref: temporal_exec}
    - !Ref {ref: temporal_writeback}

display:
  rv3s_main:
    !Ref {ref: rv32_3stage_top, path: Top.tile.core.dpath}

temporal:
  rv3s_temporal:
    !Ref {ref: rv32_3stage_temporal, path: Top.tile.core.dpath}

