
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.0.0.24.1

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Wed Dec  7 17:24:44 2022
// Netlist written on Wed Dec  7 17:24:49 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( VSYNC, HSYNC, pll_outcore_o, continCLK, latch, pll_in_clock, data, 
             rgb, delete_me );
  input  pll_in_clock, data;
  output VSYNC, HSYNC, pll_outcore_o, continCLK, latch;
  output [5:0] rgb;
  output [2:0] delete_me;
  wire   \board_inst.snakePos_inst.n187422 , VCC_net, 
         \board_inst.snakePos_inst.n987[5] , 
         \board_inst.snakePos_inst.n166933 , \dir_arr[0][1] , 
         \board_inst.snakePos_inst.n37[3] , \board_inst.snakePos_inst.n37[4] , 
         \board_inst.snakePos_inst.n166935 , 
         \board_inst.snakePos_inst.n101[23] , 
         \board_inst.snakePos_inst.n187722 , 
         \board_inst.snakePos_inst.n167045 , 
         \board_inst.snakePos_inst.snakeCLK , CLK, 
         \board_inst.snakePos_inst.n101[22] , 
         \board_inst.snakePos_inst.n101[21] , 
         \board_inst.snakePos_inst.n187719 , \board_inst.snakePos_inst.n2 , 
         \board_inst.snakePos_inst.n167043 , \board_inst.snakePos_inst.n3 , 
         \board_inst.snakePos_inst.n101[20] , 
         \board_inst.snakePos_inst.n101[19] , 
         \board_inst.snakePos_inst.n187716 , \board_inst.snakePos_inst.n4 , 
         \board_inst.snakePos_inst.n167041 , \board_inst.snakePos_inst.n5 , 
         \board_inst.snakePos_inst.n101[18] , 
         \board_inst.snakePos_inst.n101[17] , 
         \board_inst.snakePos_inst.n187713 , \board_inst.snakePos_inst.n6 , 
         \board_inst.snakePos_inst.n167039 , \board_inst.snakePos_inst.n7 , 
         \board_inst.snakePos_inst.n101[16] , 
         \board_inst.snakePos_inst.n101[15] , 
         \board_inst.snakePos_inst.n187710 , \board_inst.snakePos_inst.n8 , 
         \board_inst.snakePos_inst.n167037 , 
         \board_inst.snakePos_inst.n9_adj_20930 , 
         \board_inst.snakePos_inst.n187428 , \board_inst.snakePos_inst.n37[5] , 
         \board_inst.snakePos_inst.n101[14] , 
         \board_inst.snakePos_inst.n101[13] , 
         \board_inst.snakePos_inst.n187707 , 
         \board_inst.snakePos_inst.n10_adj_20932 , 
         \board_inst.snakePos_inst.n167035 , 
         \board_inst.snakePos_inst.n11_adj_20931 , 
         \board_inst.snakePos_inst.n101[12] , 
         \board_inst.snakePos_inst.n101[11] , 
         \board_inst.snakePos_inst.n187704 , 
         \board_inst.snakePos_inst.n12_adj_20934 , 
         \board_inst.snakePos_inst.n167033 , 
         \board_inst.snakePos_inst.n13_adj_20933 , 
         \board_inst.snakePos_inst.n101[10] , 
         \board_inst.snakePos_inst.n101[9] , 
         \board_inst.snakePos_inst.n187701 , \board_inst.snakePos_inst.n14 , 
         \board_inst.snakePos_inst.n167031 , \board_inst.snakePos_inst.n15 , 
         \board_inst.snakePos_inst.n101[8] , 
         \board_inst.snakePos_inst.n101[7] , 
         \board_inst.snakePos_inst.n187698 , \board_inst.snakePos_inst.n16 , 
         \board_inst.snakePos_inst.n167029 , \board_inst.snakePos_inst.n17 , 
         \board_inst.snakePos_inst.n101[6] , 
         \board_inst.snakePos_inst.n101[5] , 
         \board_inst.snakePos_inst.n187695 , \board_inst.snakePos_inst.n18 , 
         \board_inst.snakePos_inst.n167027 , \board_inst.snakePos_inst.n19 , 
         \board_inst.snakePos_inst.n101[4] , 
         \board_inst.snakePos_inst.n101[3] , 
         \board_inst.snakePos_inst.n187692 , \board_inst.snakePos_inst.n20 , 
         \board_inst.snakePos_inst.n167025 , \board_inst.snakePos_inst.n21 , 
         \board_inst.snakePos_inst.n101[2] , 
         \board_inst.snakePos_inst.n101[1] , 
         \board_inst.snakePos_inst.n187689 , \board_inst.snakePos_inst.n22 , 
         \board_inst.snakePos_inst.n167023 , \board_inst.snakePos_inst.n23 , 
         \board_inst.snakePos_inst.n101[0] , 
         \board_inst.snakePos_inst.n187491 , \board_inst.snakePos_inst.n24 , 
         \board_inst.snakePos_inst.n187425 , 
         \board_inst.snakePos_inst.n167478 , \board_inst.snakePos_inst.n42[5] , 
         \board_inst.snakePos_inst.n42[6] , \board_inst.snakePos_inst.n187419 , 
         \board_inst.snakePos_inst.n167476 , 
         \board_inst.snakePos_inst.n171162 , \board_inst.snakePos_inst.n42[3] , 
         \board_inst.snakePos_inst.n42[4] , \board_inst.snakePos_inst.n187416 , 
         \board_inst.snakePos_inst.n987[2] , 
         \board_inst.snakePos_inst.n167474 , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_11184 , 
         \board_inst.snakePos_inst.n42[1] , \board_inst.snakePos_inst.n42[2] , 
         \board_inst.snakePos_inst.n187413 , \board_inst.snakePos_inst.n42[0] , 
         \board_inst.snakePos_inst.n187410 , 
         \board_inst.snakePos_inst.n166931 , \board_inst.snakePos_inst.n37[1] , 
         \board_inst.snakePos_inst.n37[2] , \board_inst.snakePos_inst.n187407 , 
         \board_inst.snakePos_inst.n37[0] , \NES_inst.n85[19] , 
         \NES_inst.n187752 , \NES_inst.n167020 , \NES_inst.NEScount[11] , 
         \NES_inst.n85[18] , \NES_inst.n85[17] , \NES_inst.n187749 , 
         \NES_inst.NEScount[10] , \NES_inst.n167018 , \NES_inst.NEScount[9] , 
         \NES_inst.n85[16] , \NES_inst.n85[15] , \NES_inst.n187746 , 
         \NES_inst.NEScount[8] , \NES_inst.n167016 , \NES_inst.NEScount[7] , 
         \NES_inst.n85[14] , \NES_inst.n85[13] , \NES_inst.n187743 , 
         \NES_inst.NEScount[6] , \NES_inst.n167014 , \NES_inst.NEScount[5] , 
         \NES_inst.n85[12] , \NES_inst.n85[11] , \NES_inst.n187740 , 
         \NES_inst.NEScount[4] , \NES_inst.n167012 , \NES_inst.NEScount[3] , 
         \NES_inst.n85[10] , \NES_inst.n85[9] , \NES_inst.n187737 , 
         \NES_inst.NEScount[2] , \NES_inst.n167010 , \NES_inst.NEScount[1] , 
         \NES_inst.n85[8] , \NES_inst.n85[7] , \NES_inst.n187734 , 
         \NES_inst.NEScount[0] , \NES_inst.n167008 , \NES_inst.NESclk , 
         \NES_inst.n85[6] , \NES_inst.n85[5] , \NES_inst.n187731 , 
         \NES_inst.n14 , \NES_inst.n167006 , \NES_inst.n15 , \NES_inst.n85[4] , 
         \NES_inst.n85[3] , \NES_inst.n187728 , \NES_inst.n16 , 
         \NES_inst.n167004 , \NES_inst.n17 , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n187725 , \NES_inst.n18 , 
         \NES_inst.n167002 , \NES_inst.n19 , \NES_inst.n85[0] , 
         \NES_inst.n187458 , \NES_inst.n20 , \display_inst.vga_init.n35_c[9] , 
         \display_inst.vga_init.n187464 , \display_inst.vga_init.n167056 , 
         \row_cnt[9] , \display_inst.vga_init.n86593 , 
         \display_inst.vga_init.n86774 , \display_inst.clk , 
         \display_inst.vga_init.n35_c[8] , \display_inst.vga_init.n35_c[7] , 
         \display_inst.vga_init.n187461 , \row_cnt[8] , 
         \display_inst.vga_init.n167054 , \row_cnt[7] , 
         \display_inst.vga_init.n35_c[6] , \display_inst.vga_init.n35_c[5] , 
         \display_inst.vga_init.n187443 , \row_cnt[6] , 
         \display_inst.vga_init.n167052 , \row_cnt[5] , 
         \display_inst.vga_init.n35_c[4] , \display_inst.vga_init.n35_c[3] , 
         \display_inst.vga_init.n187440 , \row_cnt[4] , 
         \display_inst.vga_init.n167050 , \row_cnt[3] , 
         \display_inst.vga_init.n35_c[2] , \display_inst.vga_init.n35_c[1] , 
         \display_inst.vga_init.n187434 , \row_cnt[2] , 
         \display_inst.vga_init.n167048 , \row_cnt[1] , 
         \display_inst.vga_init.n35_c[0] , \display_inst.vga_init.n187431 , 
         \display_inst.row_cnt[0]_2 , \display_inst.vga_init.n45_c[9] , 
         \display_inst.vga_init.n187488 , \display_inst.vga_init.n167219 , 
         \column_cnt[9] , \display_inst.vga_init.n45_c[8] , 
         \display_inst.vga_init.n45_c[7] , \display_inst.vga_init.n187485 , 
         \column_cnt[8] , \display_inst.vga_init.n167217 , \column_cnt[7] , 
         \display_inst.vga_init.n45_c[6] , \display_inst.vga_init.n45_c[5] , 
         \display_inst.vga_init.n187482 , \column_cnt[6] , 
         \display_inst.vga_init.n167215 , \column_cnt[5] , 
         \display_inst.vga_init.n45_c[4] , \display_inst.vga_init.n45_c[3] , 
         \display_inst.vga_init.n187479 , \column_cnt[4] , 
         \display_inst.vga_init.n167213 , \column_cnt[3] , 
         \display_inst.vga_init.n45_c[2] , \display_inst.vga_init.n45_c[1] , 
         \display_inst.vga_init.n187476 , \column_cnt[2] , 
         \display_inst.vga_init.n167211 , \column_cnt[1] , 
         \display_inst.vga_init.n45_c[0] , \display_inst.vga_init.n187473 , 
         \column_cnt[0] , \display_inst.pattern_gen_initial.n187593 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n167061 , 
         \display_inst.pattern_gen_initial.n490 , 
         \display_inst.pattern_gen_initial.n508[5] , 
         \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n167063 , 
         \display_inst.pattern_gen_initial.n187590 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n167059 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n187587 , 
         \display_inst.pattern_gen_initial.n61 , 
         \display_inst.pattern_gen_initial.n508[2] , 
         \display_inst.pattern_gen_initial.n187530 , 
         \display_inst.pattern_gen_initial.n167104 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n61684[9] , 
         \display_inst.pattern_gen_initial.n187515 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n167102 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n61684[7] , 
         \display_inst.pattern_gen_initial.n61684[8] , 
         \display_inst.pattern_gen_initial.n187629 , 
         \display_inst.pattern_gen_initial.n167513 , 
         \display_inst.pattern_gen_initial.n146[9] , n39_adj_21000, 
         \display_inst.pattern_gen_initial.n187512 , 
         \display_inst.pattern_gen_initial.n174348 , 
         \display_inst.pattern_gen_initial.n167100 , 
         \display_inst.pattern_gen_initial.n86240 , 
         \display_inst.pattern_gen_initial.n61684[5] , 
         \display_inst.pattern_gen_initial.n61684[6] , 
         \display_inst.pattern_gen_initial.n187626 , 
         \display_inst.pattern_gen_initial.n146[8] , 
         \display_inst.pattern_gen_initial.n167511 , 
         \display_inst.pattern_gen_initial.n146[7] , n41_adj_21003, 
         n40_adj_21001, \display_inst.pattern_gen_initial.n187509 , 
         \display_inst.pattern_gen_initial.n59 , 
         \display_inst.pattern_gen_initial.n61684[4] , 
         \display_inst.pattern_gen_initial.n187623 , 
         \display_inst.pattern_gen_initial.n146[6] , 
         \display_inst.pattern_gen_initial.n167509 , 
         \display_inst.pattern_gen_initial.n146[5] , n43_adj_21004, 
         n42_adj_21002, \display_inst.pattern_gen_initial.n187620 , 
         \display_inst.pattern_gen_initial.n146[4] , 
         \display_inst.pattern_gen_initial.n167507 , 
         \display_inst.pattern_gen_initial.n146[3] , 
         \display_inst.n47_adj_20900[1] , \display_inst.n47_adj_20900[2] , 
         \display_inst.pattern_gen_initial.n187617 , 
         \display_inst.pattern_gen_initial.n146[2] , 
         \display_inst.n47_adj_20900[0] , 
         \display_inst.pattern_gen_initial.n187641 , 
         \display_inst.pattern_gen_initial.n167504 , 
         \display_inst.pattern_gen_initial.n90[9] , n31, 
         \display_inst.pattern_gen_initial.n187638 , 
         \display_inst.pattern_gen_initial.n90[8] , 
         \display_inst.pattern_gen_initial.n167502 , n93, n33, n32, 
         \display_inst.pattern_gen_initial.n187635 , n94, 
         \display_inst.pattern_gen_initial.n167500 , n95, n35_2, n34, 
         \display_inst.pattern_gen_initial.n187527 , 
         \display_inst.pattern_gen_initial.n450_c , 
         \display_inst.pattern_gen_initial.n167096 , 
         \display_inst.pattern_gen_initial.n451_adj_20703 , 
         \display_inst.pattern_gen_initial.n61672[8] , 
         \display_inst.pattern_gen_initial.n61672[9] , 
         \display_inst.pattern_gen_initial.n187632 , n96, n36, 
         \display_inst.pattern_gen_initial.n187656 , 
         \display_inst.pattern_gen_initial.n167497 , n39_adj_20996, 
         \display_inst.pattern_gen_initial.n187653 , 
         \display_inst.pattern_gen_initial.n167495 , n41_adj_20994, 
         n40_adj_20998, \display_inst.pattern_gen_initial.n187524 , 
         \display_inst.pattern_gen_initial.n452_adj_20702 , 
         \display_inst.pattern_gen_initial.n167094 , 
         \display_inst.pattern_gen_initial.n453_adj_20705 , 
         \display_inst.pattern_gen_initial.n61672[6] , 
         \display_inst.pattern_gen_initial.n61672[7] , 
         \display_inst.pattern_gen_initial.n187521 , 
         \display_inst.pattern_gen_initial.n454_adj_20706 , 
         \display_inst.pattern_gen_initial.n167092 , 
         \display_inst.pattern_gen_initial.n455_adj_20704 , 
         \display_inst.pattern_gen_initial.n61672[4] , 
         \display_inst.pattern_gen_initial.n61672[5] , 
         \display_inst.pattern_gen_initial.n187518 , 
         \display_inst.pattern_gen_initial.n60_adj_20707 , 
         \display_inst.pattern_gen_initial.n61672[3] , 
         \display_inst.pattern_gen_initial.n187545 , 
         \display_inst.pattern_gen_initial.n167089 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508_adj_20838[9] , 
         \display_inst.pattern_gen_initial.n187650 , 
         \display_inst.pattern_gen_initial.n167493 , n43_adj_20999, 
         n42_adj_20995, \display_inst.pattern_gen_initial.n187647 , 
         \display_inst.pattern_gen_initial.n167491 , n45_adj_20993, 
         n44_adj_20997, \display_inst.pattern_gen_initial.n187644 , 
         \display_inst.n47_c[0] , \display_inst.pattern_gen_initial.n187542 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n167087 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508_adj_20838[7] , 
         \display_inst.pattern_gen_initial.n508_adj_20838[8] , 
         \display_inst.pattern_gen_initial.n187614 , 
         \display_inst.pattern_gen_initial.n167488 , n39_adj_20989, 
         \display_inst.pattern_gen_initial.n187539 , 
         \display_inst.pattern_gen_initial.n489_adj_20708 , 
         \display_inst.pattern_gen_initial.n167085 , 
         \display_inst.pattern_gen_initial.n490_adj_20709 , 
         \display_inst.pattern_gen_initial.n508_adj_20838[5] , 
         \display_inst.pattern_gen_initial.n508_adj_20838[6] , 
         \display_inst.pattern_gen_initial.n187611 , 
         \display_inst.pattern_gen_initial.n167486 , n41_adj_20986, 
         n40_adj_20985, \display_inst.pattern_gen_initial.n187536 , 
         \display_inst.pattern_gen_initial.n491_adj_20710 , 
         \display_inst.pattern_gen_initial.n167083 , 
         \display_inst.pattern_gen_initial.n492_adj_20746 , 
         \display_inst.pattern_gen_initial.n508_adj_20838[3] , 
         \display_inst.pattern_gen_initial.n508_adj_20838[4] , 
         \display_inst.pattern_gen_initial.n187608 , 
         \display_inst.pattern_gen_initial.n167484 , n43_adj_20987, 
         n42_adj_20988, \display_inst.pattern_gen_initial.n187605 , 
         \display_inst.pattern_gen_initial.n167482 , n45_adj_20992, 
         n44_adj_20990, \display_inst.pattern_gen_initial.n187602 , 
         n46_adj_20991, \display_inst.pattern_gen_initial.n187533 , 
         \display_inst.pattern_gen_initial.n61_adj_20716 , 
         \display_inst.pattern_gen_initial.n508_adj_20838[2] , 
         \display_inst.pattern_gen_initial.n187506 , 
         \display_inst.pattern_gen_initial.n167471 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n187503 , 
         \display_inst.pattern_gen_initial.n167469 , 
         \display_inst.pattern_gen_initial.n227 , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n187500 , 
         \display_inst.pattern_gen_initial.n167467 , 
         \display_inst.pattern_gen_initial.n328 , 
         \display_inst.pattern_gen_initial.n327 , 
         \display_inst.pattern_gen_initial.n187497 , 
         \display_inst.pattern_gen_initial.n167465 , 
         \display_inst.pattern_gen_initial.n187494 , 
         \display_inst.pattern_gen_initial.n187584 , 
         \display_inst.pattern_gen_initial.n167080 , 
         \display_inst.pattern_gen_initial.n411_adj_20755 , 
         \display_inst.pattern_gen_initial.n61564[9] , 
         \display_inst.pattern_gen_initial.n187560 , 
         \display_inst.pattern_gen_initial.n167462 , 
         \display_inst.pattern_gen_initial.n225_adj_20806 , 
         \display_inst.pattern_gen_initial.n187557 , 
         \display_inst.pattern_gen_initial.n167460 , 
         \display_inst.pattern_gen_initial.n56 , 
         \display_inst.pattern_gen_initial.n55 , 
         \display_inst.pattern_gen_initial.n187554 , 
         \display_inst.pattern_gen_initial.n167458 , 
         \display_inst.pattern_gen_initial.n58 , 
         \display_inst.pattern_gen_initial.n57 , 
         \display_inst.pattern_gen_initial.n187551 , 
         \display_inst.pattern_gen_initial.n167456 , 
         \display_inst.pattern_gen_initial.n60 , 
         \display_inst.pattern_gen_initial.n59_adj_20809 , 
         \display_inst.pattern_gen_initial.n187548 , 
         \display_inst.pattern_gen_initial.n187683 , 
         \display_inst.pattern_gen_initial.n167453 , n39, 
         \display_inst.pattern_gen_initial.n187569 , 
         \display_inst.pattern_gen_initial.n412_adj_20814 , 
         \display_inst.pattern_gen_initial.n167078 , 
         \display_inst.pattern_gen_initial.n413_adj_20813 , 
         \display_inst.pattern_gen_initial.n61564[7] , 
         \display_inst.pattern_gen_initial.n61564[8] , 
         \display_inst.pattern_gen_initial.n187680 , 
         \display_inst.pattern_gen_initial.n167451 , n41_adj_20980, 
         n40_adj_20979, \display_inst.pattern_gen_initial.n187566 , 
         \display_inst.pattern_gen_initial.n174346 , 
         \display_inst.pattern_gen_initial.n167076 , 
         \display_inst.pattern_gen_initial.n86230 , 
         \display_inst.pattern_gen_initial.n61564[5] , 
         \display_inst.pattern_gen_initial.n61564[6] , 
         \display_inst.pattern_gen_initial.n187677 , 
         \display_inst.pattern_gen_initial.n167449 , n43_adj_20984, 
         n42_adj_20982, \display_inst.pattern_gen_initial.n187563 , 
         \display_inst.pattern_gen_initial.n61564[4] , 
         \display_inst.pattern_gen_initial.n187674 , 
         \display_inst.pattern_gen_initial.n167447 , n97, n45_adj_20981, 
         n44_adj_20983, \display_inst.pattern_gen_initial.n187671 , n98, 
         n46_adj_20978, \display_inst.pattern_gen_initial.n187686 , 
         \display_inst.pattern_gen_initial.n167444 , 
         \display_inst.pattern_gen_initial.n47_c[7] , 
         \display_inst.pattern_gen_initial.n187581 , 
         \display_inst.pattern_gen_initial.n450_adj_20822 , 
         \display_inst.pattern_gen_initial.n167072 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n61552[8] , 
         \display_inst.pattern_gen_initial.n61552[9] , 
         \display_inst.pattern_gen_initial.n187668 , 
         \display_inst.pattern_gen_initial.n167442 , n41, n40, 
         \display_inst.pattern_gen_initial.n187665 , 
         \display_inst.pattern_gen_initial.n167440 , n43, n42_2, 
         \display_inst.pattern_gen_initial.n187578 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n167070 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n61552[6] , 
         \display_inst.pattern_gen_initial.n61552[7] , 
         \display_inst.pattern_gen_initial.n187662 , 
         \display_inst.pattern_gen_initial.n167438 , n45_2, n44, 
         \display_inst.pattern_gen_initial.n187659 , n46, 
         \display_inst.pattern_gen_initial.n187575 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n167068 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n61552[4] , 
         \display_inst.pattern_gen_initial.n61552[5] , 
         \display_inst.pattern_gen_initial.n187572 , 
         \display_inst.pattern_gen_initial.n61552[3] , 
         \display_inst.pattern_gen_initial.n187599 , 
         \display_inst.pattern_gen_initial.n167065 , 
         \display_inst.pattern_gen_initial.n486_adj_20721 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n187596 , 
         \display_inst.pattern_gen_initial.n487_adj_20722 , 
         \display_inst.pattern_gen_initial.n488_adj_20720 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , \board_inst.n172597 , 
         \board_inst.n172595 , \board_inst.n172678 , \digital[3] , 
         \game_State[0] , \apple[8] , \apple[2] , \board_inst.n172596 , 
         \board_inst.n174214 , \apple[6] , \apple[5] , n86787, n86789, 
         \dir_arr[0][0] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[97] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[98] , 
         \board_inst.snakePos_inst.n9_adj_20906 , 
         \board_inst.snakePos_inst.n12_adj_20927 , \arr_length[2] , 
         \board_inst.snakePos_inst.n9_adj_20909 , \snake_arr[98] , 
         \snake_arr[97] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[95] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[96] , 
         \board_inst.snakePos_inst.n138417 , 
         \board_inst.snakePos_inst.n12_adj_20926 , 
         \board_inst.snakePos_inst.n9_adj_20905 , \snake_arr[96] , 
         \snake_arr[95] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[93] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[94] , 
         \board_inst.snakePos_inst.n9_adj_20903 , 
         \board_inst.snakePos_inst.n9_adj_20904 , \snake_arr[94] , 
         \snake_arr[93] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[91] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[92] , 
         \board_inst.snakePos_inst.n9_adj_20911 , 
         \board_inst.snakePos_inst.n9 , \snake_arr[92] , \snake_arr[91] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[89] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[90] , 
         \snake_arr[90] , \snake_arr[89] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[87] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[88] , 
         \board_inst.snakePos_inst.n10_adj_20925 , 
         \board_inst.snakePos_inst.n11 , \snake_arr[88] , \snake_arr[87] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[85] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[86] , 
         \snake_arr[86] , \snake_arr[85] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[83] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[84] , 
         \snake_arr[84] , \snake_arr[83] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[81] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[82] , 
         \snake_arr[82] , \snake_arr[81] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[79] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[80] , 
         \board_inst.snakePos_inst.n12 , \snake_arr[80] , \snake_arr[79] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[77] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[78] , 
         \snake_arr[78] , \snake_arr[77] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[75] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[76] , 
         \snake_arr[76] , \snake_arr[75] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[73] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[74] , 
         \snake_arr[74] , \snake_arr[73] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[71] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[72] , 
         \board_inst.snakePos_inst.n10 , \snake_arr[72] , \snake_arr[71] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[69] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[70] , 
         \snake_arr[70] , \snake_arr[69] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[67] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[68] , 
         \snake_arr[68] , \snake_arr[67] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[65] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[66] , 
         \snake_arr[66] , \snake_arr[65] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[63] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[64] , 
         \board_inst.snakePos_inst.n12_adj_20921 , \snake_arr[64] , 
         \snake_arr[63] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[61] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[62] , 
         \snake_arr[62] , \snake_arr[61] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[59] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[60] , 
         \snake_arr[60] , \snake_arr[59] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[57] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[58] , 
         \snake_arr[58] , \snake_arr[57] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[55] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[56] , 
         \board_inst.snakePos_inst.n12_adj_20919 , \snake_arr[56] , 
         \snake_arr[55] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[53] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[54] , 
         \board_inst.snakePos_inst.n62854 , \snake_arr[54] , \snake_arr[53] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[51] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[52] , 
         \snake_arr[52] , \snake_arr[51] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[49] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[50] , 
         \snake_arr[50] , \snake_arr[49] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[47] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[48] , 
         \board_inst.snakePos_inst.n12_adj_20918 , \snake_arr[48] , 
         \snake_arr[47] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[45] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[46] , 
         \snake_arr[46] , \snake_arr[45] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[42] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[43] , 
         \board_inst.snakePos_inst.n9_adj_20916 , \snake_arr[43] , 
         \snake_arr[42] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[40] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[41] , 
         \snake_arr[41] , \snake_arr[40] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[38] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[39] , 
         \board_inst.snakePos_inst.n12_adj_20915 , \snake_arr[39] , 
         \snake_arr[38] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[36] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[37] , 
         \snake_arr[37] , \snake_arr[36] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[34] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[35] , 
         \board_inst.snakePos_inst.n62892 , \snake_arr[35] , \snake_arr[34] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[32] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[33] , 
         \snake_arr[33] , \snake_arr[32] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[30] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[31] , 
         \board_inst.snakePos_inst.n12_adj_20907 , \snake_arr[31] , 
         \snake_arr[30] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[28] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[29] , 
         \snake_arr[29] , \snake_arr[28] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[26] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[27] , 
         \snake_arr[27] , \snake_arr[26] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[24] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[25] , 
         \board_inst.snakePos_inst.n13 , 
         \board_inst.snakePos_inst.n13_adj_20908 , \snake_arr[25] , 
         \snake_arr[24] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[22] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[23] , 
         \board_inst.snakePos_inst.n13_adj_20935 , 
         \board_inst.snakePos_inst.n13_adj_20936 , \snake_arr[23] , 
         \snake_arr[22] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[20] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[21] , 
         \board_inst.snakePos_inst.n11_adj_20913 , \snake_arr[21] , 
         \snake_arr[20] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[18] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[19] , 
         \board_inst.snakePos_inst.n13_adj_20920 , \snake_arr[19] , 
         \snake_arr[18] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[16] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[17] , 
         \board_inst.snakePos_inst.n13_adj_20923 , \snake_arr[17] , 
         \snake_arr[16] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[14] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[15] , 
         \board_inst.snakePos_inst.n13_adj_20922 , 
         \board_inst.snakePos_inst.n12_adj_20938 , \snake_arr[15] , 
         \snake_arr[14] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[12] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[13] , 
         \snake_arr[13] , \snake_arr[12] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[10] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[11] , 
         \snake_arr[11] , \snake_arr[10] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[8] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[9] , \snake_arr[9] , 
         \snake_arr[8] , \board_inst.snakePos_inst.snake_arr_out_99__N_61[6] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[7] , \snake_arr[7] , 
         \snake_arr[6] , \board_inst.snakePos_inst.snake_arr_out_99__N_61[4] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[5] , \snake_arr[5] , 
         \snake_arr[4] , \board_inst.snakePos_inst.snake_arr_out_99__N_61[2] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[3] , \snake_arr[3] , 
         \snake_arr[2] , \board_inst.snakePos_inst.snake_arr_out_99__N_61[0] , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[1] , \snake_arr[1] , 
         \snake_arr[0] , \NES_inst.output[4].sig_001.FeedThruLUT , 
         \NES_inst.output[5].sig_000.FeedThruLUT , \NES_inst.output[4] , 
         \NES_inst.output[5] , \NES_inst.output_7__N_34 , \NES_inst.output[6] , 
         \NES_inst.output[2].sig_003.FeedThruLUT , 
         \NES_inst.output[3].sig_002.FeedThruLUT , \NES_inst.output[2] , 
         \NES_inst.output[3] , \NES_inst.output[0].sig_005.FeedThruLUT , 
         \NES_inst.output[1].sig_004.FeedThruLUT , \NES_inst.output[0] , 
         \NES_inst.output[1] , 
         \display_inst.pattern_gen_initial.n370_adj_20821 , 
         \display_inst.pattern_gen_initial.n171168 , 
         \display_inst.pattern_gen_initial.n371_adj_20823 , 
         \display_inst.pattern_gen_initial.n174424 , 
         \display_inst.pattern_gen_initial.n171354 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n171160 , 
         \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n174260 , 
         \display_inst.pattern_gen_initial.n171358 , 
         \display_inst.pattern_gen_initial.n369_adj_20832 , n18, n16, n24254, 
         n24263, \display_inst.pattern_gen_initial.n4 , n173, n18_adj_20940, 
         \display_inst.pattern_gen_initial.n13269 , n14_adj_20970, 
         n12_adj_20973, n16_adj_20967, n18_adj_20968, n2509, n24269, 
         \digital[4] , \NES_inst.n172705 , \board_inst.n174231 , \digital[1] , 
         \digital[0] , \digital[2] , \board_inst.n174229 , 
         \board_inst.n14212[0] , \board_inst.apple_id_8__N_36[5] , \apple[0] , 
         \NES_inst.n172704 , \NES_inst.n86496 , 
         \board_inst.snakePos_inst.n1371[6] , 
         \board_inst.snakePos_inst.n1371[3] , 
         \board_inst.snakePos_inst.n1371[4] , 
         \board_inst.snakePos_inst.n1371[5] , \dir_arr[3][1] , 
         \display_inst.vga_init.n367 , \display_inst.n106332 , 
         \display_inst.vga_init.n185574 , \display_inst.n297 , 
         \display_inst.pattern_gen_initial.n4_adj_20727 , 
         \display_inst.vga_init.n334 , 
         \display_inst.pattern_gen_initial.n4_adj_20728 , 
         \display_inst.vga_init.n106302 , \display_inst.n53 , 
         \display_inst.vga_init.n174296 , \display_inst.vga_init.n106298 , 
         \display_inst.n86310 , \display_inst.vga_init.n185577 , 
         \display_inst.vga_init.n3 , \display_inst.vga_init.n179 , 
         \display_inst.vga_init.n8_adj_20846 , \display_inst.vga_init.n16_c , 
         \display_inst.vga_init.n172662 , \display_inst.n429 , 
         \display_inst.vga_init.n174227 , \display_inst.n35 , 
         \display_inst.vga_init.n170987 , \display_inst.n166787 , 
         \display_inst.n14 , \display_inst.vga_init.n154 , \display_inst.n387 , 
         \display_inst.vga_init.n185593 , \display_inst.vga_init.n185592 , 
         \display_inst.vga_init.n309 , \display_inst.vga_init.n186591 , 
         n186594, \display_inst.vga_init.n185546 , 
         \display_inst.vga_init.n185547 , n12_adj_20974, 
         \display_inst.vga_init.n172683 , \display_inst.n172701 , 
         \display_inst.n139212 , \display_inst.vga_init.n14_adj_20847 , 
         \display_inst.n366 , \display_inst.n16_adj_20863 , 
         \display_inst.pattern_gen_initial.n534 , 
         \display_inst.pattern_gen_initial.n461_adj_20725 , 
         \display_inst.pattern_gen_initial.n138771 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n138803 , 
         \display_inst.pattern_gen_initial.n14_adj_20831 , 
         \display_inst.pattern_gen_initial.n14_adj_20833 , n6_adj_20950, 
         n8_adj_20949, n10_adj_20951, n12_adj_20948, n14_adj_20953, 
         n16_adj_20947, n18_adj_20952, n6, n8, n10, n12, n14, n6_adj_20946, 
         n8_adj_20945, n10_adj_20942, n12_adj_20944, n14_adj_20943, 
         n16_adj_20941, n6_adj_20958, n8_adj_20960, n10_adj_20959, 
         n12_adj_20956, n14_adj_20954, n16_adj_20955, n18_adj_20957, 
         n8_adj_20964, n10_adj_20963, n12_adj_20962, n14_adj_20966, 
         n16_adj_20965, n18_adj_20961, n6_adj_20972, n8_adj_20971, 
         n10_adj_20969, n14_adj_20975, n16_adj_20976, n18_adj_20977, n24272, 
         n24266, \display_inst.pattern_gen_initial.n319 , 
         \board_inst.snakePos_inst.n1371[2] , 
         \board_inst.snakePos_inst.n1371[1] , 
         \board_inst.snakePos_inst.n1371[0] , n86790, \digital[6] , 
         \NES_inst.n21 , \NES_inst.n8 , \NES_inst.n7 , latch_c, \NES_inst.n6 , 
         continCLK_c, \display_inst.vga_init.n40_adj_20843 , 
         \display_inst.n10 , \display_inst.n86482 , \display_inst.n111613 , 
         \display_inst.n6_c , \display_inst.n174344 , 
         \display_inst.pattern_gen_initial.n174237 , \display_inst.n8 , 
         \display_inst.vga_init.n174292 , \display_inst.vga_init.n174264 , 
         \display_inst.n86332 , \display_inst.n284 , 
         \display_inst.vga_init.n31 , 
         \display_inst.pattern_gen_initial.n172688 , 
         \display_inst.vga_init.n8_adj_20844 , \display_inst.n86321 , 
         \display_inst.vga_init.n316 , 
         \display_inst.pattern_gen_initial.n14_c , 
         \display_inst.pattern_gen_initial.n172696 , 
         \display_inst.vga_init.n185483 , \display_inst.vga_init.n174221 , 
         \display_inst.n17 , \display_inst.n86343 , \display_inst.n85535 , 
         \display_inst.vga_init.n257 , 
         \display_inst.pattern_gen_initial.n138735 , \display_inst.n381 , 
         \display_inst.vga_init.VSYNC_N_20682 , \display_inst.n106295 , 
         \display_inst.pattern_gen_initial.n86365 , 
         \display_inst.pattern_gen_initial.n15 , 
         \display_inst.vga_init.HSYNC_N_20678 , \display_inst.vga_init.n86443 , 
         \display_inst.vga_init.HSYNC_N_20679 , HSYNC_c, 
         \display_inst.n135886 , 
         \display_inst.pattern_gen_initial.n492_adj_20754 , 
         \display_inst.pattern_gen_initial.n513_adj_20753 , 
         \display_inst.n171041 , \display_inst.pattern_gen_initial.n86425 , 
         \display_inst.pattern_gen_initial.n12_adj_20786 , 
         \display_inst.pattern_gen_initial.rgb_5__N_20683[0] , 
         \display_inst.valid , \display_inst.pattern_gen_initial.n174298 , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n171177 , 
         \display_inst.pattern_gen_initial.n172680 , 
         \display_inst.pattern_gen_initial.n11_adj_20810 , 
         \display_inst.pattern_gen_initial.n12_adj_20807 , 
         \display_inst.pattern_gen_initial.n86398 , 
         \display_inst.pattern_gen_initial.n16_adj_20808 , 
         \display_inst.pattern_gen_initial.n86516 , 
         \display_inst.vga_init.n174248 , \display_inst.vga_init.n185481 , 
         \display_inst.n86459 , \display_inst.n174217 , \display_inst.n471 , 
         \display_inst.vga_init.n172591 , \display_inst.vga_init.n174288 , 
         \display_inst.n450 , \display_inst.pattern_gen_initial.n13_adj_20800 , 
         \display_inst.pattern_gen_initial.n31 , 
         \display_inst.pattern_gen_initial.n31_adj_20726 , \display_inst.n1 , 
         \display_inst.pattern_gen_initial.n110974 , 
         \display_inst.vga_init.n86456 , \display_inst.n112278 , 
         \display_inst.n138769 , \display_inst.vga_init.n86281 , 
         \display_inst.n7 , \display_inst.pattern_gen_initial.n408 , 
         \display_inst.pattern_gen_initial.n10_adj_20758 , \display_inst.n12 , 
         \display_inst.n11 , \display_inst.n16_c , \display_inst.n86531 , 
         \display_inst.pattern_gen_initial.n86528 , 
         \display_inst.pattern_gen_initial.n86534 , 
         \display_inst.pattern_gen_initial.n86540 , 
         \display_inst.pattern_gen_initial.n16_c , 
         \display_inst.vga_init.n10_adj_20857 , \display_inst.vga_init.n326 , 
         \display_inst.vga_init.n4 , \display_inst.n14_adj_20865 , 
         \display_inst.n332 , \display_inst.pattern_gen_initial.n86387 , 
         \display_inst.pattern_gen_initial.n4_adj_20732 , 
         \display_inst.pattern_gen_initial.n139191 , \display_inst.n359 , 
         \display_inst.pattern_gen_initial.n185597 , \display_inst.n321 , 
         \display_inst.pattern_gen_initial.n185585 , 
         \display_inst.vga_init.n171017 , \display_inst.n39_c , 
         \display_inst.vga_init.n10_adj_20856 , \display_inst.n86436 , 
         \display_inst.vga_init.n10_adj_20858 , \display_inst.n138751 , 
         \display_inst.vga_init.n106413 , 
         \display_inst.pattern_gen_initial.n86409 , 
         \display_inst.pattern_gen_initial.n11_adj_20805 , 
         \display_inst.n185505 , \display_inst.n86501 , 
         \display_inst.pattern_gen_initial.n86376 , 
         \display_inst.pattern_gen_initial.n12_adj_20804 , \display_inst.n51 , 
         \display_inst.pattern_gen_initial.n86309 , \display_inst.n174378 , 
         \display_inst.pattern_gen_initial.n4_adj_20752 , 
         \display_inst.n185567 , \display_inst.pattern_gen_initial.n18_c , 
         \display_inst.pattern_gen_initial.n13 , 
         \display_inst.pattern_gen_initial.n172628 , rgb_c_5, 
         \display_inst.pattern_gen_initial.n185518 , rgb_c_2, 
         \display_inst.pattern_gen_initial.n86307 , 
         \display_inst.pattern_gen_initial.n171117 , 
         \display_inst.pattern_gen_initial.n185521 , 
         \display_inst.pattern_gen_initial.n174388 , 
         \display_inst.pattern_gen_initial.n185635 , 
         \display_inst.pattern_gen_initial.n174382 , 
         \display_inst.pattern_gen_initial.n185636 , 
         \display_inst.pattern_gen_initial.n174368 , 
         \display_inst.pattern_gen_initial.n185603 , 
         \display_inst.pattern_gen_initial.n174362 , 
         \display_inst.pattern_gen_initial.n185604 , 
         \display_inst.pattern_gen_initial.n132370 , 
         \display_inst.pattern_gen_initial.n6_c , 
         \display_inst.pattern_gen_initial.n174374 , 
         \display_inst.pattern_gen_initial.n185599 , 
         \display_inst.pattern_gen_initial.n497 , 
         \display_inst.pattern_gen_initial.n185601 , 
         \display_inst.pattern_gen_initial.n138156 , 
         \display_inst.pattern_gen_initial.n6_adj_20717 , 
         \display_inst.pattern_gen_initial.n174396 , 
         \display_inst.pattern_gen_initial.n185624 , 
         \display_inst.pattern_gen_initial.n497_adj_20723 , 
         \display_inst.pattern_gen_initial.n185626 , 
         \display_inst.pattern_gen_initial.n86513 , 
         \display_inst.pattern_gen_initial.n86525 , 
         \display_inst.pattern_gen_initial.n17_adj_20756 , 
         \display_inst.pattern_gen_initial.n86522 , 
         \display_inst.pattern_gen_initial.n86519 , 
         \display_inst.pattern_gen_initial.n86537 , 
         \display_inst.pattern_gen_initial.n13_adj_20760 , 
         \display_inst.pattern_gen_initial.n13_adj_20762 , 
         \display_inst.pattern_gen_initial.n10_adj_20761 , 
         \display_inst.pattern_gen_initial.n16_adj_20763 , 
         \display_inst.pattern_gen_initial.n11_c , 
         \display_inst.pattern_gen_initial.n12_c , 
         \display_inst.pattern_gen_initial.n13_adj_20765 , 
         \display_inst.pattern_gen_initial.n10_adj_20764 , 
         \display_inst.pattern_gen_initial.n16_adj_20767 , 
         \display_inst.pattern_gen_initial.n12_adj_20766 , 
         \display_inst.pattern_gen_initial.n11_adj_20768 , 
         \display_inst.pattern_gen_initial.n10_adj_20769 , 
         \display_inst.pattern_gen_initial.n13_adj_20770 , 
         \display_inst.pattern_gen_initial.n16_adj_20772 , 
         \display_inst.pattern_gen_initial.n11_adj_20773 , 
         \display_inst.pattern_gen_initial.n12_adj_20771 , 
         \display_inst.pattern_gen_initial.n13_adj_20775 , 
         \display_inst.pattern_gen_initial.n10_adj_20774 , 
         \display_inst.pattern_gen_initial.n16_adj_20777 , 
         \display_inst.pattern_gen_initial.n12_adj_20776 , 
         \display_inst.pattern_gen_initial.n11_adj_20778 , 
         \display_inst.pattern_gen_initial.n13_adj_20780 , 
         \display_inst.pattern_gen_initial.n10_adj_20779 , 
         \display_inst.pattern_gen_initial.n16_adj_20782 , 
         \display_inst.pattern_gen_initial.n11_adj_20783 , 
         \display_inst.pattern_gen_initial.n12_adj_20781 , 
         \display_inst.pattern_gen_initial.n13_adj_20785 , 
         \display_inst.pattern_gen_initial.n10_adj_20784 , 
         \display_inst.pattern_gen_initial.n16_adj_20787 , 
         \display_inst.pattern_gen_initial.n11_adj_20788 , 
         \display_inst.pattern_gen_initial.n13_adj_20790 , 
         \display_inst.pattern_gen_initial.n10_adj_20789 , 
         \display_inst.pattern_gen_initial.n13_adj_20795 , 
         \display_inst.pattern_gen_initial.n10_adj_20794 , 
         \display_inst.pattern_gen_initial.n16_adj_20797 , 
         \display_inst.pattern_gen_initial.n11_adj_20798 , 
         \display_inst.pattern_gen_initial.n12_adj_20796 , 
         \display_inst.pattern_gen_initial.n10_adj_20799 , \snake_arr[99] , 
         \display_inst.pattern_gen_initial.n16_adj_20802 , 
         \display_inst.pattern_gen_initial.n12_adj_20801 , 
         \display_inst.pattern_gen_initial.n11_adj_20803 , 
         \display_inst.pattern_gen_initial.n174258 , 
         \display_inst.pattern_gen_initial.n174256 , 
         \display_inst.pattern_gen_initial.n174404 , 
         \display_inst.pattern_gen_initial.n174340 , 
         \board_inst.snakePos_inst.snake_arr_out_99__N_61[99] , 
         \display_inst.vga_init.n16_adj_20855 , rgb_c_4, rgb_c_0, GND_net, 
         \board_inst.game_State_1__N_57[0] , \board_inst.n86579 , n86788, 
         \board_inst.apple_id_8__N_47[4] , \apple[4] , 
         \display_inst.vga_init.VSYNC_N_20681 , \display_inst.vga_init.n19 , 
         VSYNC_c, \display_inst.vga_init.valid_N_20673 , 
         \display_inst.vga_init.n174285 , data_c, pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c;

  board_inst_snakePos_inst_SLICE_0 \board_inst.snakePos_inst.SLICE_0 ( 
    .D1(\board_inst.snakePos_inst.n187422 ), .C1(VCC_net), 
    .B1(\board_inst.snakePos_inst.n987[5] ), 
    .D0(\board_inst.snakePos_inst.n166933 ), .C0(VCC_net), 
    .B0(\dir_arr[0][1] ), .CIN0(\board_inst.snakePos_inst.n166933 ), 
    .CIN1(\board_inst.snakePos_inst.n187422 ), 
    .F0(\board_inst.snakePos_inst.n37[3] ), 
    .F1(\board_inst.snakePos_inst.n37[4] ), 
    .COUT1(\board_inst.snakePos_inst.n166935 ), 
    .COUT0(\board_inst.snakePos_inst.n187422 ));
  board_inst_snakePos_inst_SLICE_1 \board_inst.snakePos_inst.SLICE_1 ( 
    .DI0(\board_inst.snakePos_inst.n101[23] ), 
    .D1(\board_inst.snakePos_inst.n187722 ), 
    .D0(\board_inst.snakePos_inst.n167045 ), 
    .C0(\board_inst.snakePos_inst.snakeCLK ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167045 ), 
    .CIN1(\board_inst.snakePos_inst.n187722 ), 
    .Q0(\board_inst.snakePos_inst.snakeCLK ), 
    .F0(\board_inst.snakePos_inst.n101[23] ), 
    .COUT0(\board_inst.snakePos_inst.n187722 ));
  board_inst_snakePos_inst_SLICE_2 \board_inst.snakePos_inst.SLICE_2 ( 
    .DI1(\board_inst.snakePos_inst.n101[22] ), 
    .DI0(\board_inst.snakePos_inst.n101[21] ), 
    .D1(\board_inst.snakePos_inst.n187719 ), 
    .C1(\board_inst.snakePos_inst.n2 ), 
    .D0(\board_inst.snakePos_inst.n167043 ), 
    .C0(\board_inst.snakePos_inst.n3 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167043 ), 
    .CIN1(\board_inst.snakePos_inst.n187719 ), 
    .Q0(\board_inst.snakePos_inst.n3 ), .Q1(\board_inst.snakePos_inst.n2 ), 
    .F0(\board_inst.snakePos_inst.n101[21] ), 
    .F1(\board_inst.snakePos_inst.n101[22] ), 
    .COUT1(\board_inst.snakePos_inst.n167045 ), 
    .COUT0(\board_inst.snakePos_inst.n187719 ));
  board_inst_snakePos_inst_SLICE_3 \board_inst.snakePos_inst.SLICE_3 ( 
    .DI1(\board_inst.snakePos_inst.n101[20] ), 
    .DI0(\board_inst.snakePos_inst.n101[19] ), 
    .D1(\board_inst.snakePos_inst.n187716 ), 
    .C1(\board_inst.snakePos_inst.n4 ), 
    .D0(\board_inst.snakePos_inst.n167041 ), 
    .C0(\board_inst.snakePos_inst.n5 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167041 ), 
    .CIN1(\board_inst.snakePos_inst.n187716 ), 
    .Q0(\board_inst.snakePos_inst.n5 ), .Q1(\board_inst.snakePos_inst.n4 ), 
    .F0(\board_inst.snakePos_inst.n101[19] ), 
    .F1(\board_inst.snakePos_inst.n101[20] ), 
    .COUT1(\board_inst.snakePos_inst.n167043 ), 
    .COUT0(\board_inst.snakePos_inst.n187716 ));
  board_inst_snakePos_inst_SLICE_4 \board_inst.snakePos_inst.SLICE_4 ( 
    .DI1(\board_inst.snakePos_inst.n101[18] ), 
    .DI0(\board_inst.snakePos_inst.n101[17] ), 
    .D1(\board_inst.snakePos_inst.n187713 ), 
    .C1(\board_inst.snakePos_inst.n6 ), 
    .D0(\board_inst.snakePos_inst.n167039 ), 
    .C0(\board_inst.snakePos_inst.n7 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167039 ), 
    .CIN1(\board_inst.snakePos_inst.n187713 ), 
    .Q0(\board_inst.snakePos_inst.n7 ), .Q1(\board_inst.snakePos_inst.n6 ), 
    .F0(\board_inst.snakePos_inst.n101[17] ), 
    .F1(\board_inst.snakePos_inst.n101[18] ), 
    .COUT1(\board_inst.snakePos_inst.n167041 ), 
    .COUT0(\board_inst.snakePos_inst.n187713 ));
  board_inst_snakePos_inst_SLICE_5 \board_inst.snakePos_inst.SLICE_5 ( 
    .DI1(\board_inst.snakePos_inst.n101[16] ), 
    .DI0(\board_inst.snakePos_inst.n101[15] ), 
    .D1(\board_inst.snakePos_inst.n187710 ), 
    .C1(\board_inst.snakePos_inst.n8 ), 
    .D0(\board_inst.snakePos_inst.n167037 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20930 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167037 ), 
    .CIN1(\board_inst.snakePos_inst.n187710 ), 
    .Q0(\board_inst.snakePos_inst.n9_adj_20930 ), 
    .Q1(\board_inst.snakePos_inst.n8 ), 
    .F0(\board_inst.snakePos_inst.n101[15] ), 
    .F1(\board_inst.snakePos_inst.n101[16] ), 
    .COUT1(\board_inst.snakePos_inst.n167039 ), 
    .COUT0(\board_inst.snakePos_inst.n187710 ));
  board_inst_snakePos_inst_SLICE_6 \board_inst.snakePos_inst.SLICE_6 ( 
    .D1(\board_inst.snakePos_inst.n187428 ), 
    .D0(\board_inst.snakePos_inst.n166935 ), .C0(VCC_net), 
    .CIN0(\board_inst.snakePos_inst.n166935 ), 
    .CIN1(\board_inst.snakePos_inst.n187428 ), 
    .F0(\board_inst.snakePos_inst.n37[5] ), 
    .COUT0(\board_inst.snakePos_inst.n187428 ));
  board_inst_snakePos_inst_SLICE_7 \board_inst.snakePos_inst.SLICE_7 ( 
    .DI1(\board_inst.snakePos_inst.n101[14] ), 
    .DI0(\board_inst.snakePos_inst.n101[13] ), 
    .D1(\board_inst.snakePos_inst.n187707 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_20932 ), 
    .D0(\board_inst.snakePos_inst.n167035 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_20931 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167035 ), 
    .CIN1(\board_inst.snakePos_inst.n187707 ), 
    .Q0(\board_inst.snakePos_inst.n11_adj_20931 ), 
    .Q1(\board_inst.snakePos_inst.n10_adj_20932 ), 
    .F0(\board_inst.snakePos_inst.n101[13] ), 
    .F1(\board_inst.snakePos_inst.n101[14] ), 
    .COUT1(\board_inst.snakePos_inst.n167037 ), 
    .COUT0(\board_inst.snakePos_inst.n187707 ));
  board_inst_snakePos_inst_SLICE_8 \board_inst.snakePos_inst.SLICE_8 ( 
    .DI1(\board_inst.snakePos_inst.n101[12] ), 
    .DI0(\board_inst.snakePos_inst.n101[11] ), 
    .D1(\board_inst.snakePos_inst.n187704 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20934 ), 
    .D0(\board_inst.snakePos_inst.n167033 ), 
    .C0(\board_inst.snakePos_inst.n13_adj_20933 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167033 ), 
    .CIN1(\board_inst.snakePos_inst.n187704 ), 
    .Q0(\board_inst.snakePos_inst.n13_adj_20933 ), 
    .Q1(\board_inst.snakePos_inst.n12_adj_20934 ), 
    .F0(\board_inst.snakePos_inst.n101[11] ), 
    .F1(\board_inst.snakePos_inst.n101[12] ), 
    .COUT1(\board_inst.snakePos_inst.n167035 ), 
    .COUT0(\board_inst.snakePos_inst.n187704 ));
  board_inst_snakePos_inst_SLICE_9 \board_inst.snakePos_inst.SLICE_9 ( 
    .DI1(\board_inst.snakePos_inst.n101[10] ), 
    .DI0(\board_inst.snakePos_inst.n101[9] ), 
    .D1(\board_inst.snakePos_inst.n187701 ), 
    .C1(\board_inst.snakePos_inst.n14 ), 
    .D0(\board_inst.snakePos_inst.n167031 ), 
    .C0(\board_inst.snakePos_inst.n15 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167031 ), 
    .CIN1(\board_inst.snakePos_inst.n187701 ), 
    .Q0(\board_inst.snakePos_inst.n15 ), .Q1(\board_inst.snakePos_inst.n14 ), 
    .F0(\board_inst.snakePos_inst.n101[9] ), 
    .F1(\board_inst.snakePos_inst.n101[10] ), 
    .COUT1(\board_inst.snakePos_inst.n167033 ), 
    .COUT0(\board_inst.snakePos_inst.n187701 ));
  board_inst_snakePos_inst_SLICE_10 \board_inst.snakePos_inst.SLICE_10 ( 
    .DI1(\board_inst.snakePos_inst.n101[8] ), 
    .DI0(\board_inst.snakePos_inst.n101[7] ), 
    .D1(\board_inst.snakePos_inst.n187698 ), 
    .C1(\board_inst.snakePos_inst.n16 ), 
    .D0(\board_inst.snakePos_inst.n167029 ), 
    .C0(\board_inst.snakePos_inst.n17 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167029 ), 
    .CIN1(\board_inst.snakePos_inst.n187698 ), 
    .Q0(\board_inst.snakePos_inst.n17 ), .Q1(\board_inst.snakePos_inst.n16 ), 
    .F0(\board_inst.snakePos_inst.n101[7] ), 
    .F1(\board_inst.snakePos_inst.n101[8] ), 
    .COUT1(\board_inst.snakePos_inst.n167031 ), 
    .COUT0(\board_inst.snakePos_inst.n187698 ));
  board_inst_snakePos_inst_SLICE_11 \board_inst.snakePos_inst.SLICE_11 ( 
    .DI1(\board_inst.snakePos_inst.n101[6] ), 
    .DI0(\board_inst.snakePos_inst.n101[5] ), 
    .D1(\board_inst.snakePos_inst.n187695 ), 
    .C1(\board_inst.snakePos_inst.n18 ), 
    .D0(\board_inst.snakePos_inst.n167027 ), 
    .C0(\board_inst.snakePos_inst.n19 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167027 ), 
    .CIN1(\board_inst.snakePos_inst.n187695 ), 
    .Q0(\board_inst.snakePos_inst.n19 ), .Q1(\board_inst.snakePos_inst.n18 ), 
    .F0(\board_inst.snakePos_inst.n101[5] ), 
    .F1(\board_inst.snakePos_inst.n101[6] ), 
    .COUT1(\board_inst.snakePos_inst.n167029 ), 
    .COUT0(\board_inst.snakePos_inst.n187695 ));
  board_inst_snakePos_inst_SLICE_12 \board_inst.snakePos_inst.SLICE_12 ( 
    .DI1(\board_inst.snakePos_inst.n101[4] ), 
    .DI0(\board_inst.snakePos_inst.n101[3] ), 
    .D1(\board_inst.snakePos_inst.n187692 ), 
    .C1(\board_inst.snakePos_inst.n20 ), 
    .D0(\board_inst.snakePos_inst.n167025 ), 
    .C0(\board_inst.snakePos_inst.n21 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167025 ), 
    .CIN1(\board_inst.snakePos_inst.n187692 ), 
    .Q0(\board_inst.snakePos_inst.n21 ), .Q1(\board_inst.snakePos_inst.n20 ), 
    .F0(\board_inst.snakePos_inst.n101[3] ), 
    .F1(\board_inst.snakePos_inst.n101[4] ), 
    .COUT1(\board_inst.snakePos_inst.n167027 ), 
    .COUT0(\board_inst.snakePos_inst.n187692 ));
  board_inst_snakePos_inst_SLICE_13 \board_inst.snakePos_inst.SLICE_13 ( 
    .DI1(\board_inst.snakePos_inst.n101[2] ), 
    .DI0(\board_inst.snakePos_inst.n101[1] ), 
    .D1(\board_inst.snakePos_inst.n187689 ), 
    .C1(\board_inst.snakePos_inst.n22 ), 
    .D0(\board_inst.snakePos_inst.n167023 ), 
    .C0(\board_inst.snakePos_inst.n23 ), .CLK(CLK), 
    .CIN0(\board_inst.snakePos_inst.n167023 ), 
    .CIN1(\board_inst.snakePos_inst.n187689 ), 
    .Q0(\board_inst.snakePos_inst.n23 ), .Q1(\board_inst.snakePos_inst.n22 ), 
    .F0(\board_inst.snakePos_inst.n101[1] ), 
    .F1(\board_inst.snakePos_inst.n101[2] ), 
    .COUT1(\board_inst.snakePos_inst.n167025 ), 
    .COUT0(\board_inst.snakePos_inst.n187689 ));
  board_inst_snakePos_inst_SLICE_14 \board_inst.snakePos_inst.SLICE_14 ( 
    .DI1(\board_inst.snakePos_inst.n101[0] ), 
    .D1(\board_inst.snakePos_inst.n187491 ), 
    .C1(\board_inst.snakePos_inst.n24 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\board_inst.snakePos_inst.n187491 ), 
    .Q1(\board_inst.snakePos_inst.n24 ), 
    .F1(\board_inst.snakePos_inst.n101[0] ), 
    .COUT1(\board_inst.snakePos_inst.n167023 ), 
    .COUT0(\board_inst.snakePos_inst.n187491 ));
  board_inst_snakePos_inst_SLICE_15 \board_inst.snakePos_inst.SLICE_15 ( 
    .D1(\board_inst.snakePos_inst.n187425 ), .C1(VCC_net), 
    .D0(\board_inst.snakePos_inst.n167478 ), .C0(VCC_net), 
    .B0(\board_inst.snakePos_inst.n987[5] ), 
    .CIN0(\board_inst.snakePos_inst.n167478 ), 
    .CIN1(\board_inst.snakePos_inst.n187425 ), 
    .F0(\board_inst.snakePos_inst.n42[5] ), 
    .F1(\board_inst.snakePos_inst.n42[6] ), 
    .COUT0(\board_inst.snakePos_inst.n187425 ));
  board_inst_snakePos_inst_SLICE_16 \board_inst.snakePos_inst.SLICE_16 ( 
    .D1(\board_inst.snakePos_inst.n187419 ), .C1(VCC_net), 
    .B1(\dir_arr[0][1] ), .D0(\board_inst.snakePos_inst.n167476 ), 
    .C0(VCC_net), .B0(\board_inst.snakePos_inst.n171162 ), 
    .CIN0(\board_inst.snakePos_inst.n167476 ), 
    .CIN1(\board_inst.snakePos_inst.n187419 ), 
    .F0(\board_inst.snakePos_inst.n42[3] ), 
    .F1(\board_inst.snakePos_inst.n42[4] ), 
    .COUT1(\board_inst.snakePos_inst.n167478 ), 
    .COUT0(\board_inst.snakePos_inst.n187419 ));
  board_inst_snakePos_inst_SLICE_17 \board_inst.snakePos_inst.SLICE_17 ( 
    .D1(\board_inst.snakePos_inst.n187416 ), .C1(VCC_net), 
    .B1(\board_inst.snakePos_inst.n987[2] ), 
    .D0(\board_inst.snakePos_inst.n167474 ), .C0(VCC_net), 
    .B0(\board_inst.snakePos_inst.snake_arr_out_99__N_11184 ), 
    .CIN0(\board_inst.snakePos_inst.n167474 ), 
    .CIN1(\board_inst.snakePos_inst.n187416 ), 
    .F0(\board_inst.snakePos_inst.n42[1] ), 
    .F1(\board_inst.snakePos_inst.n42[2] ), 
    .COUT1(\board_inst.snakePos_inst.n167476 ), 
    .COUT0(\board_inst.snakePos_inst.n187416 ));
  board_inst_snakePos_inst_SLICE_18 \board_inst.snakePos_inst.SLICE_18 ( 
    .D1(\board_inst.snakePos_inst.n187413 ), .C1(VCC_net), 
    .B1(\dir_arr[0][1] ), .CIN1(\board_inst.snakePos_inst.n187413 ), 
    .F1(\board_inst.snakePos_inst.n42[0] ), 
    .COUT1(\board_inst.snakePos_inst.n167474 ), 
    .COUT0(\board_inst.snakePos_inst.n187413 ));
  board_inst_snakePos_inst_SLICE_19 \board_inst.snakePos_inst.SLICE_19 ( 
    .D1(\board_inst.snakePos_inst.n187410 ), 
    .B1(\board_inst.snakePos_inst.n171162 ), 
    .D0(\board_inst.snakePos_inst.n166931 ), .C0(VCC_net), 
    .B0(\board_inst.snakePos_inst.n987[2] ), 
    .CIN0(\board_inst.snakePos_inst.n166931 ), 
    .CIN1(\board_inst.snakePos_inst.n187410 ), 
    .F0(\board_inst.snakePos_inst.n37[1] ), 
    .F1(\board_inst.snakePos_inst.n37[2] ), 
    .COUT1(\board_inst.snakePos_inst.n166933 ), 
    .COUT0(\board_inst.snakePos_inst.n187410 ));
  board_inst_snakePos_inst_SLICE_20 \board_inst.snakePos_inst.SLICE_20 ( 
    .D1(\board_inst.snakePos_inst.n187407 ), .C1(VCC_net), 
    .B1(\board_inst.snakePos_inst.snake_arr_out_99__N_11184 ), 
    .CIN1(\board_inst.snakePos_inst.n187407 ), 
    .F1(\board_inst.snakePos_inst.n37[0] ), 
    .COUT1(\board_inst.snakePos_inst.n166931 ), 
    .COUT0(\board_inst.snakePos_inst.n187407 ));
  NES_inst_SLICE_21 \NES_inst.SLICE_21 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n187752 ), .D0(\NES_inst.n167020 ), 
    .C0(\NES_inst.NEScount[11] ), .CLK(CLK), .CIN0(\NES_inst.n167020 ), 
    .CIN1(\NES_inst.n187752 ), .Q0(\NES_inst.NEScount[11] ), 
    .F0(\NES_inst.n85[19] ), .COUT0(\NES_inst.n187752 ));
  NES_inst_SLICE_22 \NES_inst.SLICE_22 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n187749 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n167018 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n167018 ), 
    .CIN1(\NES_inst.n187749 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n167020 ), 
    .COUT0(\NES_inst.n187749 ));
  NES_inst_SLICE_23 \NES_inst.SLICE_23 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n187746 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n167016 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n167016 ), 
    .CIN1(\NES_inst.n187746 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n167018 ), 
    .COUT0(\NES_inst.n187746 ));
  NES_inst_SLICE_24 \NES_inst.SLICE_24 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n187743 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n167014 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n167014 ), 
    .CIN1(\NES_inst.n187743 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n167016 ), 
    .COUT0(\NES_inst.n187743 ));
  NES_inst_SLICE_25 \NES_inst.SLICE_25 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n187740 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n167012 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n167012 ), 
    .CIN1(\NES_inst.n187740 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n167014 ), 
    .COUT0(\NES_inst.n187740 ));
  NES_inst_SLICE_26 \NES_inst.SLICE_26 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n187737 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n167010 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n167010 ), 
    .CIN1(\NES_inst.n187737 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n167012 ), 
    .COUT0(\NES_inst.n187737 ));
  NES_inst_SLICE_27 \NES_inst.SLICE_27 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n187734 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n167008 ), 
    .C0(\NES_inst.NESclk ), .CLK(CLK), .CIN0(\NES_inst.n167008 ), 
    .CIN1(\NES_inst.n187734 ), .Q0(\NES_inst.NESclk ), 
    .Q1(\NES_inst.NEScount[0] ), .F0(\NES_inst.n85[7] ), 
    .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n167010 ), 
    .COUT0(\NES_inst.n187734 ));
  NES_inst_SLICE_28 \NES_inst.SLICE_28 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n187731 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n167006 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n167006 ), .CIN1(\NES_inst.n187731 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n167008 ), .COUT0(\NES_inst.n187731 ));
  NES_inst_SLICE_29 \NES_inst.SLICE_29 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n187728 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n167004 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n167004 ), .CIN1(\NES_inst.n187728 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n167006 ), .COUT0(\NES_inst.n187728 ));
  NES_inst_SLICE_30 \NES_inst.SLICE_30 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n187725 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n167002 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n167002 ), .CIN1(\NES_inst.n187725 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n167004 ), .COUT0(\NES_inst.n187725 ));
  NES_inst_SLICE_31 \NES_inst.SLICE_31 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n187458 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n187458 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n167002 ), .COUT0(\NES_inst.n187458 ));
  display_inst_vga_init_SLICE_32 \display_inst.vga_init.SLICE_32 ( 
    .DI0(\display_inst.vga_init.n35_c[9] ), 
    .D1(\display_inst.vga_init.n187464 ), .D0(\display_inst.vga_init.n167056 ), 
    .C0(\row_cnt[9] ), .CE(\display_inst.vga_init.n86593 ), 
    .LSR(\display_inst.vga_init.n86774 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n167056 ), 
    .CIN1(\display_inst.vga_init.n187464 ), .Q0(\row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35_c[9] ), 
    .COUT0(\display_inst.vga_init.n187464 ));
  display_inst_vga_init_SLICE_33 \display_inst.vga_init.SLICE_33 ( 
    .DI1(\display_inst.vga_init.n35_c[8] ), 
    .DI0(\display_inst.vga_init.n35_c[7] ), 
    .D1(\display_inst.vga_init.n187461 ), .C1(\row_cnt[8] ), 
    .D0(\display_inst.vga_init.n167054 ), .C0(\row_cnt[7] ), 
    .CE(\display_inst.vga_init.n86593 ), .LSR(\display_inst.vga_init.n86774 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n167054 ), 
    .CIN1(\display_inst.vga_init.n187461 ), .Q0(\row_cnt[7] ), 
    .Q1(\row_cnt[8] ), .F0(\display_inst.vga_init.n35_c[7] ), 
    .F1(\display_inst.vga_init.n35_c[8] ), 
    .COUT1(\display_inst.vga_init.n167056 ), 
    .COUT0(\display_inst.vga_init.n187461 ));
  display_inst_vga_init_SLICE_34 \display_inst.vga_init.SLICE_34 ( 
    .DI1(\display_inst.vga_init.n35_c[6] ), 
    .DI0(\display_inst.vga_init.n35_c[5] ), 
    .D1(\display_inst.vga_init.n187443 ), .C1(\row_cnt[6] ), 
    .D0(\display_inst.vga_init.n167052 ), .C0(\row_cnt[5] ), 
    .CE(\display_inst.vga_init.n86593 ), .LSR(\display_inst.vga_init.n86774 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n167052 ), 
    .CIN1(\display_inst.vga_init.n187443 ), .Q0(\row_cnt[5] ), 
    .Q1(\row_cnt[6] ), .F0(\display_inst.vga_init.n35_c[5] ), 
    .F1(\display_inst.vga_init.n35_c[6] ), 
    .COUT1(\display_inst.vga_init.n167054 ), 
    .COUT0(\display_inst.vga_init.n187443 ));
  display_inst_vga_init_SLICE_35 \display_inst.vga_init.SLICE_35 ( 
    .DI1(\display_inst.vga_init.n35_c[4] ), 
    .DI0(\display_inst.vga_init.n35_c[3] ), 
    .D1(\display_inst.vga_init.n187440 ), .C1(\row_cnt[4] ), 
    .D0(\display_inst.vga_init.n167050 ), .C0(\row_cnt[3] ), 
    .CE(\display_inst.vga_init.n86593 ), .LSR(\display_inst.vga_init.n86774 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n167050 ), 
    .CIN1(\display_inst.vga_init.n187440 ), .Q0(\row_cnt[3] ), 
    .Q1(\row_cnt[4] ), .F0(\display_inst.vga_init.n35_c[3] ), 
    .F1(\display_inst.vga_init.n35_c[4] ), 
    .COUT1(\display_inst.vga_init.n167052 ), 
    .COUT0(\display_inst.vga_init.n187440 ));
  display_inst_vga_init_SLICE_36 \display_inst.vga_init.SLICE_36 ( 
    .DI1(\display_inst.vga_init.n35_c[2] ), 
    .DI0(\display_inst.vga_init.n35_c[1] ), 
    .D1(\display_inst.vga_init.n187434 ), .C1(\row_cnt[2] ), 
    .D0(\display_inst.vga_init.n167048 ), .C0(\row_cnt[1] ), 
    .CE(\display_inst.vga_init.n86593 ), .LSR(\display_inst.vga_init.n86774 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n167048 ), 
    .CIN1(\display_inst.vga_init.n187434 ), .Q0(\row_cnt[1] ), 
    .Q1(\row_cnt[2] ), .F0(\display_inst.vga_init.n35_c[1] ), 
    .F1(\display_inst.vga_init.n35_c[2] ), 
    .COUT1(\display_inst.vga_init.n167050 ), 
    .COUT0(\display_inst.vga_init.n187434 ));
  display_inst_vga_init_SLICE_37 \display_inst.vga_init.SLICE_37 ( 
    .DI1(\display_inst.vga_init.n35_c[0] ), 
    .D1(\display_inst.vga_init.n187431 ), .C1(\display_inst.row_cnt[0]_2 ), 
    .B1(VCC_net), .CE(\display_inst.vga_init.n86593 ), 
    .LSR(\display_inst.vga_init.n86774 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n187431 ), .Q1(\display_inst.row_cnt[0]_2 ), 
    .F1(\display_inst.vga_init.n35_c[0] ), 
    .COUT1(\display_inst.vga_init.n167048 ), 
    .COUT0(\display_inst.vga_init.n187431 ));
  display_inst_vga_init_SLICE_38 \display_inst.vga_init.SLICE_38 ( 
    .DI0(\display_inst.vga_init.n45_c[9] ), 
    .D1(\display_inst.vga_init.n187488 ), .D0(\display_inst.vga_init.n167219 ), 
    .C0(\column_cnt[9] ), .LSR(\display_inst.vga_init.n86593 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n167219 ), 
    .CIN1(\display_inst.vga_init.n187488 ), .Q0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.n45_c[9] ), 
    .COUT0(\display_inst.vga_init.n187488 ));
  display_inst_vga_init_SLICE_39 \display_inst.vga_init.SLICE_39 ( 
    .DI1(\display_inst.vga_init.n45_c[8] ), 
    .DI0(\display_inst.vga_init.n45_c[7] ), 
    .D1(\display_inst.vga_init.n187485 ), .C1(\column_cnt[8] ), 
    .D0(\display_inst.vga_init.n167217 ), .C0(\column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n86593 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n167217 ), 
    .CIN1(\display_inst.vga_init.n187485 ), .Q0(\column_cnt[7] ), 
    .Q1(\column_cnt[8] ), .F0(\display_inst.vga_init.n45_c[7] ), 
    .F1(\display_inst.vga_init.n45_c[8] ), 
    .COUT1(\display_inst.vga_init.n167219 ), 
    .COUT0(\display_inst.vga_init.n187485 ));
  display_inst_vga_init_SLICE_40 \display_inst.vga_init.SLICE_40 ( 
    .DI1(\display_inst.vga_init.n45_c[6] ), 
    .DI0(\display_inst.vga_init.n45_c[5] ), 
    .D1(\display_inst.vga_init.n187482 ), .C1(\column_cnt[6] ), 
    .D0(\display_inst.vga_init.n167215 ), .C0(\column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n86593 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n167215 ), 
    .CIN1(\display_inst.vga_init.n187482 ), .Q0(\column_cnt[5] ), 
    .Q1(\column_cnt[6] ), .F0(\display_inst.vga_init.n45_c[5] ), 
    .F1(\display_inst.vga_init.n45_c[6] ), 
    .COUT1(\display_inst.vga_init.n167217 ), 
    .COUT0(\display_inst.vga_init.n187482 ));
  display_inst_vga_init_SLICE_41 \display_inst.vga_init.SLICE_41 ( 
    .DI1(\display_inst.vga_init.n45_c[4] ), 
    .DI0(\display_inst.vga_init.n45_c[3] ), 
    .D1(\display_inst.vga_init.n187479 ), .C1(\column_cnt[4] ), 
    .D0(\display_inst.vga_init.n167213 ), .C0(\column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n86593 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n167213 ), 
    .CIN1(\display_inst.vga_init.n187479 ), .Q0(\column_cnt[3] ), 
    .Q1(\column_cnt[4] ), .F0(\display_inst.vga_init.n45_c[3] ), 
    .F1(\display_inst.vga_init.n45_c[4] ), 
    .COUT1(\display_inst.vga_init.n167215 ), 
    .COUT0(\display_inst.vga_init.n187479 ));
  display_inst_vga_init_SLICE_42 \display_inst.vga_init.SLICE_42 ( 
    .DI1(\display_inst.vga_init.n45_c[2] ), 
    .DI0(\display_inst.vga_init.n45_c[1] ), 
    .D1(\display_inst.vga_init.n187476 ), .C1(\column_cnt[2] ), 
    .D0(\display_inst.vga_init.n167211 ), .C0(\column_cnt[1] ), 
    .LSR(\display_inst.vga_init.n86593 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n167211 ), 
    .CIN1(\display_inst.vga_init.n187476 ), .Q0(\column_cnt[1] ), 
    .Q1(\column_cnt[2] ), .F0(\display_inst.vga_init.n45_c[1] ), 
    .F1(\display_inst.vga_init.n45_c[2] ), 
    .COUT1(\display_inst.vga_init.n167213 ), 
    .COUT0(\display_inst.vga_init.n187476 ));
  display_inst_vga_init_SLICE_43 \display_inst.vga_init.SLICE_43 ( 
    .DI1(\display_inst.vga_init.n45_c[0] ), 
    .D1(\display_inst.vga_init.n187473 ), .C1(\column_cnt[0] ), .B1(VCC_net), 
    .LSR(\display_inst.vga_init.n86593 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n187473 ), .Q1(\column_cnt[0] ), 
    .F1(\display_inst.vga_init.n45_c[0] ), 
    .COUT1(\display_inst.vga_init.n167211 ), 
    .COUT0(\display_inst.vga_init.n187473 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n187593 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n167061 ), 
    .B0(\display_inst.pattern_gen_initial.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167061 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187593 ), 
    .F0(\display_inst.pattern_gen_initial.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167063 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187593 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n187590 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n167059 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167059 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187590 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167061 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187590 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n187587 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n61 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187587 ), 
    .F1(\display_inst.pattern_gen_initial.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167059 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187587 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n187530 ), 
    .D0(\display_inst.pattern_gen_initial.n167104 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167104 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187530 ), 
    .F0(\display_inst.pattern_gen_initial.n61684[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187530 ));
  display_inst_pattern_gen_initial_SLICE_48 
    \display_inst.pattern_gen_initial.SLICE_48 ( 
    .D1(\display_inst.pattern_gen_initial.n187515 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n167102 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167102 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187515 ), 
    .F0(\display_inst.pattern_gen_initial.n61684[7] ), 
    .F1(\display_inst.pattern_gen_initial.n61684[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167104 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187515 ));
  display_inst_pattern_gen_initial_SLICE_49 
    \display_inst.pattern_gen_initial.SLICE_49 ( 
    .D1(\display_inst.pattern_gen_initial.n187629 ), 
    .D0(\display_inst.pattern_gen_initial.n167513 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167513 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187629 ), .F0(n39_adj_21000), 
    .COUT0(\display_inst.pattern_gen_initial.n187629 ));
  display_inst_pattern_gen_initial_SLICE_50 
    \display_inst.pattern_gen_initial.SLICE_50 ( 
    .D1(\display_inst.pattern_gen_initial.n187512 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n174348 ), 
    .D0(\display_inst.pattern_gen_initial.n167100 ), 
    .B0(\display_inst.pattern_gen_initial.n86240 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167100 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187512 ), 
    .F0(\display_inst.pattern_gen_initial.n61684[5] ), 
    .F1(\display_inst.pattern_gen_initial.n61684[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167102 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187512 ));
  display_inst_pattern_gen_initial_SLICE_51 
    \display_inst.pattern_gen_initial.SLICE_51 ( 
    .D1(\display_inst.pattern_gen_initial.n187626 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167511 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167511 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187626 ), .F0(n41_adj_21003), 
    .F1(n40_adj_21001), .COUT1(\display_inst.pattern_gen_initial.n167513 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187626 ));
  display_inst_pattern_gen_initial_SLICE_52 
    \display_inst.pattern_gen_initial.SLICE_52 ( 
    .D1(\display_inst.pattern_gen_initial.n187509 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n59 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187509 ), 
    .F1(\display_inst.pattern_gen_initial.n61684[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167100 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187509 ));
  display_inst_pattern_gen_initial_SLICE_53 
    \display_inst.pattern_gen_initial.SLICE_53 ( 
    .D1(\display_inst.pattern_gen_initial.n187623 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n167509 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167509 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187623 ), .F0(n43_adj_21004), 
    .F1(n42_adj_21002), .COUT1(\display_inst.pattern_gen_initial.n167511 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187623 ));
  display_inst_pattern_gen_initial_SLICE_54 
    \display_inst.pattern_gen_initial.SLICE_54 ( 
    .D1(\display_inst.pattern_gen_initial.n187620 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n167507 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167507 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187620 ), 
    .F0(\display_inst.n47_adj_20900[1] ), .F1(\display_inst.n47_adj_20900[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167509 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187620 ));
  display_inst_pattern_gen_initial_SLICE_55 
    \display_inst.pattern_gen_initial.SLICE_55 ( 
    .D1(\display_inst.pattern_gen_initial.n187617 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187617 ), 
    .F1(\display_inst.n47_adj_20900[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167507 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187617 ));
  display_inst_pattern_gen_initial_SLICE_56 
    \display_inst.pattern_gen_initial.SLICE_56 ( 
    .D1(\display_inst.pattern_gen_initial.n187641 ), 
    .D0(\display_inst.pattern_gen_initial.n167504 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167504 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187641 ), .F0(n31), 
    .COUT0(\display_inst.pattern_gen_initial.n187641 ));
  display_inst_pattern_gen_initial_SLICE_57 
    \display_inst.pattern_gen_initial.SLICE_57 ( 
    .D1(\display_inst.pattern_gen_initial.n187638 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167502 ), .C0(n93), 
    .CIN0(\display_inst.pattern_gen_initial.n167502 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187638 ), .F0(n33), .F1(n32), 
    .COUT1(\display_inst.pattern_gen_initial.n167504 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187638 ));
  display_inst_pattern_gen_initial_SLICE_58 
    \display_inst.pattern_gen_initial.SLICE_58 ( 
    .D1(\display_inst.pattern_gen_initial.n187635 ), .C1(n94), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n167500 ), .C0(n95), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167500 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187635 ), .F0(n35_2), .F1(n34), 
    .COUT1(\display_inst.pattern_gen_initial.n167502 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187635 ));
  display_inst_pattern_gen_initial_SLICE_59 
    \display_inst.pattern_gen_initial.SLICE_59 ( 
    .D1(\display_inst.pattern_gen_initial.n187527 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_c ), 
    .D0(\display_inst.pattern_gen_initial.n167096 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_20703 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167096 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187527 ), 
    .F0(\display_inst.pattern_gen_initial.n61672[8] ), 
    .F1(\display_inst.pattern_gen_initial.n61672[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187527 ));
  display_inst_pattern_gen_initial_SLICE_60 
    \display_inst.pattern_gen_initial.SLICE_60 ( 
    .D1(\display_inst.pattern_gen_initial.n187632 ), .C1(n96), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187632 ), .F1(n36), 
    .COUT1(\display_inst.pattern_gen_initial.n167500 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187632 ));
  display_inst_pattern_gen_initial_SLICE_61 
    \display_inst.pattern_gen_initial.SLICE_61 ( 
    .D1(\display_inst.pattern_gen_initial.n187656 ), 
    .D0(\display_inst.pattern_gen_initial.n167497 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167497 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187656 ), .F0(n39_adj_20996), 
    .COUT0(\display_inst.pattern_gen_initial.n187656 ));
  display_inst_pattern_gen_initial_SLICE_62 
    \display_inst.pattern_gen_initial.SLICE_62 ( 
    .D1(\display_inst.pattern_gen_initial.n187653 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167495 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167495 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187653 ), .F0(n41_adj_20994), 
    .F1(n40_adj_20998), .COUT1(\display_inst.pattern_gen_initial.n167497 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187653 ));
  display_inst_pattern_gen_initial_SLICE_63 
    \display_inst.pattern_gen_initial.SLICE_63 ( 
    .D1(\display_inst.pattern_gen_initial.n187524 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_20702 ), 
    .D0(\display_inst.pattern_gen_initial.n167094 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_20705 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167094 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187524 ), 
    .F0(\display_inst.pattern_gen_initial.n61672[6] ), 
    .F1(\display_inst.pattern_gen_initial.n61672[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167096 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187524 ));
  display_inst_pattern_gen_initial_SLICE_64 
    \display_inst.pattern_gen_initial.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n187521 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_20706 ), 
    .D0(\display_inst.pattern_gen_initial.n167092 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_20704 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167092 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187521 ), 
    .F0(\display_inst.pattern_gen_initial.n61672[4] ), 
    .F1(\display_inst.pattern_gen_initial.n61672[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167094 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187521 ));
  display_inst_pattern_gen_initial_SLICE_65 
    \display_inst.pattern_gen_initial.SLICE_65 ( 
    .D1(\display_inst.pattern_gen_initial.n187518 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187518 ), 
    .F1(\display_inst.pattern_gen_initial.n61672[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167092 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187518 ));
  display_inst_pattern_gen_initial_SLICE_66 
    \display_inst.pattern_gen_initial.SLICE_66 ( 
    .D1(\display_inst.pattern_gen_initial.n187545 ), 
    .D0(\display_inst.pattern_gen_initial.n167089 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167089 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187545 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_20838[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187545 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( 
    .D1(\display_inst.pattern_gen_initial.n187650 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n167493 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167493 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187650 ), .F0(n43_adj_20999), 
    .F1(n42_adj_20995), .COUT1(\display_inst.pattern_gen_initial.n167495 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187650 ));
  display_inst_pattern_gen_initial_SLICE_68 
    \display_inst.pattern_gen_initial.SLICE_68 ( 
    .D1(\display_inst.pattern_gen_initial.n187647 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n167491 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167491 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187647 ), .F0(n45_adj_20993), 
    .F1(n44_adj_20997), .COUT1(\display_inst.pattern_gen_initial.n167493 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187647 ));
  display_inst_pattern_gen_initial_SLICE_69 
    \display_inst.pattern_gen_initial.SLICE_69 ( 
    .D1(\display_inst.pattern_gen_initial.n187644 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187644 ), 
    .F1(\display_inst.n47_c[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167491 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187644 ));
  display_inst_pattern_gen_initial_SLICE_70 
    \display_inst.pattern_gen_initial.SLICE_70 ( 
    .D1(\display_inst.pattern_gen_initial.n187542 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n167087 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167087 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187542 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_20838[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_20838[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167089 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187542 ));
  display_inst_pattern_gen_initial_SLICE_71 
    \display_inst.pattern_gen_initial.SLICE_71 ( 
    .D1(\display_inst.pattern_gen_initial.n187614 ), 
    .D0(\display_inst.pattern_gen_initial.n167488 ), 
    .C0(\display_inst.pattern_gen_initial.n146[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167488 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187614 ), .F0(n39_adj_20989), 
    .COUT0(\display_inst.pattern_gen_initial.n187614 ));
  display_inst_pattern_gen_initial_SLICE_72 
    \display_inst.pattern_gen_initial.SLICE_72 ( 
    .D1(\display_inst.pattern_gen_initial.n187539 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_20708 ), 
    .D0(\display_inst.pattern_gen_initial.n167085 ), 
    .B0(\display_inst.pattern_gen_initial.n490_adj_20709 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167085 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187539 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_20838[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_20838[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167087 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187539 ));
  display_inst_pattern_gen_initial_SLICE_73 
    \display_inst.pattern_gen_initial.SLICE_73 ( 
    .D1(\display_inst.pattern_gen_initial.n187611 ), 
    .C1(\display_inst.pattern_gen_initial.n146[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167486 ), 
    .C0(\display_inst.pattern_gen_initial.n146[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167486 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187611 ), .F0(n41_adj_20986), 
    .F1(n40_adj_20985), .COUT1(\display_inst.pattern_gen_initial.n167488 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187611 ));
  display_inst_pattern_gen_initial_SLICE_74 
    \display_inst.pattern_gen_initial.SLICE_74 ( 
    .D1(\display_inst.pattern_gen_initial.n187536 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_20710 ), 
    .D0(\display_inst.pattern_gen_initial.n167083 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_20746 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167083 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187536 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_20838[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_20838[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167085 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187536 ));
  display_inst_pattern_gen_initial_SLICE_75 
    \display_inst.pattern_gen_initial.SLICE_75 ( 
    .D1(\display_inst.pattern_gen_initial.n187608 ), 
    .C1(\display_inst.pattern_gen_initial.n146[6] ), 
    .D0(\display_inst.pattern_gen_initial.n167484 ), 
    .C0(\display_inst.pattern_gen_initial.n146[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167484 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187608 ), .F0(n43_adj_20987), 
    .F1(n42_adj_20988), .COUT1(\display_inst.pattern_gen_initial.n167486 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187608 ));
  display_inst_pattern_gen_initial_SLICE_76 
    \display_inst.pattern_gen_initial.SLICE_76 ( 
    .D1(\display_inst.pattern_gen_initial.n187605 ), 
    .C1(\display_inst.pattern_gen_initial.n146[4] ), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n167482 ), 
    .C0(\display_inst.pattern_gen_initial.n146[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167482 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187605 ), .F0(n45_adj_20992), 
    .F1(n44_adj_20990), .COUT1(\display_inst.pattern_gen_initial.n167484 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187605 ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n187602 ), 
    .C1(\display_inst.pattern_gen_initial.n146[2] ), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187602 ), .F1(n46_adj_20991), 
    .COUT1(\display_inst.pattern_gen_initial.n167482 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187602 ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n187533 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n61_adj_20716 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187533 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_20838[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167083 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187533 ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D1(\display_inst.pattern_gen_initial.n187506 ), 
    .D0(\display_inst.pattern_gen_initial.n167471 ), .C0(VCC_net), 
    .B0(\column_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n167471 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187506 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187506 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D1(\display_inst.pattern_gen_initial.n187503 ), .C1(VCC_net), 
    .B1(\column_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n167469 ), 
    .C0(VCC_net), .B0(\column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167469 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187503 ), 
    .F0(\display_inst.pattern_gen_initial.n227 ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167471 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187503 ));
  display_inst_pattern_gen_initial_SLICE_81 
    \display_inst.pattern_gen_initial.SLICE_81 ( 
    .D1(\display_inst.pattern_gen_initial.n187500 ), .B1(\column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n167467 ), .B0(\column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167467 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187500 ), 
    .F0(\display_inst.pattern_gen_initial.n328 ), 
    .F1(\display_inst.pattern_gen_initial.n327 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167469 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187500 ));
  display_inst_pattern_gen_initial_SLICE_82 
    \display_inst.pattern_gen_initial.SLICE_82 ( 
    .D1(\display_inst.pattern_gen_initial.n187497 ), .C1(VCC_net), 
    .B1(\column_cnt[4] ), .D0(\display_inst.pattern_gen_initial.n167465 ), 
    .C0(VCC_net), .B0(\column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167465 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187497 ), 
    .F0(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .F1(\display_inst.pattern_gen_initial.n59 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167467 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187497 ));
  display_inst_pattern_gen_initial_SLICE_83 
    \display_inst.pattern_gen_initial.SLICE_83 ( 
    .D1(\display_inst.pattern_gen_initial.n187494 ), .C1(VCC_net), 
    .B1(\column_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n187494 ), 
    .F1(\display_inst.pattern_gen_initial.n61_adj_20716 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167465 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187494 ));
  display_inst_pattern_gen_initial_SLICE_84 
    \display_inst.pattern_gen_initial.SLICE_84 ( 
    .D1(\display_inst.pattern_gen_initial.n187584 ), 
    .D0(\display_inst.pattern_gen_initial.n167080 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_20755 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167080 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187584 ), 
    .F0(\display_inst.pattern_gen_initial.n61564[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187584 ));
  display_inst_pattern_gen_initial_SLICE_85 
    \display_inst.pattern_gen_initial.SLICE_85 ( 
    .D1(\display_inst.pattern_gen_initial.n187560 ), 
    .D0(\display_inst.pattern_gen_initial.n167462 ), .C0(VCC_net), 
    .B0(\row_cnt[9] ), .CIN0(\display_inst.pattern_gen_initial.n167462 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187560 ), 
    .F0(\display_inst.pattern_gen_initial.n225_adj_20806 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187560 ));
  display_inst_pattern_gen_initial_SLICE_86 
    \display_inst.pattern_gen_initial.SLICE_86 ( 
    .D1(\display_inst.pattern_gen_initial.n187557 ), .C1(VCC_net), 
    .B1(\row_cnt[8] ), .D0(\display_inst.pattern_gen_initial.n167460 ), 
    .C0(VCC_net), .B0(\row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167460 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187557 ), 
    .F0(\display_inst.pattern_gen_initial.n56 ), 
    .F1(\display_inst.pattern_gen_initial.n55 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167462 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187557 ));
  display_inst_pattern_gen_initial_SLICE_87 
    \display_inst.pattern_gen_initial.SLICE_87 ( 
    .D1(\display_inst.pattern_gen_initial.n187554 ), .C1(VCC_net), 
    .B1(\row_cnt[6] ), .D0(\display_inst.pattern_gen_initial.n167458 ), 
    .C0(VCC_net), .B0(\row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167458 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187554 ), 
    .F0(\display_inst.pattern_gen_initial.n58 ), 
    .F1(\display_inst.pattern_gen_initial.n57 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167460 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187554 ));
  display_inst_pattern_gen_initial_SLICE_88 
    \display_inst.pattern_gen_initial.SLICE_88 ( 
    .D1(\display_inst.pattern_gen_initial.n187551 ), .B1(\row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n167456 ), .C0(VCC_net), 
    .B0(\row_cnt[3] ), .CIN0(\display_inst.pattern_gen_initial.n167456 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187551 ), 
    .F0(\display_inst.pattern_gen_initial.n60 ), 
    .F1(\display_inst.pattern_gen_initial.n59_adj_20809 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167458 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187551 ));
  display_inst_pattern_gen_initial_SLICE_89 
    \display_inst.pattern_gen_initial.SLICE_89 ( 
    .D1(\display_inst.pattern_gen_initial.n187548 ), .C1(VCC_net), 
    .B1(\row_cnt[2] ), .CIN1(\display_inst.pattern_gen_initial.n187548 ), 
    .F1(\display_inst.pattern_gen_initial.n61 ), 
    .COUT1(\display_inst.pattern_gen_initial.n167456 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187548 ));
  display_inst_pattern_gen_initial_SLICE_90 
    \display_inst.pattern_gen_initial.SLICE_90 ( 
    .D1(\display_inst.pattern_gen_initial.n187683 ), 
    .D0(\display_inst.pattern_gen_initial.n167453 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167453 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187683 ), .F0(n39), 
    .COUT0(\display_inst.pattern_gen_initial.n187683 ));
  display_inst_pattern_gen_initial_SLICE_91 
    \display_inst.pattern_gen_initial.SLICE_91 ( 
    .D1(\display_inst.pattern_gen_initial.n187569 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_20814 ), 
    .D0(\display_inst.pattern_gen_initial.n167078 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_20813 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167078 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187569 ), 
    .F0(\display_inst.pattern_gen_initial.n61564[7] ), 
    .F1(\display_inst.pattern_gen_initial.n61564[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167080 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187569 ));
  display_inst_pattern_gen_initial_SLICE_92 
    \display_inst.pattern_gen_initial.SLICE_92 ( 
    .D1(\display_inst.pattern_gen_initial.n187680 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167451 ), .C0(n93), 
    .CIN0(\display_inst.pattern_gen_initial.n167451 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187680 ), .F0(n41_adj_20980), 
    .F1(n40_adj_20979), .COUT1(\display_inst.pattern_gen_initial.n167453 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187680 ));
  display_inst_pattern_gen_initial_SLICE_93 
    \display_inst.pattern_gen_initial.SLICE_93 ( 
    .D1(\display_inst.pattern_gen_initial.n187566 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n174346 ), 
    .D0(\display_inst.pattern_gen_initial.n167076 ), 
    .B0(\display_inst.pattern_gen_initial.n86230 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167076 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187566 ), 
    .F0(\display_inst.pattern_gen_initial.n61564[5] ), 
    .F1(\display_inst.pattern_gen_initial.n61564[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167078 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187566 ));
  display_inst_pattern_gen_initial_SLICE_94 
    \display_inst.pattern_gen_initial.SLICE_94 ( 
    .D1(\display_inst.pattern_gen_initial.n187677 ), .C1(n94), .B1(VCC_net), 
    .D0(\display_inst.pattern_gen_initial.n167449 ), .C0(n95), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167449 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187677 ), .F0(n43_adj_20984), 
    .F1(n42_adj_20982), .COUT1(\display_inst.pattern_gen_initial.n167451 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187677 ));
  display_inst_pattern_gen_initial_SLICE_95 
    \display_inst.pattern_gen_initial.SLICE_95 ( 
    .D1(\display_inst.pattern_gen_initial.n187563 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n59_adj_20809 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187563 ), 
    .F1(\display_inst.pattern_gen_initial.n61564[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167076 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187563 ));
  display_inst_pattern_gen_initial_SLICE_96 
    \display_inst.pattern_gen_initial.SLICE_96 ( 
    .D1(\display_inst.pattern_gen_initial.n187674 ), .C1(n96), 
    .D0(\display_inst.pattern_gen_initial.n167447 ), .C0(n97), 
    .CIN0(\display_inst.pattern_gen_initial.n167447 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187674 ), .F0(n45_adj_20981), 
    .F1(n44_adj_20983), .COUT1(\display_inst.pattern_gen_initial.n167449 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187674 ));
  display_inst_pattern_gen_initial_SLICE_97 
    \display_inst.pattern_gen_initial.SLICE_97 ( 
    .D1(\display_inst.pattern_gen_initial.n187671 ), .C1(n98), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187671 ), .F1(n46_adj_20978), 
    .COUT1(\display_inst.pattern_gen_initial.n167447 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187671 ));
  display_inst_pattern_gen_initial_SLICE_98 
    \display_inst.pattern_gen_initial.SLICE_98 ( 
    .D1(\display_inst.pattern_gen_initial.n187686 ), 
    .D0(\display_inst.pattern_gen_initial.n167444 ), 
    .C0(\display_inst.pattern_gen_initial.n90[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n167444 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187686 ), 
    .F0(\display_inst.pattern_gen_initial.n47_c[7] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187686 ));
  display_inst_pattern_gen_initial_SLICE_99 
    \display_inst.pattern_gen_initial.SLICE_99 ( 
    .D1(\display_inst.pattern_gen_initial.n187581 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_20822 ), 
    .D0(\display_inst.pattern_gen_initial.n167072 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167072 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187581 ), 
    .F0(\display_inst.pattern_gen_initial.n61552[8] ), 
    .F1(\display_inst.pattern_gen_initial.n61552[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187581 ));
  display_inst_pattern_gen_initial_SLICE_100 
    \display_inst.pattern_gen_initial.SLICE_100 ( 
    .D1(\display_inst.pattern_gen_initial.n187668 ), 
    .C1(\display_inst.pattern_gen_initial.n90[8] ), 
    .D0(\display_inst.pattern_gen_initial.n167442 ), .C0(n93), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167442 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187668 ), .F0(n41), .F1(n40), 
    .COUT1(\display_inst.pattern_gen_initial.n167444 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187668 ));
  display_inst_pattern_gen_initial_SLICE_101 
    \display_inst.pattern_gen_initial.SLICE_101 ( 
    .D1(\display_inst.pattern_gen_initial.n187665 ), .C1(n94), 
    .D0(\display_inst.pattern_gen_initial.n167440 ), .C0(n95), 
    .CIN0(\display_inst.pattern_gen_initial.n167440 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187665 ), .F0(n43), .F1(n42_2), 
    .COUT1(\display_inst.pattern_gen_initial.n167442 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187665 ));
  display_inst_pattern_gen_initial_SLICE_102 
    \display_inst.pattern_gen_initial.SLICE_102 ( 
    .D1(\display_inst.pattern_gen_initial.n187578 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n167070 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167070 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187578 ), 
    .F0(\display_inst.pattern_gen_initial.n61552[6] ), 
    .F1(\display_inst.pattern_gen_initial.n61552[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167072 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187578 ));
  display_inst_pattern_gen_initial_SLICE_103 
    \display_inst.pattern_gen_initial.SLICE_103 ( 
    .D1(\display_inst.pattern_gen_initial.n187662 ), .C1(n96), 
    .D0(\display_inst.pattern_gen_initial.n167438 ), .C0(n97), .B0(VCC_net), 
    .CIN0(\display_inst.pattern_gen_initial.n167438 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187662 ), .F0(n45_2), .F1(n44), 
    .COUT1(\display_inst.pattern_gen_initial.n167440 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187662 ));
  display_inst_pattern_gen_initial_SLICE_104 
    \display_inst.pattern_gen_initial.SLICE_104 ( 
    .D1(\display_inst.pattern_gen_initial.n187659 ), .C1(n98), .B1(VCC_net), 
    .CIN1(\display_inst.pattern_gen_initial.n187659 ), .F1(n46), 
    .COUT1(\display_inst.pattern_gen_initial.n167438 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187659 ));
  display_inst_pattern_gen_initial_SLICE_105 
    \display_inst.pattern_gen_initial.SLICE_105 ( 
    .D1(\display_inst.pattern_gen_initial.n187575 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n167068 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167068 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187575 ), 
    .F0(\display_inst.pattern_gen_initial.n61552[4] ), 
    .F1(\display_inst.pattern_gen_initial.n61552[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167070 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187575 ));
  display_inst_pattern_gen_initial_SLICE_106 
    \display_inst.pattern_gen_initial.SLICE_106 ( 
    .D1(\display_inst.pattern_gen_initial.n187572 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n60 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187572 ), 
    .F1(\display_inst.pattern_gen_initial.n61552[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167068 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187572 ));
  display_inst_pattern_gen_initial_SLICE_107 
    \display_inst.pattern_gen_initial.SLICE_107 ( 
    .D1(\display_inst.pattern_gen_initial.n187599 ), 
    .D0(\display_inst.pattern_gen_initial.n167065 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_20721 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167065 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187599 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n187599 ));
  display_inst_pattern_gen_initial_SLICE_108 
    \display_inst.pattern_gen_initial.SLICE_108 ( 
    .D1(\display_inst.pattern_gen_initial.n187596 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_20722 ), 
    .D0(\display_inst.pattern_gen_initial.n167063 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488_adj_20720 ), 
    .CIN0(\display_inst.pattern_gen_initial.n167063 ), 
    .CIN1(\display_inst.pattern_gen_initial.n187596 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n167065 ), 
    .COUT0(\display_inst.pattern_gen_initial.n187596 ));
  board_inst_SLICE_111 \board_inst.SLICE_111 ( .DI1(\board_inst.n172597 ), 
    .DI0(\board_inst.n172595 ), .D1(\board_inst.n172678 ), .C1(\digital[3] ), 
    .B1(\game_State[0] ), .A1(\apple[8] ), .D0(\board_inst.n172678 ), 
    .C0(\game_State[0] ), .B0(\digital[3] ), .A0(\apple[2] ), .CLK(CLK), 
    .Q0(\apple[2] ), .Q1(\apple[8] ), .F0(\board_inst.n172595 ), 
    .F1(\board_inst.n172597 ));
  board_inst_SLICE_112 \board_inst.SLICE_112 ( .DI1(\board_inst.n172596 ), 
    .DI0(\board_inst.n174214 ), .D1(\board_inst.n172678 ), .C1(\digital[3] ), 
    .B1(\game_State[0] ), .A1(\apple[6] ), .D0(\board_inst.n172678 ), 
    .C0(\game_State[0] ), .B0(\digital[3] ), .A0(\apple[5] ), .CLK(CLK), 
    .Q0(\apple[5] ), .Q1(\apple[6] ), .F0(\board_inst.n174214 ), 
    .F1(\board_inst.n172596 ));
  SLICE_116 SLICE_116( .DI1(n86787), .DI0(n86789), .D1(\dir_arr[0][0] ), 
    .C1(\game_State[0] ), .D0(\dir_arr[0][1] ), .B0(\game_State[0] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q0(\dir_arr[0][1] ), 
    .Q1(\dir_arr[0][0] ), .F0(n86789), .F1(n86787));
  board_inst_snakePos_inst_SLICE_120 \board_inst.snakePos_inst.SLICE_120 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[97] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[98] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20927 ), .A1(\arr_length[2] ), 
    .D0(\arr_length[2] ), .B0(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20927 ), .CLK(CLK), 
    .Q0(\snake_arr[98] ), .Q1(\snake_arr[97] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[98] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[97] ));
  board_inst_snakePos_inst_SLICE_122 \board_inst.snakePos_inst.SLICE_122 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[95] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[96] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n138417 ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20926 ), 
    .D0(\board_inst.snakePos_inst.n12_adj_20927 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n9_adj_20905 ), .CLK(CLK), 
    .Q0(\snake_arr[96] ), .Q1(\snake_arr[95] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[96] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[95] ));
  board_inst_snakePos_inst_SLICE_124 \board_inst.snakePos_inst.SLICE_124 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[93] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[94] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20926 ), .A1(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20926 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20904 ), .CLK(CLK), 
    .Q0(\snake_arr[94] ), .Q1(\snake_arr[93] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[94] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[93] ));
  board_inst_snakePos_inst_SLICE_126 \board_inst.snakePos_inst.SLICE_126 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[91] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[92] ), 
    .C1(\arr_length[2] ), .B1(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .A1(\board_inst.snakePos_inst.n12_adj_20926 ), .D0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20926 ), 
    .A0(\board_inst.snakePos_inst.n9 ), .CLK(CLK), .Q0(\snake_arr[92] ), 
    .Q1(\snake_arr[91] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[92] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[91] ));
  board_inst_snakePos_inst_SLICE_128 \board_inst.snakePos_inst.SLICE_128 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[89] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[90] ), 
    .D1(\arr_length[2] ), .B1(\board_inst.snakePos_inst.n12_adj_20926 ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20909 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20926 ), .CLK(CLK), 
    .Q0(\snake_arr[90] ), .Q1(\snake_arr[89] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[90] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[89] ));
  board_inst_snakePos_inst_SLICE_130 \board_inst.snakePos_inst.SLICE_130 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[87] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[88] ), 
    .D1(\board_inst.snakePos_inst.n138417 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_20925 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n11 ), .D0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20926 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20905 ), .CLK(CLK), 
    .Q0(\snake_arr[88] ), .Q1(\snake_arr[87] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[88] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[87] ));
  board_inst_snakePos_inst_SLICE_132 \board_inst.snakePos_inst.SLICE_132 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[85] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[86] ), 
    .D1(\board_inst.snakePos_inst.n11 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .B1(\board_inst.snakePos_inst.n10_adj_20925 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .C0(\board_inst.snakePos_inst.n10_adj_20925 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n11 ), .CLK(CLK), .Q0(\snake_arr[86] ), 
    .Q1(\snake_arr[85] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[86] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[85] ));
  board_inst_snakePos_inst_SLICE_134 \board_inst.snakePos_inst.SLICE_134 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[83] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[84] ), 
    .D1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .C1(\board_inst.snakePos_inst.n11 ), 
    .B1(\board_inst.snakePos_inst.n9_adj_20911 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n9 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n11 ), 
    .A0(\board_inst.snakePos_inst.n10_adj_20925 ), .CLK(CLK), 
    .Q0(\snake_arr[84] ), .Q1(\snake_arr[83] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[84] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[83] ));
  board_inst_snakePos_inst_SLICE_136 \board_inst.snakePos_inst.SLICE_136 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[81] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[82] ), 
    .D1(\board_inst.snakePos_inst.n11 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20906 ), .D0(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .B0(\board_inst.snakePos_inst.n11 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20909 ), .CLK(CLK), 
    .Q0(\snake_arr[82] ), .Q1(\snake_arr[81] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[82] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[81] ));
  board_inst_snakePos_inst_SLICE_138 \board_inst.snakePos_inst.SLICE_138 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[79] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[80] ), 
    .D1(\arr_length[2] ), .B1(\board_inst.snakePos_inst.n138417 ), 
    .A1(\board_inst.snakePos_inst.n12 ), .D0(\board_inst.snakePos_inst.n11 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20905 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n10_adj_20925 ), .CLK(CLK), 
    .Q0(\snake_arr[80] ), .Q1(\snake_arr[79] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[80] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[79] ));
  board_inst_snakePos_inst_SLICE_140 \board_inst.snakePos_inst.SLICE_140 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[77] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[78] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .B1(\board_inst.snakePos_inst.n12 ), .C0(\board_inst.snakePos_inst.n12 ), 
    .B0(\board_inst.snakePos_inst.n9_adj_20904 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[78] ), .Q1(\snake_arr[77] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[78] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[77] ));
  board_inst_snakePos_inst_SLICE_142 \board_inst.snakePos_inst.SLICE_142 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[75] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[76] ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20911 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n12 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n12 ), .A0(\board_inst.snakePos_inst.n9 ), 
    .CLK(CLK), .Q0(\snake_arr[76] ), .Q1(\snake_arr[75] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[76] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[75] ));
  board_inst_snakePos_inst_SLICE_144 \board_inst.snakePos_inst.SLICE_144 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[73] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[74] ), 
    .C1(\board_inst.snakePos_inst.n12 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .B0(\board_inst.snakePos_inst.n12 ), .A0(\arr_length[2] ), .CLK(CLK), 
    .Q0(\snake_arr[74] ), .Q1(\snake_arr[73] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[74] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[73] ));
  board_inst_snakePos_inst_SLICE_146 \board_inst.snakePos_inst.SLICE_146 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[71] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[72] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n11 ), 
    .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(\board_inst.snakePos_inst.n138417 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20905 ), 
    .C0(\board_inst.snakePos_inst.n12 ), .A0(\arr_length[2] ), .CLK(CLK), 
    .Q0(\snake_arr[72] ), .Q1(\snake_arr[71] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[72] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[71] ));
  board_inst_snakePos_inst_SLICE_148 \board_inst.snakePos_inst.SLICE_148 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[69] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[70] ), 
    .D1(\board_inst.snakePos_inst.n11 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20903 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n10 ), .D0(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n11 ), .B0(\board_inst.snakePos_inst.n10 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20904 ), .CLK(CLK), 
    .Q0(\snake_arr[70] ), .Q1(\snake_arr[69] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[70] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[69] ));
  board_inst_snakePos_inst_SLICE_150 \board_inst.snakePos_inst.SLICE_150 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[67] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[68] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .C1(\board_inst.snakePos_inst.n10 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n11 ), .D0(\board_inst.snakePos_inst.n11 ), 
    .C0(\board_inst.snakePos_inst.n9 ), .B0(\board_inst.snakePos_inst.n10 ), 
    .A0(\arr_length[2] ), .CLK(CLK), .Q0(\snake_arr[68] ), 
    .Q1(\snake_arr[67] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[68] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[67] ));
  board_inst_snakePos_inst_SLICE_152 \board_inst.snakePos_inst.SLICE_152 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[65] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[66] ), 
    .D1(\board_inst.snakePos_inst.n10 ), .C1(\board_inst.snakePos_inst.n11 ), 
    .B1(\arr_length[2] ), .A1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .D0(\board_inst.snakePos_inst.n11 ), .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\arr_length[2] ), .A0(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .CLK(CLK), .Q0(\snake_arr[66] ), .Q1(\snake_arr[65] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[66] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[65] ));
  board_inst_snakePos_inst_SLICE_154 \board_inst.snakePos_inst.SLICE_154 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[63] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[64] ), 
    .D1(\board_inst.snakePos_inst.n138417 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20921 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n10 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n11 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20905 ), .CLK(CLK), 
    .Q0(\snake_arr[64] ), .Q1(\snake_arr[63] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[64] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[63] ));
  board_inst_snakePos_inst_SLICE_156 \board_inst.snakePos_inst.SLICE_156 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[61] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[62] ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20903 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n12_adj_20921 ), 
    .D0(\board_inst.snakePos_inst.n12_adj_20921 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n9_adj_20904 ), .CLK(CLK), 
    .Q0(\snake_arr[62] ), .Q1(\snake_arr[61] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[62] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[61] ));
  board_inst_snakePos_inst_SLICE_158 \board_inst.snakePos_inst.SLICE_158 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[59] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[60] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20921 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20911 ), .B1(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20921 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n9 ), .CLK(CLK), .Q0(\snake_arr[60] ), 
    .Q1(\snake_arr[59] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[60] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[59] ));
  board_inst_snakePos_inst_SLICE_160 \board_inst.snakePos_inst.SLICE_160 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[57] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[58] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .A1(\board_inst.snakePos_inst.n12_adj_20921 ), 
    .D0(\board_inst.snakePos_inst.n12_adj_20921 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20909 ), .CLK(CLK), 
    .Q0(\snake_arr[58] ), .Q1(\snake_arr[57] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[58] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[57] ));
  board_inst_snakePos_inst_SLICE_162 \board_inst.snakePos_inst.SLICE_162 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[55] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[56] ), 
    .D1(\board_inst.snakePos_inst.n138417 ), .C1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n12_adj_20919 ), .D0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n9_adj_20905 ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20921 ), .CLK(CLK), 
    .Q0(\snake_arr[56] ), .Q1(\snake_arr[55] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[56] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[55] ));
  board_inst_snakePos_inst_SLICE_164 \board_inst.snakePos_inst.SLICE_164 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[53] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[54] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20919 ), .B1(\arr_length[2] ), 
    .D0(\dir_arr[0][0] ), .C0(\arr_length[2] ), .B0(\dir_arr[0][1] ), 
    .A0(\board_inst.snakePos_inst.n62854 ), .CLK(CLK), .Q0(\snake_arr[54] ), 
    .Q1(\snake_arr[53] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[54] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[53] ));
  board_inst_snakePos_inst_SLICE_166 \board_inst.snakePos_inst.SLICE_166 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[51] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[52] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20919 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .D0(\board_inst.snakePos_inst.n12_adj_20919 ), 
    .B0(\board_inst.snakePos_inst.n9 ), .A0(\arr_length[2] ), .CLK(CLK), 
    .Q0(\snake_arr[52] ), .Q1(\snake_arr[51] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[52] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[51] ));
  board_inst_snakePos_inst_SLICE_168 \board_inst.snakePos_inst.SLICE_168 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[49] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[50] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20919 ), 
    .B1(\board_inst.snakePos_inst.n9_adj_20906 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20919 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[50] ), .Q1(\snake_arr[49] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[50] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[49] ));
  board_inst_snakePos_inst_SLICE_170 \board_inst.snakePos_inst.SLICE_170 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[47] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[48] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20918 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n138417 ), .D0(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20905 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20919 ), .CLK(CLK), 
    .Q0(\snake_arr[48] ), .Q1(\snake_arr[47] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[48] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[47] ));
  board_inst_snakePos_inst_SLICE_172 \board_inst.snakePos_inst.SLICE_172 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[45] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[46] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20918 ), 
    .B1(\board_inst.snakePos_inst.snake_arr_out_99__N_11184 ), 
    .A1(\arr_length[2] ), .D0(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20918 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[46] ), .Q1(\snake_arr[45] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[46] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[45] ));
  board_inst_snakePos_inst_SLICE_174 \board_inst.snakePos_inst.SLICE_174 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[42] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[43] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20918 ), 
    .B1(\board_inst.snakePos_inst.n9_adj_20909 ), .A1(\arr_length[2] ), 
    .D0(\arr_length[2] ), .C0(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20918 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20916 ), .CLK(CLK), 
    .Q0(\snake_arr[43] ), .Q1(\snake_arr[42] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[43] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[42] ));
  board_inst_snakePos_inst_SLICE_176 \board_inst.snakePos_inst.SLICE_176 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[40] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[41] ), 
    .C1(\arr_length[2] ), .B1(\board_inst.snakePos_inst.n12_adj_20918 ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20905 ), .D0(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20918 ), .CLK(CLK), 
    .Q0(\snake_arr[41] ), .Q1(\snake_arr[40] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[41] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[40] ));
  board_inst_snakePos_inst_SLICE_178 \board_inst.snakePos_inst.SLICE_178 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[38] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[39] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20915 ), .B1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n138417 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20915 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[39] ), .Q1(\snake_arr[38] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[39] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[38] ));
  board_inst_snakePos_inst_SLICE_180 \board_inst.snakePos_inst.SLICE_180 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[36] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[37] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20915 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n9 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20903 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20915 ), .CLK(CLK), 
    .Q0(\snake_arr[37] ), .Q1(\snake_arr[36] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[37] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[36] ));
  board_inst_snakePos_inst_SLICE_182 \board_inst.snakePos_inst.SLICE_182 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[34] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[35] ), 
    .D1(\dir_arr[0][0] ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n62892 ), .A1(\dir_arr[0][1] ), 
    .D0(\arr_length[2] ), .C0(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20915 ), 
    .A0(\board_inst.snakePos_inst.snake_arr_out_99__N_11184 ), .CLK(CLK), 
    .Q0(\snake_arr[35] ), .Q1(\snake_arr[34] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[35] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[34] ));
  board_inst_snakePos_inst_SLICE_184 \board_inst.snakePos_inst.SLICE_184 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[32] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[33] ), 
    .D1(\board_inst.snakePos_inst.n9_adj_20905 ), .C1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n12_adj_20915 ), .D0(\arr_length[2] ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20915 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20916 ), .CLK(CLK), 
    .Q0(\snake_arr[33] ), .Q1(\snake_arr[32] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[33] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[32] ));
  board_inst_snakePos_inst_SLICE_186 \board_inst.snakePos_inst.SLICE_186 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[30] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[31] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .B1(\board_inst.snakePos_inst.n9_adj_20904 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n138417 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20907 ), .CLK(CLK), 
    .Q0(\snake_arr[31] ), .Q1(\snake_arr[30] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[31] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[30] ));
  board_inst_snakePos_inst_SLICE_188 \board_inst.snakePos_inst.SLICE_188 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[28] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[29] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .B1(\board_inst.snakePos_inst.n9 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20903 ), .CLK(CLK), 
    .Q0(\snake_arr[29] ), .Q1(\snake_arr[28] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[29] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[28] ));
  board_inst_snakePos_inst_SLICE_190 \board_inst.snakePos_inst.SLICE_190 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[26] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[27] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20911 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20907 ), .CLK(CLK), 
    .Q0(\snake_arr[27] ), .Q1(\snake_arr[26] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[27] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[26] ));
  board_inst_snakePos_inst_SLICE_192 \board_inst.snakePos_inst.SLICE_192 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[24] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[25] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20905 ), 
    .B1(\board_inst.snakePos_inst.n13 ), .A1(\arr_length[2] ), 
    .D0(\dir_arr[0][1] ), .C0(\arr_length[2] ), .B0(\dir_arr[0][0] ), 
    .A0(\board_inst.snakePos_inst.n13_adj_20908 ), .CLK(CLK), 
    .Q0(\snake_arr[25] ), .Q1(\snake_arr[24] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[25] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[24] ));
  board_inst_snakePos_inst_SLICE_194 \board_inst.snakePos_inst.SLICE_194 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[22] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[23] ), 
    .D1(\board_inst.snakePos_inst.n13_adj_20935 ), .B1(\arr_length[2] ), 
    .D0(\dir_arr[0][1] ), .C0(\arr_length[2] ), .B0(\dir_arr[0][0] ), 
    .A0(\board_inst.snakePos_inst.n13_adj_20936 ), .CLK(CLK), 
    .Q0(\snake_arr[23] ), .Q1(\snake_arr[22] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[23] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[22] ));
  board_inst_snakePos_inst_SLICE_196 \board_inst.snakePos_inst.SLICE_196 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[20] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[21] ), 
    .D1(\board_inst.snakePos_inst.n10_adj_20925 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .A1(\board_inst.snakePos_inst.n9 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .C0(\board_inst.snakePos_inst.n11_adj_20913 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n10_adj_20925 ), .CLK(CLK), 
    .Q0(\snake_arr[21] ), .Q1(\snake_arr[20] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[21] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[20] ));
  board_inst_snakePos_inst_SLICE_198 \board_inst.snakePos_inst.SLICE_198 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[18] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[19] ), 
    .D1(\board_inst.snakePos_inst.n13_adj_20920 ), .B1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .C0(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_20913 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[19] ), .Q1(\snake_arr[18] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[19] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[18] ));
  board_inst_snakePos_inst_SLICE_200 \board_inst.snakePos_inst.SLICE_200 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[16] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[17] ), 
    .D1(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20905 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n10_adj_20925 ), .C0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n13_adj_20923 ), .CLK(CLK), 
    .Q0(\snake_arr[17] ), .Q1(\snake_arr[16] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[17] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[16] ));
  board_inst_snakePos_inst_SLICE_202 \board_inst.snakePos_inst.SLICE_202 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[14] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[15] ), 
    .D1(\board_inst.snakePos_inst.n13_adj_20922 ), .C1(\dir_arr[0][0] ), 
    .B1(\dir_arr[0][1] ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n138417 ), 
    .B0(\board_inst.snakePos_inst.n12_adj_20938 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[15] ), .Q1(\snake_arr[14] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[15] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[14] ));
  board_inst_snakePos_inst_SLICE_204 \board_inst.snakePos_inst.SLICE_204 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[12] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[13] ), 
    .D1(\board_inst.snakePos_inst.n9 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20938 ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20938 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n9_adj_20903 ), .CLK(CLK), 
    .Q0(\snake_arr[13] ), .Q1(\snake_arr[12] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[13] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[12] ));
  board_inst_snakePos_inst_SLICE_206 \board_inst.snakePos_inst.SLICE_206 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[10] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[11] ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .B1(\board_inst.snakePos_inst.n12_adj_20938 ), .A1(\arr_length[2] ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20938 ), .B0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[11] ), .Q1(\snake_arr[10] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[11] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[10] ));
  board_inst_snakePos_inst_SLICE_208 \board_inst.snakePos_inst.SLICE_208 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[8] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[9] ), 
    .D1(\board_inst.snakePos_inst.n12_adj_20938 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20905 ), .B1(\arr_length[2] ), 
    .C0(\arr_length[2] ), .B0(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .A0(\board_inst.snakePos_inst.n12_adj_20938 ), .CLK(CLK), 
    .Q0(\snake_arr[9] ), .Q1(\snake_arr[8] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[9] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[8] ));
  board_inst_snakePos_inst_SLICE_210 \board_inst.snakePos_inst.SLICE_210 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[6] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[7] ), 
    .D1(\arr_length[2] ), .C1(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .D0(\board_inst.snakePos_inst.n138417 ), 
    .C0(\board_inst.snakePos_inst.n10 ), 
    .B0(\board_inst.snakePos_inst.n11_adj_20913 ), .A0(\arr_length[2] ), 
    .CLK(CLK), .Q0(\snake_arr[7] ), .Q1(\snake_arr[6] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[7] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[6] ));
  board_inst_snakePos_inst_SLICE_212 \board_inst.snakePos_inst.SLICE_212 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[4] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[5] ), 
    .D1(\board_inst.snakePos_inst.n10 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .A1(\board_inst.snakePos_inst.n9 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20903 ), 
    .C0(\board_inst.snakePos_inst.n10 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n11_adj_20913 ), .CLK(CLK), 
    .Q0(\snake_arr[5] ), .Q1(\snake_arr[4] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[5] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[4] ));
  board_inst_snakePos_inst_SLICE_214 \board_inst.snakePos_inst.SLICE_214 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[2] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[3] ), 
    .D1(\board_inst.snakePos_inst.n11_adj_20913 ), .C1(\arr_length[2] ), 
    .B1(\board_inst.snakePos_inst.n10 ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .C0(\board_inst.snakePos_inst.n10 ), .B0(\arr_length[2] ), 
    .A0(\board_inst.snakePos_inst.n11_adj_20913 ), .CLK(CLK), 
    .Q0(\snake_arr[3] ), .Q1(\snake_arr[2] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[3] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[2] ));
  board_inst_snakePos_inst_SLICE_216 \board_inst.snakePos_inst.SLICE_216 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[0] ), 
    .DI0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[1] ), 
    .D1(\board_inst.snakePos_inst.n10 ), 
    .C1(\board_inst.snakePos_inst.n11_adj_20913 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20905 ), 
    .D0(\board_inst.snakePos_inst.n9_adj_20906 ), .C0(\arr_length[2] ), 
    .B0(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .A0(\board_inst.snakePos_inst.n10 ), .CLK(CLK), .Q0(\snake_arr[1] ), 
    .Q1(\snake_arr[0] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_61[1] ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[0] ));
  NES_inst_SLICE_219 \NES_inst.SLICE_219 ( 
    .DI1(\NES_inst.output[4].sig_001.FeedThruLUT ), 
    .DI0(\NES_inst.output[5].sig_000.FeedThruLUT ), .C1(\NES_inst.output[4] ), 
    .C0(\NES_inst.output[5] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[6] ), 
    .Q1(\NES_inst.output[5] ), .F0(\NES_inst.output[5].sig_000.FeedThruLUT ), 
    .F1(\NES_inst.output[4].sig_001.FeedThruLUT ));
  NES_inst_SLICE_221 \NES_inst.SLICE_221 ( 
    .DI1(\NES_inst.output[2].sig_003.FeedThruLUT ), 
    .DI0(\NES_inst.output[3].sig_002.FeedThruLUT ), .B1(\NES_inst.output[2] ), 
    .C0(\NES_inst.output[3] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[4] ), 
    .Q1(\NES_inst.output[3] ), .F0(\NES_inst.output[3].sig_002.FeedThruLUT ), 
    .F1(\NES_inst.output[2].sig_003.FeedThruLUT ));
  NES_inst_SLICE_223 \NES_inst.SLICE_223 ( 
    .DI1(\NES_inst.output[0].sig_005.FeedThruLUT ), 
    .DI0(\NES_inst.output[1].sig_004.FeedThruLUT ), .C1(\NES_inst.output[0] ), 
    .A0(\NES_inst.output[1] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[2] ), 
    .Q1(\NES_inst.output[1] ), .F0(\NES_inst.output[1].sig_004.FeedThruLUT ), 
    .F1(\NES_inst.output[0].sig_005.FeedThruLUT ));
  display_inst_pattern_gen_initial_SLICE_228 
    \display_inst.pattern_gen_initial.SLICE_228 ( 
    .D1(\display_inst.pattern_gen_initial.n370_adj_20821 ), 
    .C1(\display_inst.pattern_gen_initial.n171168 ), 
    .B1(\display_inst.pattern_gen_initial.n58 ), 
    .A1(\display_inst.pattern_gen_initial.n371_adj_20823 ), 
    .D0(\display_inst.pattern_gen_initial.n56 ), 
    .C0(\display_inst.pattern_gen_initial.n57 ), 
    .B0(\display_inst.pattern_gen_initial.n55 ), 
    .A0(\display_inst.pattern_gen_initial.n225_adj_20806 ), 
    .F0(\display_inst.pattern_gen_initial.n171168 ), 
    .F1(\display_inst.pattern_gen_initial.n174424 ));
  display_inst_pattern_gen_initial_SLICE_229 
    \display_inst.pattern_gen_initial.SLICE_229 ( 
    .D1(\display_inst.pattern_gen_initial.n171354 ), 
    .C1(\display_inst.pattern_gen_initial.n174346 ), 
    .A1(\display_inst.pattern_gen_initial.n61564[6] ), 
    .D0(\display_inst.pattern_gen_initial.n58 ), 
    .C0(\display_inst.pattern_gen_initial.n171168 ), 
    .B0(\display_inst.pattern_gen_initial.n174424 ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n174346 ), 
    .F1(\display_inst.pattern_gen_initial.n453 ));
  display_inst_pattern_gen_initial_SLICE_230 
    \display_inst.pattern_gen_initial.SLICE_230 ( 
    .D1(\display_inst.pattern_gen_initial.n371 ), 
    .C1(\display_inst.pattern_gen_initial.n171160 ), 
    .B1(\display_inst.pattern_gen_initial.n328 ), 
    .A1(\display_inst.pattern_gen_initial.n370 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n225 ), 
    .B0(\display_inst.pattern_gen_initial.n226 ), 
    .A0(\display_inst.pattern_gen_initial.n227 ), 
    .F0(\display_inst.pattern_gen_initial.n171160 ), 
    .F1(\display_inst.pattern_gen_initial.n174260 ));
  display_inst_pattern_gen_initial_SLICE_231 
    \display_inst.pattern_gen_initial.SLICE_231 ( 
    .D1(\display_inst.pattern_gen_initial.n171358 ), 
    .C1(\display_inst.pattern_gen_initial.n174348 ), 
    .A1(\display_inst.pattern_gen_initial.n61684[6] ), 
    .D0(\display_inst.pattern_gen_initial.n171160 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), 
    .B0(\display_inst.pattern_gen_initial.n174260 ), 
    .A0(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .F0(\display_inst.pattern_gen_initial.n174348 ), 
    .F1(\display_inst.pattern_gen_initial.n453_adj_20705 ));
  SLICE_232 SLICE_232( .C1(n18), .B1(n39), .A1(\column_cnt[9] ), .C0(n16), 
    .B0(n40_adj_20979), .A0(\column_cnt[8] ), .F0(n18), .F1(n24254));
  display_inst_pattern_gen_initial_SLICE_233 
    \display_inst.pattern_gen_initial.SLICE_233 ( .D1(n24263), 
    .C1(\display_inst.pattern_gen_initial.n4 ), .B1(\apple[8] ), .A1(n173), 
    .D0(\column_cnt[9] ), .C0(n24254), .B0(n18_adj_20940), 
    .A0(\display_inst.pattern_gen_initial.n47_c[7] ), 
    .F0(\display_inst.pattern_gen_initial.n4 ), 
    .F1(\display_inst.pattern_gen_initial.n13269 ));
  SLICE_234 SLICE_234( .D1(\column_cnt[7] ), .C1(n14_adj_20970), .A1(n93), 
    .D0(n94), .C0(n12_adj_20973), .B0(\column_cnt[6] ), .F0(n14_adj_20970), 
    .F1(n16_adj_20967));
  display_inst_pattern_gen_initial_SLICE_235 
    \display_inst.pattern_gen_initial.SLICE_235 ( .D1(\column_cnt[9] ), 
    .C1(n18_adj_20968), .B1(n2509), .D0(n93), .C0(n16_adj_20967), 
    .B0(\display_inst.pattern_gen_initial.n90[8] ), .A0(\column_cnt[8] ), 
    .F0(n18_adj_20968), .F1(n24269));
  board_inst_SLICE_236 \board_inst.SLICE_236 ( .C1(\digital[4] ), 
    .A1(\game_State[0] ), .D0(\NES_inst.n172705 ), .C0(\digital[4] ), 
    .B0(\NES_inst.output[4] ), .F0(\digital[4] ), .F1(\board_inst.n174231 ));
  board_inst_SLICE_238 \board_inst.SLICE_238 ( .D1(\digital[3] ), 
    .C1(\board_inst.n172678 ), .A1(\game_State[0] ), .D0(\digital[1] ), 
    .C0(\digital[0] ), .B0(\digital[2] ), .F0(\board_inst.n172678 ), 
    .F1(\board_inst.n174229 ));
  NES_inst_SLICE_239 \NES_inst.SLICE_239 ( .DI1(\board_inst.n14212[0] ), 
    .D1(\digital[2] ), .C1(\digital[3] ), .B1(\digital[0] ), .A1(\digital[1] ), 
    .D0(\NES_inst.n172705 ), .B0(\digital[3] ), .A0(\NES_inst.output[3] ), 
    .CE(\board_inst.n174229 ), .LSR(\board_inst.apple_id_8__N_36[5] ), 
    .CLK(CLK), .Q1(\apple[0] ), .F0(\digital[3] ), .F1(\board_inst.n14212[0] ));
  NES_inst_SLICE_241 \NES_inst.SLICE_241 ( .D1(\NES_inst.output[0] ), 
    .C1(\NES_inst.n172705 ), .A1(\digital[0] ), .C0(\NES_inst.n172704 ), 
    .B0(\NES_inst.n86496 ), .A0(\NES_inst.NEScount[3] ), 
    .F0(\NES_inst.n172705 ), .F1(\digital[0] ));
  board_inst_snakePos_inst_SLICE_242 \board_inst.snakePos_inst.SLICE_242 ( 
    .D1(\board_inst.snakePos_inst.n1371[6] ), 
    .C1(\board_inst.snakePos_inst.n1371[3] ), 
    .B1(\board_inst.snakePos_inst.n1371[4] ), 
    .A1(\board_inst.snakePos_inst.n1371[5] ), 
    .D0(\board_inst.snakePos_inst.n42[3] ), .C0(\dir_arr[3][1] ), 
    .A0(\board_inst.snakePos_inst.n37[2] ), 
    .F0(\board_inst.snakePos_inst.n1371[3] ), 
    .F1(\board_inst.snakePos_inst.n12_adj_20938 ));
  board_inst_snakePos_inst_SLICE_243 \board_inst.snakePos_inst.SLICE_243 ( 
    .D1(\board_inst.snakePos_inst.n9_adj_20906 ), 
    .C1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .B1(\board_inst.snakePos_inst.n1371[6] ), 
    .A1(\board_inst.snakePos_inst.n1371[5] ), 
    .D0(\board_inst.snakePos_inst.n1371[3] ), 
    .C0(\board_inst.snakePos_inst.n42[4] ), 
    .B0(\board_inst.snakePos_inst.n37[3] ), .A0(\dir_arr[3][1] ), 
    .F0(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .F1(\board_inst.snakePos_inst.n13_adj_20923 ));
  board_inst_snakePos_inst_SLICE_244 \board_inst.snakePos_inst.SLICE_244 ( 
    .D1(\board_inst.snakePos_inst.n1371[4] ), 
    .C1(\board_inst.snakePos_inst.n1371[5] ), 
    .B1(\board_inst.snakePos_inst.n1371[6] ), 
    .A1(\board_inst.snakePos_inst.n1371[3] ), 
    .D0(\board_inst.snakePos_inst.n42[5] ), 
    .B0(\board_inst.snakePos_inst.n37[4] ), .A0(\dir_arr[3][1] ), 
    .F0(\board_inst.snakePos_inst.n1371[5] ), 
    .F1(\board_inst.snakePos_inst.n12_adj_20915 ));
  board_inst_snakePos_inst_SLICE_245 \board_inst.snakePos_inst.SLICE_245 ( 
    .D1(\board_inst.snakePos_inst.n1371[5] ), 
    .C1(\board_inst.snakePos_inst.n42[6] ), .B1(\dir_arr[3][1] ), 
    .A1(\board_inst.snakePos_inst.n37[5] ), 
    .D0(\board_inst.snakePos_inst.n37[5] ), 
    .C0(\board_inst.snakePos_inst.n1371[5] ), 
    .B0(\board_inst.snakePos_inst.n42[6] ), .A0(\dir_arr[3][1] ), 
    .F0(\board_inst.snakePos_inst.n11_adj_20913 ), 
    .F1(\board_inst.snakePos_inst.n11 ));
  display_inst_vga_init_SLICE_246 \display_inst.vga_init.SLICE_246 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.vga_init.n367 ), 
    .B1(\display_inst.n106332 ), .A1(\row_cnt[1] ), .C0(\row_cnt[6] ), 
    .B0(\row_cnt[8] ), .F0(\display_inst.vga_init.n367 ), 
    .F1(\display_inst.vga_init.n185574 ));
  display_inst_vga_init_SLICE_247 \display_inst.vga_init.SLICE_247 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.n297 ), 
    .B1(\display_inst.pattern_gen_initial.n4_adj_20727 ), 
    .A1(\display_inst.row_cnt[0]_2 ), .D0(\display_inst.vga_init.n334 ), 
    .C0(\display_inst.vga_init.n185574 ), .B0(\row_cnt[1] ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.n297 ), 
    .F1(\display_inst.pattern_gen_initial.n4_adj_20728 ));
  display_inst_vga_init_SLICE_248 \display_inst.vga_init.SLICE_248 ( 
    .D1(\display_inst.vga_init.n106302 ), .C1(\display_inst.n53 ), 
    .B1(\display_inst.vga_init.n174296 ), .A1(\row_cnt[9] ), 
    .D0(\display_inst.n106332 ), .C0(\row_cnt[4] ), .B0(\row_cnt[9] ), 
    .A0(\display_inst.vga_init.n106298 ), .F0(\display_inst.n53 ), 
    .F1(\display_inst.n86310 ));
  display_inst_vga_init_SLICE_250 \display_inst.vga_init.SLICE_250 ( 
    .D1(\display_inst.vga_init.n367 ), .C1(\display_inst.vga_init.n185577 ), 
    .B1(\row_cnt[4] ), .A1(\row_cnt[3] ), .D0(\row_cnt[8] ), 
    .C0(\display_inst.vga_init.n3 ), .B0(\row_cnt[6] ), .A0(\row_cnt[3] ), 
    .F0(\display_inst.vga_init.n185577 ), .F1(\display_inst.vga_init.n179 ));
  display_inst_vga_init_SLICE_252 \display_inst.vga_init.SLICE_252 ( 
    .D1(\column_cnt[7] ), .C1(\display_inst.vga_init.n8_adj_20846 ), 
    .B1(\display_inst.vga_init.n16_c ), .A1(\display_inst.vga_init.n172662 ), 
    .D0(\column_cnt[6] ), .C0(\column_cnt[4] ), .B0(\column_cnt[3] ), 
    .A0(\column_cnt[2] ), .F0(\display_inst.vga_init.n8_adj_20846 ), 
    .F1(\display_inst.n429 ));
  display_inst_vga_init_SLICE_253 \display_inst.vga_init.SLICE_253 ( 
    .D1(\column_cnt[5] ), .C1(\display_inst.vga_init.n174227 ), 
    .B1(\column_cnt[7] ), .A1(\column_cnt[6] ), .D0(\display_inst.n35 ), 
    .C0(\column_cnt[4] ), .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.vga_init.n174227 ), .F1(\display_inst.vga_init.n16_c ));
  display_inst_vga_init_SLICE_254 \display_inst.vga_init.SLICE_254 ( 
    .D1(\column_cnt[7] ), .C1(\display_inst.vga_init.n170987 ), 
    .B1(\display_inst.n166787 ), .A1(\display_inst.n14 ), .D0(\column_cnt[5] ), 
    .C0(\display_inst.vga_init.n154 ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[7] ), .F0(\display_inst.vga_init.n170987 ), 
    .F1(\display_inst.n387 ));
  display_inst_vga_init_SLICE_256 \display_inst.vga_init.SLICE_256 ( 
    .D1(\row_cnt[4] ), .C1(\display_inst.vga_init.n185593 ), 
    .B1(\display_inst.vga_init.n185592 ), .A1(\row_cnt[3] ), 
    .D0(\display_inst.n47_adj_20900[2] ), .C0(\display_inst.n47_adj_20900[1] ), 
    .A0(\display_inst.vga_init.n309 ), .F0(\display_inst.vga_init.n185593 ), 
    .F1(\display_inst.vga_init.n186591 ));
  display_inst_vga_init_SLICE_257 \display_inst.vga_init.SLICE_257 ( 
    .C1(n186594), .B1(n43_adj_21004), .A1(\row_cnt[5] ), .D0(\row_cnt[4] ), 
    .C0(\display_inst.vga_init.n185546 ), .B0(\display_inst.vga_init.n185547 ), 
    .A0(\display_inst.vga_init.n186591 ), .F0(n186594), .F1(n12_adj_20974));
  display_inst_vga_init_SLICE_258 \display_inst.vga_init.SLICE_258 ( 
    .D1(\column_cnt[9] ), .C1(\display_inst.vga_init.n172683 ), 
    .B1(\display_inst.n35 ), .A1(\display_inst.n172701 ), .D0(\column_cnt[3] ), 
    .C0(\column_cnt[4] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.vga_init.n172683 ), .F1(\display_inst.n139212 ));
  display_inst_vga_init_SLICE_259 \display_inst.vga_init.SLICE_259 ( 
    .D1(\display_inst.n166787 ), .C1(\display_inst.vga_init.n14_adj_20847 ), 
    .B1(\column_cnt[6] ), .A1(\column_cnt[7] ), .D0(\display_inst.n35 ), 
    .C0(\display_inst.vga_init.n172683 ), .B0(\column_cnt[5] ), 
    .A0(\column_cnt[4] ), .F0(\display_inst.vga_init.n14_adj_20847 ), 
    .F1(\display_inst.n366 ));
  display_inst_pattern_gen_initial_SLICE_261 
    \display_inst.pattern_gen_initial.SLICE_261 ( .D1(\column_cnt[8] ), 
    .C1(\display_inst.n16_adj_20863 ), .B1(\display_inst.n139212 ), 
    .A1(\column_cnt[9] ), .D0(\column_cnt[5] ), .C0(\column_cnt[6] ), 
    .B0(\column_cnt[4] ), .A0(\column_cnt[7] ), 
    .F0(\display_inst.n16_adj_20863 ), 
    .F1(\display_inst.pattern_gen_initial.n534 ));
  display_inst_pattern_gen_initial_SLICE_262 
    \display_inst.pattern_gen_initial.SLICE_262 ( 
    .C1(\display_inst.pattern_gen_initial.n451 ), 
    .B1(\display_inst.pattern_gen_initial.n61552[8] ), 
    .A1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .D0(\display_inst.pattern_gen_initial.n61564[8] ), 
    .C0(\display_inst.pattern_gen_initial.n412_adj_20814 ), 
    .B0(\display_inst.pattern_gen_initial.n171354 ), 
    .F0(\display_inst.pattern_gen_initial.n451 ), 
    .F1(\display_inst.pattern_gen_initial.n487_adj_20722 ));
  display_inst_pattern_gen_initial_SLICE_263 
    \display_inst.pattern_gen_initial.SLICE_263 ( 
    .D1(\display_inst.pattern_gen_initial.n450_adj_20822 ), 
    .C1(\display_inst.pattern_gen_initial.n138771 ), 
    .B1(\display_inst.pattern_gen_initial.n451 ), 
    .A1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n454 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .A0(\display_inst.pattern_gen_initial.n60 ), 
    .F0(\display_inst.pattern_gen_initial.n138771 ), 
    .F1(\display_inst.pattern_gen_initial.n461_adj_20725 ));
  display_inst_pattern_gen_initial_SLICE_264 
    \display_inst.pattern_gen_initial.SLICE_264 ( 
    .D1(\display_inst.pattern_gen_initial.n61672[8] ), 
    .C1(\display_inst.pattern_gen_initial.n451_adj_20703 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n412 ), 
    .B0(\display_inst.pattern_gen_initial.n171358 ), 
    .A0(\display_inst.pattern_gen_initial.n61684[8] ), 
    .F0(\display_inst.pattern_gen_initial.n451_adj_20703 ), 
    .F1(\display_inst.pattern_gen_initial.n487 ));
  display_inst_pattern_gen_initial_SLICE_265 
    \display_inst.pattern_gen_initial.SLICE_265 ( 
    .D1(\display_inst.pattern_gen_initial.n452_adj_20702 ), 
    .C1(\display_inst.pattern_gen_initial.n138803 ), 
    .B1(\display_inst.pattern_gen_initial.n451_adj_20703 ), 
    .A1(\display_inst.pattern_gen_initial.n450_c ), 
    .D0(\display_inst.pattern_gen_initial.n454_adj_20706 ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_20704 ), 
    .B0(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .A0(\display_inst.pattern_gen_initial.n453_adj_20705 ), 
    .F0(\display_inst.pattern_gen_initial.n138803 ), 
    .F1(\display_inst.pattern_gen_initial.n461 ));
  display_inst_pattern_gen_initial_SLICE_266 
    \display_inst.pattern_gen_initial.SLICE_266 ( 
    .C1(\display_inst.pattern_gen_initial.n452_adj_20702 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .A1(\display_inst.pattern_gen_initial.n61672[7] ), 
    .C0(\display_inst.pattern_gen_initial.n413 ), 
    .B0(\display_inst.pattern_gen_initial.n61684[7] ), 
    .A0(\display_inst.pattern_gen_initial.n171358 ), 
    .F0(\display_inst.pattern_gen_initial.n452_adj_20702 ), 
    .F1(\display_inst.pattern_gen_initial.n488 ));
  display_inst_pattern_gen_initial_SLICE_267 
    \display_inst.pattern_gen_initial.SLICE_267 ( 
    .C1(\display_inst.pattern_gen_initial.n171358 ), 
    .B1(\display_inst.pattern_gen_initial.n59 ), 
    .A1(\display_inst.pattern_gen_initial.n61684[4] ), 
    .D0(\display_inst.pattern_gen_initial.n412 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_20831 ), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .A0(\display_inst.pattern_gen_initial.n413 ), 
    .F0(\display_inst.pattern_gen_initial.n171358 ), 
    .F1(\display_inst.pattern_gen_initial.n455_adj_20704 ));
  display_inst_pattern_gen_initial_SLICE_269 
    \display_inst.pattern_gen_initial.SLICE_269 ( 
    .D1(\display_inst.pattern_gen_initial.n59_adj_20809 ), 
    .C1(\display_inst.pattern_gen_initial.n171354 ), 
    .A1(\display_inst.pattern_gen_initial.n61564[4] ), 
    .D0(\display_inst.pattern_gen_initial.n413_adj_20813 ), 
    .C0(\display_inst.pattern_gen_initial.n14_adj_20833 ), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_20755 ), 
    .A0(\display_inst.pattern_gen_initial.n412_adj_20814 ), 
    .F0(\display_inst.pattern_gen_initial.n171354 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  SLICE_270 SLICE_270( .D1(n45_adj_20992), .C1(n6_adj_20950), 
    .A1(\row_cnt[3] ), .D0(\row_cnt[1] ), .C0(\row_cnt[2] ), 
    .A0(n46_adj_20991), .F0(n6_adj_20950), .F1(n8_adj_20949));
  SLICE_272 SLICE_272( .C1(n10_adj_20951), .B1(n43_adj_20987), 
    .A1(\row_cnt[5] ), .D0(n44_adj_20990), .C0(n8_adj_20949), 
    .A0(\row_cnt[4] ), .F0(n10_adj_20951), .F1(n12_adj_20948));
  SLICE_274 SLICE_274( .D1(n41_adj_20986), .C1(n14_adj_20953), 
    .A1(\row_cnt[7] ), .C0(n12_adj_20948), .B0(n42_adj_20988), 
    .A0(\row_cnt[6] ), .F0(n14_adj_20953), .F1(n16_adj_20947));
  SLICE_276 SLICE_276( .D1(\row_cnt[9] ), .C1(n18_adj_20952), 
    .A1(n39_adj_20989), .D0(\row_cnt[8] ), .C0(n16_adj_20947), 
    .A0(n40_adj_20985), .F0(n18_adj_20952), .F1(n173));
  SLICE_278 SLICE_278( .C1(n6), .B1(\column_cnt[3] ), .A1(n45_adj_20981), 
    .D0(\column_cnt[0] ), .C0(\column_cnt[1] ), .B0(n46_adj_20978), 
    .A0(\column_cnt[2] ), .F0(n6), .F1(n8));
  SLICE_280 SLICE_280( .C1(n10), .B1(\column_cnt[5] ), .A1(n43_adj_20984), 
    .D0(n44_adj_20983), .C0(n8), .A0(\column_cnt[4] ), .F0(n10), .F1(n12));
  SLICE_282 SLICE_282( .D1(n41_adj_20980), .C1(n14), .A1(\column_cnt[7] ), 
    .C0(n12), .B0(\column_cnt[6] ), .A0(n42_adj_20982), .F0(n14), .F1(n16));
  SLICE_284 SLICE_284( .D1(\column_cnt[3] ), .C1(n6_adj_20946), .A1(n45_2), 
    .D0(\column_cnt[0] ), .C0(\column_cnt[1] ), .B0(n46), .A0(\column_cnt[2] ), 
    .F0(n6_adj_20946), .F1(n8_adj_20945));
  SLICE_286 SLICE_286( .C1(n10_adj_20942), .B1(\column_cnt[5] ), .A1(n43), 
    .D0(n44), .C0(n8_adj_20945), .A0(\column_cnt[4] ), .F0(n10_adj_20942), 
    .F1(n12_adj_20944));
  SLICE_288 SLICE_288( .D1(n41), .C1(n14_adj_20943), .B1(\column_cnt[7] ), 
    .D0(\column_cnt[6] ), .C0(n12_adj_20944), .A0(n42_2), .F0(n14_adj_20943), 
    .F1(n16_adj_20941));
  SLICE_290 SLICE_290( .C1(n6_adj_20958), .B1(\row_cnt[3] ), 
    .A1(n45_adj_20993), .D0(\display_inst.row_cnt[0]_2 ), .C0(\row_cnt[2] ), 
    .B0(\display_inst.n47_c[0] ), .A0(\row_cnt[1] ), .F0(n6_adj_20958), 
    .F1(n8_adj_20960));
  SLICE_292 SLICE_292( .D1(\row_cnt[5] ), .C1(n10_adj_20959), 
    .A1(n43_adj_20999), .D0(\row_cnt[4] ), .C0(n8_adj_20960), 
    .A0(n44_adj_20997), .F0(n10_adj_20959), .F1(n12_adj_20956));
  SLICE_294 SLICE_294( .D1(n41_adj_20994), .C1(n14_adj_20954), 
    .B1(\row_cnt[7] ), .D0(\row_cnt[6] ), .C0(n12_adj_20956), 
    .A0(n42_adj_20995), .F0(n14_adj_20954), .F1(n16_adj_20955));
  SLICE_296 SLICE_296( .C1(n18_adj_20957), .B1(\row_cnt[9] ), 
    .A1(n39_adj_20996), .C0(n16_adj_20955), .B0(n40_adj_20998), 
    .A0(\row_cnt[8] ), .F0(n18_adj_20957), .F1(n24263));
  SLICE_298 SLICE_298( .D1(\column_cnt[4] ), .C1(n8_adj_20964), .A1(n36), 
    .D0(n98), .C0(\column_cnt[2] ), .B0(\column_cnt[3] ), .A0(n97), 
    .F0(n8_adj_20964), .F1(n10_adj_20963));
  SLICE_300 SLICE_300( .C1(n12_adj_20962), .B1(n34), .A1(\column_cnt[6] ), 
    .D0(\column_cnt[5] ), .C0(n10_adj_20963), .A0(n35_2), .F0(n12_adj_20962), 
    .F1(n14_adj_20966));
  SLICE_302 SLICE_302( .D1(n32), .C1(n16_adj_20965), .A1(\column_cnt[8] ), 
    .C0(n14_adj_20966), .B0(n33), .A0(\column_cnt[7] ), .F0(n16_adj_20965), 
    .F1(n18_adj_20961));
  SLICE_304 SLICE_304( .D1(\column_cnt[3] ), .C1(n6_adj_20972), .A1(n97), 
    .C0(n98), .B0(\column_cnt[1] ), .A0(\column_cnt[2] ), .F0(n6_adj_20972), 
    .F1(n8_adj_20971));
  SLICE_306 SLICE_306( .C1(n10_adj_20969), .B1(n95), .A1(\column_cnt[5] ), 
    .D0(n96), .C0(n8_adj_20971), .A0(\column_cnt[4] ), .F0(n10_adj_20969), 
    .F1(n12_adj_20973));
  SLICE_309 SLICE_309( .D1(n41_adj_21003), .C1(n14_adj_20975), 
    .A1(\row_cnt[7] ), .D0(\row_cnt[6] ), .C0(n12_adj_20974), 
    .A0(n42_adj_21002), .F0(n14_adj_20975), .F1(n16_adj_20976));
  SLICE_311 SLICE_311( .D1(\row_cnt[9] ), .C1(n18_adj_20977), 
    .B1(n39_adj_21000), .C0(n16_adj_20976), .B0(n40_adj_21001), 
    .A0(\row_cnt[8] ), .F0(n18_adj_20977), .F1(n24272));
  SLICE_312 SLICE_312( .D1(n24269), .C1(n24266), .B1(n24272), .A1(n173), 
    .C0(n18_adj_20961), .B0(\column_cnt[9] ), .A0(n31), .F0(n24266), 
    .F1(\display_inst.pattern_gen_initial.n319 ));
  display_inst_pattern_gen_initial_SLICE_315 
    \display_inst.pattern_gen_initial.SLICE_315 ( 
    .D0(\display_inst.pattern_gen_initial.n90[8] ), 
    .B0(\display_inst.pattern_gen_initial.n90[9] ), .A0(n93), .F0(n2509));
  board_inst_snakePos_inst_SLICE_316 \board_inst.snakePos_inst.SLICE_316 ( 
    .C1(\dir_arr[0][1] ), .B1(\dir_arr[0][0] ), .D0(\dir_arr[0][1] ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20915 ), 
    .B0(\board_inst.snakePos_inst.n9_adj_20909 ), .A0(\dir_arr[0][0] ), 
    .F0(\board_inst.snakePos_inst.n62892 ), 
    .F1(\board_inst.snakePos_inst.n9_adj_20916 ));
  board_inst_snakePos_inst_SLICE_317 \board_inst.snakePos_inst.SLICE_317 ( 
    .D1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .B1(\board_inst.snakePos_inst.n1371[5] ), 
    .A1(\board_inst.snakePos_inst.n1371[6] ), 
    .D0(\board_inst.snakePos_inst.n1371[2] ), 
    .C0(\board_inst.snakePos_inst.n1371[1] ), 
    .A0(\board_inst.snakePos_inst.n1371[0] ), 
    .F0(\board_inst.snakePos_inst.n9_adj_20909 ), 
    .F1(\board_inst.snakePos_inst.n13_adj_20920 ));
  board_inst_snakePos_inst_SLICE_318 \board_inst.snakePos_inst.SLICE_318 ( 
    .D1(\board_inst.snakePos_inst.n1371[5] ), 
    .C1(\board_inst.snakePos_inst.n1371[4] ), 
    .B1(\board_inst.snakePos_inst.n1371[6] ), 
    .A1(\board_inst.snakePos_inst.n1371[3] ), .D0(\dir_arr[3][1] ), 
    .C0(\board_inst.snakePos_inst.n42[4] ), 
    .A0(\board_inst.snakePos_inst.n37[3] ), 
    .F0(\board_inst.snakePos_inst.n1371[4] ), 
    .F1(\board_inst.snakePos_inst.n12_adj_20926 ));
  board_inst_snakePos_inst_SLICE_319 \board_inst.snakePos_inst.SLICE_319 ( 
    .D1(\board_inst.snakePos_inst.n42[4] ), .C1(\dir_arr[3][1] ), 
    .B1(\board_inst.snakePos_inst.n37[3] ), 
    .A1(\board_inst.snakePos_inst.n1371[3] ), 
    .D0(\board_inst.snakePos_inst.n1371[6] ), 
    .C0(\board_inst.snakePos_inst.n1371[5] ), 
    .B0(\board_inst.snakePos_inst.n1371[3] ), 
    .A0(\board_inst.snakePos_inst.n1371[4] ), 
    .F0(\board_inst.snakePos_inst.n12_adj_20918 ), 
    .F1(\board_inst.snakePos_inst.n10 ));
  board_inst_snakePos_inst_SLICE_320 \board_inst.snakePos_inst.SLICE_320 ( 
    .DI1(n86790), .C1(\game_State[0] ), .A1(\dir_arr[3][1] ), 
    .C0(\board_inst.snakePos_inst.n42[6] ), .B0(\dir_arr[3][1] ), 
    .A0(\board_inst.snakePos_inst.n37[5] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q1(\dir_arr[3][1] ), 
    .F0(\board_inst.snakePos_inst.n1371[6] ), .F1(n86790));
  board_inst_snakePos_inst_SLICE_322 \board_inst.snakePos_inst.SLICE_322 ( 
    .C1(\board_inst.snakePos_inst.n1371[2] ), 
    .B1(\board_inst.snakePos_inst.n1371[0] ), 
    .A1(\board_inst.snakePos_inst.n1371[1] ), .C0(\dir_arr[3][1] ), 
    .B0(\board_inst.snakePos_inst.n42[2] ), 
    .A0(\board_inst.snakePos_inst.n37[1] ), 
    .F0(\board_inst.snakePos_inst.n1371[2] ), 
    .F1(\board_inst.snakePos_inst.n9_adj_20911 ));
  board_inst_snakePos_inst_SLICE_323 \board_inst.snakePos_inst.SLICE_323 ( 
    .D1(\board_inst.snakePos_inst.n1371[0] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20919 ), 
    .B1(\board_inst.snakePos_inst.n1371[2] ), 
    .A1(\board_inst.snakePos_inst.n1371[1] ), 
    .D0(\board_inst.snakePos_inst.n1371[5] ), 
    .C0(\board_inst.snakePos_inst.n1371[4] ), 
    .B0(\board_inst.snakePos_inst.n1371[6] ), 
    .A0(\board_inst.snakePos_inst.n1371[3] ), 
    .F0(\board_inst.snakePos_inst.n12_adj_20919 ), 
    .F1(\board_inst.snakePos_inst.n62854 ));
  board_inst_snakePos_inst_SLICE_324 \board_inst.snakePos_inst.SLICE_324 ( 
    .D1(\board_inst.snakePos_inst.n1371[0] ), 
    .C1(\board_inst.snakePos_inst.n1371[1] ), 
    .B1(\board_inst.snakePos_inst.n1371[2] ), .C0(\dir_arr[3][1] ), 
    .B0(\board_inst.snakePos_inst.n37[0] ), 
    .A0(\board_inst.snakePos_inst.n42[1] ), 
    .F0(\board_inst.snakePos_inst.n1371[1] ), 
    .F1(\board_inst.snakePos_inst.n9_adj_20906 ));
  board_inst_snakePos_inst_SLICE_325 \board_inst.snakePos_inst.SLICE_325 ( 
    .D0(\board_inst.snakePos_inst.n1371[1] ), 
    .C0(\board_inst.snakePos_inst.n12_adj_20938 ), 
    .B0(\board_inst.snakePos_inst.n1371[2] ), 
    .A0(\board_inst.snakePos_inst.n1371[0] ), 
    .F0(\board_inst.snakePos_inst.n13_adj_20922 ));
  board_inst_snakePos_inst_SLICE_326 \board_inst.snakePos_inst.SLICE_326 ( 
    .D1(\board_inst.snakePos_inst.n1371[0] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .B1(\board_inst.snakePos_inst.n1371[1] ), 
    .A1(\board_inst.snakePos_inst.n1371[2] ), 
    .D0(\board_inst.snakePos_inst.n1371[6] ), 
    .C0(\board_inst.snakePos_inst.n1371[5] ), 
    .B0(\board_inst.snakePos_inst.n1371[3] ), 
    .A0(\board_inst.snakePos_inst.n1371[4] ), 
    .F0(\board_inst.snakePos_inst.n12_adj_20907 ), 
    .F1(\board_inst.snakePos_inst.n13_adj_20908 ));
  board_inst_snakePos_inst_SLICE_328 \board_inst.snakePos_inst.SLICE_328 ( 
    .D1(\board_inst.snakePos_inst.n1371[2] ), 
    .C1(\board_inst.snakePos_inst.n1371[0] ), 
    .A1(\board_inst.snakePos_inst.n1371[1] ), .D0(\dir_arr[0][1] ), 
    .B0(\board_inst.snakePos_inst.n42[0] ), .A0(\dir_arr[3][1] ), 
    .F0(\board_inst.snakePos_inst.n1371[0] ), 
    .F1(\board_inst.snakePos_inst.n9_adj_20903 ));
  board_inst_snakePos_inst_SLICE_329 \board_inst.snakePos_inst.SLICE_329 ( 
    .C1(\board_inst.snakePos_inst.n1371[2] ), 
    .B1(\board_inst.snakePos_inst.n1371[0] ), 
    .A1(\board_inst.snakePos_inst.n1371[1] ), 
    .D0(\board_inst.snakePos_inst.n1371[1] ), 
    .C0(\board_inst.snakePos_inst.n1371[0] ), 
    .B0(\board_inst.snakePos_inst.n1371[2] ), 
    .F0(\board_inst.snakePos_inst.n9 ), 
    .F1(\board_inst.snakePos_inst.n9_adj_20905 ));
  board_inst_snakePos_inst_SLICE_330 \board_inst.snakePos_inst.SLICE_330 ( 
    .D1(\board_inst.snakePos_inst.n1371[5] ), 
    .C1(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .B1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .A1(\board_inst.snakePos_inst.n1371[6] ), 
    .C0(\board_inst.snakePos_inst.n1371[2] ), 
    .B0(\board_inst.snakePos_inst.n1371[1] ), 
    .A0(\board_inst.snakePos_inst.n1371[0] ), 
    .F0(\board_inst.snakePos_inst.n9_adj_20904 ), 
    .F1(\board_inst.snakePos_inst.n13_adj_20935 ));
  board_inst_snakePos_inst_SLICE_332 \board_inst.snakePos_inst.SLICE_332 ( 
    .D1(\board_inst.snakePos_inst.n10_adj_20925 ), 
    .C1(\board_inst.snakePos_inst.n138417 ), 
    .B1(\board_inst.snakePos_inst.n1371[5] ), 
    .A1(\board_inst.snakePos_inst.n1371[6] ), 
    .C0(\board_inst.snakePos_inst.n1371[2] ), 
    .B0(\board_inst.snakePos_inst.n1371[1] ), 
    .A0(\board_inst.snakePos_inst.n1371[0] ), 
    .F0(\board_inst.snakePos_inst.n138417 ), 
    .F1(\board_inst.snakePos_inst.n13_adj_20936 ));
  NES_inst_SLICE_334 \NES_inst.SLICE_334 ( .D1(\NES_inst.n172705 ), 
    .C1(\digital[1] ), .B1(\NES_inst.output[1] ), .D0(\NES_inst.n172705 ), 
    .B0(\digital[6] ), .A0(\NES_inst.output[6] ), .F0(\digital[6] ), 
    .F1(\digital[1] ));
  NES_inst_SLICE_336 \NES_inst.SLICE_336 ( .D1(\NES_inst.NEScount[1] ), 
    .C1(\NES_inst.n21 ), .B1(\NES_inst.NEScount[2] ), 
    .A1(\NES_inst.NEScount[0] ), .D0(\NES_inst.NEScount[11] ), 
    .C0(\NES_inst.NEScount[10] ), .A0(\NES_inst.NEScount[9] ), 
    .F0(\NES_inst.n21 ), .F1(\NES_inst.n86496 ));
  NES_inst_SLICE_338 \NES_inst.SLICE_338 ( .D0(\NES_inst.NEScount[5] ), 
    .A0(\NES_inst.NEScount[6] ), .F0(\NES_inst.n8 ));
  NES_inst_SLICE_339 \NES_inst.SLICE_339 ( .D1(\NES_inst.n8 ), 
    .C1(\NES_inst.n7 ), .B1(\NES_inst.NEScount[4] ), 
    .A1(\NES_inst.NEScount[7] ), .D0(\NES_inst.NEScount[3] ), 
    .C0(\NES_inst.n86496 ), .A0(\NES_inst.NEScount[8] ), .F0(\NES_inst.n7 ), 
    .F1(latch_c));
  NES_inst_SLICE_340 \NES_inst.SLICE_340 ( .D1(\NES_inst.NEScount[6] ), 
    .C1(\NES_inst.n6 ), .B1(\NES_inst.NEScount[8] ), 
    .A1(\NES_inst.NEScount[4] ), .D0(\NES_inst.NEScount[7] ), 
    .B0(\NES_inst.NEScount[5] ), .F0(\NES_inst.n6 ), .F1(\NES_inst.n172704 ));
  NES_inst_SLICE_342 \NES_inst.SLICE_342 ( .D1(\NES_inst.NESclk ), 
    .C1(\NES_inst.output_7__N_34 ), .A1(\NES_inst.NEScount[3] ), 
    .D0(\NES_inst.NEScount[10] ), .C0(\NES_inst.NEScount[11] ), 
    .B0(\NES_inst.n172704 ), .A0(\NES_inst.NEScount[9] ), 
    .F0(\NES_inst.output_7__N_34 ), .F1(continCLK_c));
  display_inst_vga_init_SLICE_344 \display_inst.vga_init.SLICE_344 ( 
    .D1(\column_cnt[6] ), .C1(\display_inst.vga_init.n40_adj_20843 ), 
    .B1(\column_cnt[5] ), .A1(\display_inst.n10 ), .D0(\column_cnt[7] ), 
    .B0(\column_cnt[8] ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.vga_init.n40_adj_20843 ), .F1(\display_inst.n86482 ));
  display_inst_pattern_gen_initial_SLICE_345 
    \display_inst.pattern_gen_initial.SLICE_345 ( .D1(\display_inst.n86482 ), 
    .C1(\display_inst.n111613 ), .B1(\display_inst.n6_c ), 
    .A1(\display_inst.n174344 ), .C0(\column_cnt[0] ), .B0(\column_cnt[1] ), 
    .F0(\display_inst.n111613 ), 
    .F1(\display_inst.pattern_gen_initial.n174237 ));
  display_inst_vga_init_SLICE_346 \display_inst.vga_init.SLICE_346 ( 
    .D1(\column_cnt[0] ), .C1(\display_inst.n172701 ), .B1(\display_inst.n8 ), 
    .A1(\column_cnt[1] ), .D0(\column_cnt[7] ), .C0(\column_cnt[5] ), 
    .B0(\column_cnt[8] ), .A0(\column_cnt[6] ), .F0(\display_inst.n172701 ), 
    .F1(\display_inst.n6_c ));
  display_inst_vga_init_SLICE_348 \display_inst.vga_init.SLICE_348 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.vga_init.n174292 ), .B1(\row_cnt[6] ), 
    .A1(\display_inst.vga_init.n174264 ), .D0(\row_cnt[4] ), 
    .C0(\display_inst.vga_init.n3 ), .B0(\row_cnt[3] ), .A0(\row_cnt[5] ), 
    .F0(\display_inst.vga_init.n174292 ), .F1(\display_inst.n86332 ));
  display_inst_vga_init_SLICE_350 \display_inst.vga_init.SLICE_350 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.n284 ), .B1(\row_cnt[8] ), 
    .A1(\row_cnt[6] ), .B0(\row_cnt[4] ), .A0(\display_inst.vga_init.n31 ), 
    .F0(\display_inst.n284 ), .F1(\display_inst.pattern_gen_initial.n172688 ));
  display_inst_vga_init_SLICE_352 \display_inst.vga_init.SLICE_352 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.n106332 ), 
    .B1(\display_inst.vga_init.n31 ), .A1(\row_cnt[4] ), .C0(\row_cnt[2] ), 
    .A0(\row_cnt[3] ), .F0(\display_inst.n106332 ), 
    .F1(\display_inst.vga_init.n8_adj_20844 ));
  display_inst_vga_init_SLICE_353 \display_inst.vga_init.SLICE_353 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.vga_init.n31 ), .B1(\row_cnt[6] ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[2] ), .C0(\row_cnt[1] ), .B0(\row_cnt[3] ), 
    .A0(\display_inst.row_cnt[0]_2 ), .F0(\display_inst.vga_init.n31 ), 
    .F1(\display_inst.vga_init.n174296 ));
  display_inst_vga_init_SLICE_354 \display_inst.vga_init.SLICE_354 ( 
    .D1(\snake_arr[0] ), .C1(\display_inst.n86321 ), 
    .B1(\display_inst.n86310 ), .A1(\snake_arr[40] ), .D0(\row_cnt[8] ), 
    .C0(\display_inst.vga_init.n8_adj_20844 ), .B0(\row_cnt[6] ), 
    .A0(\display_inst.vga_init.n316 ), .F0(\display_inst.n86321 ), 
    .F1(\display_inst.pattern_gen_initial.n14_c ));
  display_inst_vga_init_SLICE_356 \display_inst.vga_init.SLICE_356 ( 
    .D1(\row_cnt[9] ), .C1(\row_cnt[8] ), .C0(\row_cnt[9] ), .B0(\row_cnt[8] ), 
    .F0(\display_inst.vga_init.n174264 ), 
    .F1(\display_inst.pattern_gen_initial.n172696 ));
  display_inst_vga_init_SLICE_357 \display_inst.vga_init.SLICE_357 ( 
    .D1(\display_inst.vga_init.n185483 ), .C1(\display_inst.vga_init.n174221 ), 
    .B1(\display_inst.vga_init.n174264 ), .A1(\row_cnt[7] ), .D0(\row_cnt[6] ), 
    .C0(\row_cnt[5] ), .B0(\display_inst.n17 ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.vga_init.n174221 ), .F1(\display_inst.n86343 ));
  display_inst_vga_init_SLICE_358 \display_inst.vga_init.SLICE_358 ( 
    .D1(\row_cnt[2] ), .C1(\row_cnt[4] ), .B1(\row_cnt[1] ), .A1(\row_cnt[3] ), 
    .B0(\row_cnt[4] ), .A0(\row_cnt[5] ), .F0(\display_inst.n85535 ), 
    .F1(\display_inst.vga_init.n257 ));
  display_inst_pattern_gen_initial_SLICE_359 
    \display_inst.pattern_gen_initial.SLICE_359 ( .D1(\display_inst.n85535 ), 
    .C1(\display_inst.n17 ), .B1(\row_cnt[7] ), .A1(\row_cnt[6] ), 
    .D0(\row_cnt[2] ), .C0(\display_inst.row_cnt[0]_2 ), .B0(\row_cnt[3] ), 
    .A0(\row_cnt[1] ), .F0(\display_inst.n17 ), 
    .F1(\display_inst.pattern_gen_initial.n138735 ));
  display_inst_vga_init_SLICE_360 \display_inst.vga_init.SLICE_360 ( 
    .D1(\display_inst.vga_init.n106298 ), .C1(\row_cnt[9] ), 
    .A1(\display_inst.n381 ), .D0(\row_cnt[9] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.vga_init.n316 ), 
    .F1(\display_inst.vga_init.VSYNC_N_20682 ));
  display_inst_vga_init_SLICE_361 \display_inst.vga_init.SLICE_361 ( 
    .D1(\snake_arr[50] ), .C1(\display_inst.n106295 ), 
    .B1(\display_inst.pattern_gen_initial.n86365 ), .A1(\snake_arr[30] ), 
    .D0(\display_inst.vga_init.n316 ), .C0(\display_inst.vga_init.n179 ), 
    .B0(\row_cnt[5] ), .A0(\display_inst.vga_init.n367 ), 
    .F0(\display_inst.n106295 ), .F1(\display_inst.pattern_gen_initial.n15 ));
  display_inst_vga_init_SLICE_362 \display_inst.vga_init.SLICE_362 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_20678 ), .D1(\column_cnt[8] ), 
    .C1(\column_cnt[9] ), .B1(\display_inst.vga_init.n86443 ), 
    .A1(\column_cnt[7] ), .D0(\column_cnt[7] ), .C0(\column_cnt[6] ), 
    .A0(\column_cnt[8] ), .LSR(\display_inst.vga_init.HSYNC_N_20679 ), 
    .CLK(\display_inst.clk ), .Q1(HSYNC_c), .F0(\display_inst.n135886 ), 
    .F1(\display_inst.vga_init.HSYNC_N_20678 ));
  display_inst_pattern_gen_initial_SLICE_363 
    \display_inst.pattern_gen_initial.SLICE_363 ( .D1(\snake_arr[28] ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .B1(\snake_arr[27] ), 
    .A1(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .D0(\column_cnt[9] ), .C0(\display_inst.n171041 ), 
    .B0(\display_inst.n135886 ), 
    .A0(\display_inst.pattern_gen_initial.n86425 ), 
    .F0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_20786 ));
  display_inst_vga_init_SLICE_364 \display_inst.vga_init.SLICE_364 ( 
    .B1(\column_cnt[9] ), .A1(\column_cnt[8] ), .D0(\column_cnt[8] ), 
    .C0(\column_cnt[9] ), .F0(\display_inst.n166787 ), 
    .F1(\display_inst.vga_init.n172662 ));
  display_inst_pattern_gen_initial_SLICE_365 
    \display_inst.pattern_gen_initial.SLICE_365 ( 
    .C1(\display_inst.pattern_gen_initial.rgb_5__N_20683[0] ), 
    .A1(\display_inst.valid ), .D0(\display_inst.n166787 ), 
    .C0(\display_inst.pattern_gen_initial.n174298 ), 
    .B0(\display_inst.pattern_gen_initial.n5 ), 
    .A0(\display_inst.pattern_gen_initial.n171177 ), 
    .F0(\display_inst.pattern_gen_initial.rgb_5__N_20683[0] ), 
    .F1(\display_inst.pattern_gen_initial.n172680 ));
  display_inst_pattern_gen_initial_SLICE_367 
    \display_inst.pattern_gen_initial.SLICE_367 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_20810 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20807 ), 
    .B1(\display_inst.pattern_gen_initial.n86398 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_20808 ), 
    .D0(\display_inst.n387 ), .C0(\snake_arr[81] ), .B0(\display_inst.n366 ), 
    .A0(\snake_arr[82] ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20807 ), 
    .F1(\display_inst.pattern_gen_initial.n86516 ));
  display_inst_vga_init_SLICE_369 \display_inst.vga_init.SLICE_369 ( 
    .D1(\display_inst.vga_init.n172662 ), .C1(\display_inst.vga_init.n174248 ), 
    .B1(\column_cnt[7] ), .A1(\display_inst.vga_init.n185481 ), 
    .D0(\display_inst.n86459 ), .C0(\column_cnt[2] ), .B0(\display_inst.n35 ), 
    .A0(\display_inst.n174217 ), .F0(\display_inst.vga_init.n174248 ), 
    .F1(\display_inst.n471 ));
  display_inst_vga_init_SLICE_370 \display_inst.vga_init.SLICE_370 ( 
    .D1(\display_inst.n174217 ), .C1(\display_inst.n86459 ), 
    .B1(\column_cnt[7] ), .A1(\column_cnt[8] ), .C0(\column_cnt[3] ), 
    .B0(\column_cnt[4] ), .F0(\display_inst.n174217 ), 
    .F1(\display_inst.pattern_gen_initial.n86425 ));
  display_inst_vga_init_SLICE_372 \display_inst.vga_init.SLICE_372 ( 
    .D1(\column_cnt[7] ), .C1(\display_inst.vga_init.n172591 ), 
    .B1(\display_inst.vga_init.n174288 ), .A1(\column_cnt[5] ), 
    .D0(\column_cnt[9] ), .B0(\column_cnt[8] ), .A0(\column_cnt[6] ), 
    .F0(\display_inst.vga_init.n172591 ), .F1(\display_inst.n450 ));
  display_inst_pattern_gen_initial_SLICE_373 
    \display_inst.pattern_gen_initial.SLICE_373 ( .D0(\display_inst.n450 ), 
    .C0(\display_inst.n471 ), .B0(\snake_arr[95] ), .A0(\snake_arr[96] ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_20800 ));
  display_inst_vga_init_SLICE_374 \display_inst.vga_init.SLICE_374 ( 
    .D1(\column_cnt[4] ), .C1(\display_inst.n35 ), .B1(\column_cnt[3] ), 
    .A1(\column_cnt[2] ), .B0(\column_cnt[1] ), .A0(\column_cnt[0] ), 
    .F0(\display_inst.n35 ), .F1(\display_inst.vga_init.n154 ));
  display_inst_pattern_gen_initial_SLICE_375 
    \display_inst.pattern_gen_initial.SLICE_375 ( .D0(\display_inst.n35 ), 
    .C0(\display_inst.pattern_gen_initial.n31 ), 
    .B0(\display_inst.pattern_gen_initial.n31_adj_20726 ), 
    .A0(\display_inst.n1 ), .F0(\display_inst.pattern_gen_initial.n110974 ));
  display_inst_vga_init_SLICE_376 \display_inst.vga_init.SLICE_376 ( 
    .D1(\column_cnt[4] ), .C1(\display_inst.vga_init.n86456 ), 
    .B1(\column_cnt[3] ), .A1(\display_inst.n112278 ), .D0(\column_cnt[7] ), 
    .C0(\column_cnt[5] ), .A0(\column_cnt[6] ), 
    .F0(\display_inst.vga_init.n86456 ), .F1(\display_inst.n138769 ));
  display_inst_pattern_gen_initial_SLICE_377 
    \display_inst.pattern_gen_initial.SLICE_377 ( .D1(\column_cnt[4] ), 
    .C1(\display_inst.n112278 ), .B1(\column_cnt[3] ), .A1(\column_cnt[5] ), 
    .D0(\column_cnt[0] ), .B0(\column_cnt[2] ), .A0(\column_cnt[1] ), 
    .F0(\display_inst.n112278 ), .F1(\display_inst.n171041 ));
  display_inst_vga_init_SLICE_378 \display_inst.vga_init.SLICE_378 ( 
    .D1(\column_cnt[3] ), .C1(\display_inst.vga_init.n86281 ), 
    .B1(\column_cnt[4] ), .C0(\column_cnt[7] ), .B0(\column_cnt[6] ), 
    .A0(\column_cnt[5] ), .F0(\display_inst.vga_init.n86281 ), 
    .F1(\display_inst.n7 ));
  display_inst_pattern_gen_initial_SLICE_379 
    \display_inst.pattern_gen_initial.SLICE_379 ( .D1(\snake_arr[83] ), 
    .C1(\display_inst.pattern_gen_initial.n408 ), .B1(\snake_arr[89] ), 
    .A1(\display_inst.pattern_gen_initial.n534 ), .D0(\display_inst.n7 ), 
    .C0(\display_inst.n138769 ), .B0(\column_cnt[8] ), .A0(\column_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n408 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_20758 ));
  display_inst_vga_init_SLICE_380 \display_inst.vga_init.SLICE_380 ( 
    .D1(\display_inst.n106295 ), .C1(\display_inst.n12 ), 
    .B1(\display_inst.n11 ), .A1(\display_inst.n16_c ), .D0(\snake_arr[32] ), 
    .C0(\display_inst.n387 ), .B0(\display_inst.n366 ), .A0(\snake_arr[31] ), 
    .F0(\display_inst.n12 ), .F1(\display_inst.n86531 ));
  display_inst_pattern_gen_initial_SLICE_381 
    \display_inst.pattern_gen_initial.SLICE_381 ( 
    .D0(\display_inst.pattern_gen_initial.n86528 ), .C0(\display_inst.n86531 ), 
    .B0(\display_inst.pattern_gen_initial.n86534 ), 
    .A0(\display_inst.pattern_gen_initial.n86540 ), 
    .F0(\display_inst.pattern_gen_initial.n16_c ));
  display_inst_vga_init_SLICE_382 \display_inst.vga_init.SLICE_382 ( 
    .D1(\column_cnt[8] ), .B1(\display_inst.vga_init.n10_adj_20857 ), 
    .A1(\column_cnt[9] ), .D0(\column_cnt[9] ), 
    .B0(\display_inst.n16_adj_20863 ), .A0(\column_cnt[8] ), 
    .F0(\display_inst.vga_init.HSYNC_N_20679 ), 
    .F1(\display_inst.vga_init.n86593 ));
  display_inst_vga_init_SLICE_384 \display_inst.vga_init.SLICE_384 ( 
    .C1(\display_inst.vga_init.n309 ), .B1(\display_inst.n47_adj_20900[1] ), 
    .A1(\display_inst.n47_adj_20900[2] ), .D0(\row_cnt[2] ), 
    .B0(\display_inst.n47_adj_20900[0] ), .A0(\row_cnt[1] ), 
    .F0(\display_inst.vga_init.n309 ), .F1(\display_inst.vga_init.n185546 ));
  display_inst_vga_init_SLICE_386 \display_inst.vga_init.SLICE_386 ( 
    .D1(\row_cnt[5] ), .B1(\row_cnt[7] ), .C0(\row_cnt[5] ), .A0(\row_cnt[6] ), 
    .F0(\display_inst.vga_init.n326 ), .F1(\display_inst.vga_init.n4 ));
  display_inst_vga_init_SLICE_387 \display_inst.vga_init.SLICE_387 ( 
    .D1(\display_inst.n14_adj_20865 ), .C1(\display_inst.n332 ), 
    .B1(\display_inst.pattern_gen_initial.n172696 ), .A1(\row_cnt[7] ), 
    .D0(\display_inst.vga_init.n3 ), .C0(\row_cnt[4] ), .B0(\row_cnt[3] ), 
    .A0(\display_inst.vga_init.n326 ), .F0(\display_inst.n332 ), 
    .F1(\display_inst.pattern_gen_initial.n86387 ));
  display_inst_vga_init_SLICE_388 \display_inst.vga_init.SLICE_388 ( 
    .D1(\row_cnt[4] ), .C1(\display_inst.vga_init.n3 ), .B1(\row_cnt[3] ), 
    .D0(\display_inst.row_cnt[0]_2 ), .C0(\row_cnt[1] ), .A0(\row_cnt[2] ), 
    .F0(\display_inst.vga_init.n3 ), .F1(\display_inst.n381 ));
  display_inst_pattern_gen_initial_SLICE_389 
    \display_inst.pattern_gen_initial.SLICE_389 ( .D1(\row_cnt[7] ), 
    .C1(\display_inst.pattern_gen_initial.n4_adj_20732 ), .B1(\row_cnt[8] ), 
    .A1(\row_cnt[9] ), .D0(\row_cnt[5] ), .C0(\display_inst.n381 ), 
    .A0(\row_cnt[6] ), .F0(\display_inst.pattern_gen_initial.n4_adj_20732 ), 
    .F1(\display_inst.pattern_gen_initial.n139191 ));
  display_inst_vga_init_SLICE_391 \display_inst.vga_init.SLICE_391 ( 
    .C1(\display_inst.vga_init.n106298 ), .B1(\row_cnt[3] ), .A1(\row_cnt[2] ), 
    .D0(\row_cnt[6] ), .C0(\row_cnt[7] ), .B0(\row_cnt[5] ), .A0(\row_cnt[8] ), 
    .F0(\display_inst.vga_init.n106298 ), .F1(\display_inst.n359 ));
  display_inst_pattern_gen_initial_SLICE_393 
    \display_inst.pattern_gen_initial.SLICE_393 ( .D1(\row_cnt[7] ), 
    .C1(\display_inst.pattern_gen_initial.n185597 ), .B1(\row_cnt[9] ), 
    .A1(\display_inst.pattern_gen_initial.n172688 ), .D0(\row_cnt[4] ), 
    .C0(\display_inst.n106332 ), .B0(\display_inst.n321 ), .A0(\row_cnt[5] ), 
    .F0(\display_inst.pattern_gen_initial.n185597 ), 
    .F1(\display_inst.pattern_gen_initial.n86398 ));
  display_inst_vga_init_SLICE_394 \display_inst.vga_init.SLICE_394 ( 
    .D1(\row_cnt[5] ), .C1(\display_inst.n321 ), .B1(\display_inst.n106332 ), 
    .A1(\row_cnt[4] ), .D0(\row_cnt[6] ), .A0(\row_cnt[8] ), 
    .F0(\display_inst.n321 ), .F1(\display_inst.pattern_gen_initial.n185585 ));
  display_inst_vga_init_SLICE_396 \display_inst.vga_init.SLICE_396 ( 
    .D1(\column_cnt[3] ), .C1(\display_inst.vga_init.n86443 ), 
    .B1(\column_cnt[2] ), .A1(\column_cnt[1] ), .D0(\column_cnt[4] ), 
    .C0(\column_cnt[6] ), .A0(\column_cnt[5] ), 
    .F0(\display_inst.vga_init.n86443 ), .F1(\display_inst.vga_init.n171017 ));
  display_inst_vga_init_SLICE_398 \display_inst.vga_init.SLICE_398 ( 
    .D1(\display_inst.vga_init.n172683 ), .C1(\display_inst.n86459 ), 
    .B1(\display_inst.n111613 ), .A1(\column_cnt[7] ), .B0(\column_cnt[5] ), 
    .A0(\column_cnt[6] ), .F0(\display_inst.n86459 ), 
    .F1(\display_inst.vga_init.n10_adj_20857 ));
  display_inst_pattern_gen_initial_SLICE_399 
    \display_inst.pattern_gen_initial.SLICE_399 ( .D1(\column_cnt[4] ), 
    .C1(\display_inst.n39_c ), .B1(\column_cnt[7] ), 
    .A1(\display_inst.n86459 ), .D0(\column_cnt[0] ), .C0(\column_cnt[1] ), 
    .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), .F0(\display_inst.n39_c ), 
    .F1(\display_inst.pattern_gen_initial.n174298 ));
  display_inst_vga_init_SLICE_400 \display_inst.vga_init.SLICE_400 ( 
    .D1(\display_inst.vga_init.n86593 ), .C1(\display_inst.n1 ), 
    .B1(\display_inst.vga_init.n10_adj_20856 ), .A1(\row_cnt[4] ), 
    .C0(\row_cnt[1] ), .A0(\display_inst.row_cnt[0]_2 ), 
    .F0(\display_inst.n1 ), .F1(\display_inst.vga_init.n86774 ));
  display_inst_vga_init_SLICE_401 \display_inst.vga_init.SLICE_401 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.n86436 ), .B1(\display_inst.n1 ), 
    .A1(\display_inst.vga_init.n10_adj_20858 ), .D0(\row_cnt[5] ), 
    .B0(\row_cnt[6] ), .F0(\display_inst.n86436 ), .F1(\display_inst.n138751 ));
  display_inst_vga_init_SLICE_402 \display_inst.vga_init.SLICE_402 ( 
    .D1(\row_cnt[6] ), .C1(\row_cnt[8] ), .B1(\row_cnt[7] ), 
    .A1(\display_inst.vga_init.n106413 ), .D0(\row_cnt[8] ), .A0(\row_cnt[7] ), 
    .F0(\display_inst.vga_init.n106302 ), .F1(\display_inst.vga_init.n334 ));
  display_inst_vga_init_SLICE_403 \display_inst.vga_init.SLICE_403 ( 
    .D1(\row_cnt[9] ), .C1(\display_inst.vga_init.n106413 ), 
    .B1(\display_inst.n86436 ), .A1(\display_inst.vga_init.n106302 ), 
    .D0(\row_cnt[2] ), .B0(\row_cnt[3] ), .F0(\display_inst.vga_init.n106413 ), 
    .F1(\display_inst.vga_init.n10_adj_20856 ));
  display_inst_pattern_gen_initial_SLICE_405 
    \display_inst.pattern_gen_initial.SLICE_405 ( .D1(\snake_arr[90] ), 
    .C1(\display_inst.pattern_gen_initial.n86409 ), .B1(\snake_arr[20] ), 
    .A1(\display_inst.n86343 ), .D0(\display_inst.n86436 ), 
    .C0(\display_inst.pattern_gen_initial.n172696 ), .B0(\row_cnt[7] ), 
    .A0(\display_inst.pattern_gen_initial.n4_adj_20732 ), 
    .F0(\display_inst.pattern_gen_initial.n86409 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_20805 ));
  display_inst_vga_init_SLICE_412 \display_inst.vga_init.SLICE_412 ( 
    .D1(\row_cnt[9] ), .C1(\display_inst.n185505 ), 
    .B1(\display_inst.n138751 ), .A1(\row_cnt[8] ), .D0(\row_cnt[6] ), 
    .C0(\row_cnt[7] ), .B0(\row_cnt[5] ), .A0(\row_cnt[4] ), 
    .F0(\display_inst.n185505 ), 
    .F1(\display_inst.pattern_gen_initial.n86365 ));
  display_inst_vga_init_SLICE_414 \display_inst.vga_init.SLICE_414 ( 
    .D1(\row_cnt[7] ), .C1(\display_inst.vga_init.n10_adj_20858 ), 
    .B1(\row_cnt[5] ), .A1(\row_cnt[6] ), .C0(\row_cnt[4] ), .B0(\row_cnt[3] ), 
    .A0(\row_cnt[2] ), .F0(\display_inst.vga_init.n10_adj_20858 ), 
    .F1(\display_inst.n86501 ));
  display_inst_pattern_gen_initial_SLICE_415 
    \display_inst.pattern_gen_initial.SLICE_415 ( .D1(\snake_arr[10] ), 
    .C1(\display_inst.pattern_gen_initial.n86376 ), .B1(\display_inst.n86332 ), 
    .A1(\snake_arr[60] ), .D0(\display_inst.n86501 ), 
    .C0(\display_inst.pattern_gen_initial.n138735 ), .B0(\row_cnt[8] ), 
    .A0(\row_cnt[9] ), .F0(\display_inst.pattern_gen_initial.n86376 ), 
    .F1(\display_inst.pattern_gen_initial.n12_adj_20804 ));
  display_inst_vga_init_SLICE_418 \display_inst.vga_init.SLICE_418 ( 
    .D1(\column_cnt[0] ), .C1(\display_inst.n8 ), .B1(\column_cnt[4] ), 
    .A1(\column_cnt[1] ), .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.n8 ), .F1(\display_inst.vga_init.n174288 ));
  display_inst_vga_init_SLICE_420 \display_inst.vga_init.SLICE_420 ( 
    .D1(\column_cnt[6] ), .C1(\display_inst.n10 ), .B1(\column_cnt[5] ), 
    .A1(\display_inst.vga_init.n40_adj_20843 ), .D0(\column_cnt[3] ), 
    .C0(\column_cnt[2] ), .A0(\column_cnt[4] ), .F0(\display_inst.n10 ), 
    .F1(\display_inst.n51 ));
  display_inst_pattern_gen_initial_SLICE_421 
    \display_inst.pattern_gen_initial.SLICE_421 ( .D0(\row_cnt[9] ), 
    .C0(\display_inst.pattern_gen_initial.n4_adj_20728 ), 
    .B0(\display_inst.n51 ), .A0(\display_inst.n139212 ), 
    .F0(\display_inst.pattern_gen_initial.n86309 ));
  display_inst_vga_init_SLICE_422 \display_inst.vga_init.SLICE_422 ( 
    .D1(\column_cnt[5] ), .C1(\display_inst.n174378 ), .B1(\display_inst.n10 ), 
    .A1(\display_inst.pattern_gen_initial.n4_adj_20752 ), .D0(\column_cnt[4] ), 
    .C0(\display_inst.n35 ), .B0(\column_cnt[3] ), .A0(\column_cnt[2] ), 
    .F0(\display_inst.n174378 ), 
    .F1(\display_inst.pattern_gen_initial.n513_adj_20753 ));
  display_inst_vga_init_SLICE_424 \display_inst.vga_init.SLICE_424 ( 
    .D1(\row_cnt[4] ), .C1(\row_cnt[6] ), .B1(\display_inst.vga_init.n106413 ), 
    .A1(\row_cnt[5] ), .D0(\row_cnt[5] ), .C0(\row_cnt[3] ), .B0(\row_cnt[6] ), 
    .A0(\row_cnt[4] ), .F0(\display_inst.n14_adj_20865 ), 
    .F1(\display_inst.vga_init.n185483 ));
  display_inst_vga_init_SLICE_426 \display_inst.vga_init.SLICE_426 ( 
    .D1(\row_cnt[4] ), .C1(\display_inst.n185567 ), .B1(\display_inst.n359 ), 
    .A1(\row_cnt[1] ), .D0(\row_cnt[5] ), .C0(\display_inst.vga_init.n106413 ), 
    .B0(\display_inst.n321 ), .A0(\row_cnt[7] ), .F0(\display_inst.n185567 ), 
    .F1(\display_inst.pattern_gen_initial.n4_adj_20727 ));
  display_inst_pattern_gen_initial_SLICE_428 
    \display_inst.pattern_gen_initial.SLICE_428 ( .D0(\display_inst.n51 ), 
    .C0(\display_inst.pattern_gen_initial.n14_c ), 
    .B0(\display_inst.pattern_gen_initial.n18_c ), 
    .A0(\display_inst.pattern_gen_initial.n13 ), 
    .F0(\display_inst.pattern_gen_initial.n5 ));
  display_inst_pattern_gen_initial_SLICE_429 
    \display_inst.pattern_gen_initial.SLICE_429 ( .D1(\row_cnt[9] ), 
    .C1(\display_inst.pattern_gen_initial.n172628 ), 
    .B1(\display_inst.pattern_gen_initial.n86387 ), .A1(\snake_arr[70] ), 
    .D0(\display_inst.pattern_gen_initial.n172688 ), 
    .C0(\display_inst.pattern_gen_initial.n185585 ), .B0(\row_cnt[7] ), 
    .A0(\snake_arr[80] ), .F0(\display_inst.pattern_gen_initial.n172628 ), 
    .F1(\display_inst.pattern_gen_initial.n13 ));
  display_inst_pattern_gen_initial_SLICE_431 
    \display_inst.pattern_gen_initial.SLICE_431 ( .D0(\display_inst.valid ), 
    .C0(\display_inst.pattern_gen_initial.n13269 ), 
    .B0(\display_inst.pattern_gen_initial.rgb_5__N_20683[0] ), 
    .A0(\display_inst.pattern_gen_initial.n319 ), .F0(rgb_c_5));
  display_inst_pattern_gen_initial_SLICE_433 
    \display_inst.pattern_gen_initial.SLICE_433 ( 
    .D0(\display_inst.pattern_gen_initial.n185518 ), 
    .C0(\display_inst.pattern_gen_initial.n172680 ), 
    .B0(\display_inst.pattern_gen_initial.n13269 ), 
    .A0(\display_inst.pattern_gen_initial.n319 ), .F0(rgb_c_2));
  display_inst_pattern_gen_initial_SLICE_434 
    \display_inst.pattern_gen_initial.SLICE_434 ( 
    .D1(\display_inst.pattern_gen_initial.n110974 ), 
    .C1(\display_inst.pattern_gen_initial.n86307 ), 
    .B1(\display_inst.pattern_gen_initial.n174237 ), 
    .A1(\display_inst.pattern_gen_initial.n171117 ), 
    .D0(\display_inst.n139212 ), .C0(\display_inst.n51 ), 
    .F0(\display_inst.pattern_gen_initial.n86307 ), 
    .F1(\display_inst.pattern_gen_initial.n185521 ));
  display_inst_pattern_gen_initial_SLICE_436 
    \display_inst.pattern_gen_initial.SLICE_436 ( 
    .D1(\display_inst.pattern_gen_initial.n60 ), 
    .C1(\display_inst.pattern_gen_initial.n174388 ), 
    .A1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n452 ), 
    .C0(\display_inst.pattern_gen_initial.n453 ), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .A0(\display_inst.pattern_gen_initial.n455 ), 
    .F0(\display_inst.pattern_gen_initial.n174388 ), 
    .F1(\display_inst.pattern_gen_initial.n185635 ));
  display_inst_pattern_gen_initial_SLICE_438 
    \display_inst.pattern_gen_initial.SLICE_438 ( 
    .D1(\display_inst.pattern_gen_initial.n61552[3] ), 
    .C1(\display_inst.pattern_gen_initial.n174382 ), 
    .B1(\display_inst.pattern_gen_initial.n61552[5] ), 
    .D0(\display_inst.pattern_gen_initial.n61552[4] ), 
    .C0(\display_inst.pattern_gen_initial.n61552[8] ), 
    .B0(\display_inst.pattern_gen_initial.n61552[7] ), 
    .A0(\display_inst.pattern_gen_initial.n61552[6] ), 
    .F0(\display_inst.pattern_gen_initial.n174382 ), 
    .F1(\display_inst.pattern_gen_initial.n185636 ));
  display_inst_pattern_gen_initial_SLICE_441 
    \display_inst.pattern_gen_initial.SLICE_441 ( 
    .C1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .B1(\display_inst.pattern_gen_initial.n61552[5] ), 
    .A1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n61564[5] ), 
    .B0(\display_inst.pattern_gen_initial.n86230 ), 
    .A0(\display_inst.pattern_gen_initial.n171354 ), 
    .F0(\display_inst.pattern_gen_initial.n454 ), 
    .F1(\display_inst.pattern_gen_initial.n490 ));
  display_inst_pattern_gen_initial_SLICE_442 
    \display_inst.pattern_gen_initial.SLICE_442 ( 
    .C1(\display_inst.pattern_gen_initial.n174368 ), 
    .B1(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .A1(\display_inst.pattern_gen_initial.n454_adj_20706 ), 
    .D0(\display_inst.pattern_gen_initial.n451_adj_20703 ), 
    .C0(\display_inst.pattern_gen_initial.n453_adj_20705 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_20704 ), 
    .A0(\display_inst.pattern_gen_initial.n452_adj_20702 ), 
    .F0(\display_inst.pattern_gen_initial.n174368 ), 
    .F1(\display_inst.pattern_gen_initial.n185603 ));
  display_inst_pattern_gen_initial_SLICE_444 
    \display_inst.pattern_gen_initial.SLICE_444 ( 
    .C1(\display_inst.pattern_gen_initial.n174362 ), 
    .B1(\display_inst.pattern_gen_initial.n61672[3] ), 
    .A1(\display_inst.pattern_gen_initial.n61672[5] ), 
    .D0(\display_inst.pattern_gen_initial.n61672[7] ), 
    .C0(\display_inst.pattern_gen_initial.n61672[4] ), 
    .B0(\display_inst.pattern_gen_initial.n61672[6] ), 
    .A0(\display_inst.pattern_gen_initial.n61672[8] ), 
    .F0(\display_inst.pattern_gen_initial.n174362 ), 
    .F1(\display_inst.pattern_gen_initial.n185604 ));
  display_inst_pattern_gen_initial_SLICE_447 
    \display_inst.pattern_gen_initial.SLICE_447 ( 
    .D1(\display_inst.pattern_gen_initial.n61672[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454_adj_20706 ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n171358 ), 
    .C0(\display_inst.pattern_gen_initial.n61684[5] ), 
    .A0(\display_inst.pattern_gen_initial.n86240 ), 
    .F0(\display_inst.pattern_gen_initial.n454_adj_20706 ), 
    .F1(\display_inst.pattern_gen_initial.n490_adj_20709 ));
  display_inst_pattern_gen_initial_SLICE_448 
    \display_inst.pattern_gen_initial.SLICE_448 ( 
    .D1(\display_inst.pattern_gen_initial.n491_adj_20710 ), 
    .C1(\display_inst.pattern_gen_initial.n132370 ), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_20708 ), 
    .A1(\display_inst.pattern_gen_initial.n490_adj_20709 ), 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n61672[3] ), 
    .B0(\display_inst.pattern_gen_initial.n61_adj_20716 ), 
    .A0(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .F0(\display_inst.pattern_gen_initial.n132370 ), 
    .F1(\display_inst.pattern_gen_initial.n6_c ));
  display_inst_pattern_gen_initial_SLICE_450 
    \display_inst.pattern_gen_initial.SLICE_450 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_20838[9] ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_20838[6] ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_20838[8] ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_20838[4] ), 
    .F0(\display_inst.pattern_gen_initial.n174374 ));
  display_inst_pattern_gen_initial_SLICE_451 
    \display_inst.pattern_gen_initial.SLICE_451 ( 
    .D1(\display_inst.pattern_gen_initial.n185599 ), 
    .C1(\display_inst.pattern_gen_initial.n497 ), 
    .B1(\display_inst.pattern_gen_initial.n185601 ), 
    .A1(\display_inst.pattern_gen_initial.n174374 ), 
    .D0(\display_inst.pattern_gen_initial.n487 ), 
    .C0(\display_inst.pattern_gen_initial.n6_c ), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .A0(\display_inst.pattern_gen_initial.n486 ), 
    .F0(\display_inst.pattern_gen_initial.n497 ), 
    .F1(\display_inst.pattern_gen_initial.n31_adj_20726 ));
  display_inst_pattern_gen_initial_SLICE_453 
    \display_inst.pattern_gen_initial.SLICE_453 ( 
    .D1(\display_inst.pattern_gen_initial.n61672[9] ), 
    .C1(\display_inst.pattern_gen_initial.n450_c ), 
    .B1(\display_inst.pattern_gen_initial.n461 ), 
    .D0(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .C0(\display_inst.pattern_gen_initial.n171358 ), 
    .B0(\display_inst.pattern_gen_initial.n174260 ), 
    .A0(\display_inst.pattern_gen_initial.n61684[9] ), 
    .F0(\display_inst.pattern_gen_initial.n450_c ), 
    .F1(\display_inst.pattern_gen_initial.n486 ));
  display_inst_pattern_gen_initial_SLICE_454 
    \display_inst.pattern_gen_initial.SLICE_454 ( 
    .D1(\display_inst.pattern_gen_initial.n491 ), 
    .C1(\display_inst.pattern_gen_initial.n138156 ), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .A1(\display_inst.pattern_gen_initial.n490 ), 
    .D0(\display_inst.pattern_gen_initial.n61 ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .B0(\display_inst.pattern_gen_initial.n61552[3] ), 
    .A0(\display_inst.pattern_gen_initial.n60 ), 
    .F0(\display_inst.pattern_gen_initial.n138156 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_20717 ));
  display_inst_pattern_gen_initial_SLICE_456 
    \display_inst.pattern_gen_initial.SLICE_456 ( 
    .D0(\display_inst.pattern_gen_initial.n508[9] ), 
    .C0(\display_inst.pattern_gen_initial.n508[6] ), 
    .B0(\display_inst.pattern_gen_initial.n508[8] ), 
    .A0(\display_inst.pattern_gen_initial.n508[4] ), 
    .F0(\display_inst.pattern_gen_initial.n174396 ));
  display_inst_pattern_gen_initial_SLICE_457 
    \display_inst.pattern_gen_initial.SLICE_457 ( 
    .D1(\display_inst.pattern_gen_initial.n185624 ), 
    .C1(\display_inst.pattern_gen_initial.n497_adj_20723 ), 
    .B1(\display_inst.pattern_gen_initial.n174396 ), 
    .A1(\display_inst.pattern_gen_initial.n185626 ), 
    .D0(\display_inst.pattern_gen_initial.n487_adj_20722 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_20717 ), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_20721 ), 
    .A0(\display_inst.pattern_gen_initial.n488_adj_20720 ), 
    .F0(\display_inst.pattern_gen_initial.n497_adj_20723 ), 
    .F1(\display_inst.pattern_gen_initial.n31 ));
  display_inst_pattern_gen_initial_SLICE_459 
    \display_inst.pattern_gen_initial.SLICE_459 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .C1(\display_inst.pattern_gen_initial.n450_adj_20822 ), 
    .A1(\display_inst.pattern_gen_initial.n61552[9] ), 
    .D0(\display_inst.pattern_gen_initial.n171354 ), 
    .C0(\display_inst.pattern_gen_initial.n61564[9] ), 
    .B0(\display_inst.pattern_gen_initial.n174424 ), 
    .A0(\display_inst.pattern_gen_initial.n369 ), 
    .F0(\display_inst.pattern_gen_initial.n450_adj_20822 ), 
    .F1(\display_inst.pattern_gen_initial.n486_adj_20721 ));
  display_inst_pattern_gen_initial_SLICE_460 
    \display_inst.pattern_gen_initial.SLICE_460 ( 
    .D0(\display_inst.pattern_gen_initial.n185521 ), 
    .C0(\display_inst.pattern_gen_initial.n139191 ), .B0(\display_inst.n53 ), 
    .A0(\display_inst.pattern_gen_initial.n86309 ), 
    .F0(\display_inst.pattern_gen_initial.n185518 ));
  display_inst_pattern_gen_initial_SLICE_462 
    \display_inst.pattern_gen_initial.SLICE_462 ( 
    .D0(\display_inst.pattern_gen_initial.n86513 ), 
    .C0(\display_inst.pattern_gen_initial.n86525 ), 
    .B0(\display_inst.pattern_gen_initial.n16_c ), 
    .A0(\display_inst.pattern_gen_initial.n17_adj_20756 ), 
    .F0(\display_inst.pattern_gen_initial.n171177 ));
  display_inst_pattern_gen_initial_SLICE_463 
    \display_inst.pattern_gen_initial.SLICE_463 ( 
    .D0(\display_inst.pattern_gen_initial.n86522 ), 
    .C0(\display_inst.pattern_gen_initial.n86519 ), 
    .B0(\display_inst.pattern_gen_initial.n86537 ), 
    .A0(\display_inst.pattern_gen_initial.n86516 ), 
    .F0(\display_inst.pattern_gen_initial.n17_adj_20756 ));
  display_inst_pattern_gen_initial_SLICE_465 
    \display_inst.pattern_gen_initial.SLICE_465 ( 
    .D1(\display_inst.pattern_gen_initial.n10_adj_20758 ), 
    .C1(\display_inst.pattern_gen_initial.n13_adj_20760 ), 
    .B1(\snake_arr[84] ), .A1(\display_inst.n429 ), .D0(\display_inst.n471 ), 
    .C0(\snake_arr[86] ), .B0(\display_inst.n450 ), .A0(\snake_arr[85] ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_20760 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20808 ));
  display_inst_pattern_gen_initial_SLICE_466 
    \display_inst.pattern_gen_initial.SLICE_466 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20762 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20761 ), 
    .B1(\snake_arr[74] ), .A1(\display_inst.n429 ), .D0(\snake_arr[79] ), 
    .C0(\display_inst.pattern_gen_initial.n534 ), 
    .B0(\display_inst.pattern_gen_initial.n408 ), .A0(\snake_arr[73] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20761 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20763 ));
  display_inst_pattern_gen_initial_SLICE_468 
    \display_inst.pattern_gen_initial.SLICE_468 ( 
    .D1(\display_inst.pattern_gen_initial.n11_c ), 
    .C1(\display_inst.pattern_gen_initial.n12_c ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_20763 ), 
    .A1(\display_inst.pattern_gen_initial.n86387 ), .D0(\display_inst.n366 ), 
    .C0(\snake_arr[72] ), .B0(\display_inst.n387 ), .A0(\snake_arr[71] ), 
    .F0(\display_inst.pattern_gen_initial.n12_c ), 
    .F1(\display_inst.pattern_gen_initial.n86519 ));
  display_inst_pattern_gen_initial_SLICE_470 
    \display_inst.pattern_gen_initial.SLICE_470 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20765 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20764 ), 
    .B1(\display_inst.n429 ), .A1(\snake_arr[14] ), 
    .D0(\display_inst.pattern_gen_initial.n534 ), .C0(\snake_arr[13] ), 
    .B0(\snake_arr[19] ), .A0(\display_inst.pattern_gen_initial.n408 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20764 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20767 ));
  display_inst_pattern_gen_initial_SLICE_472 
    \display_inst.pattern_gen_initial.SLICE_472 ( 
    .D1(\display_inst.pattern_gen_initial.n16_adj_20767 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20766 ), 
    .B1(\display_inst.pattern_gen_initial.n11_adj_20768 ), 
    .A1(\display_inst.n86332 ), .D0(\display_inst.n366 ), .C0(\snake_arr[12] ), 
    .B0(\display_inst.n387 ), .A0(\snake_arr[11] ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20766 ), 
    .F1(\display_inst.pattern_gen_initial.n86537 ));
  display_inst_pattern_gen_initial_SLICE_474 
    \display_inst.pattern_gen_initial.SLICE_474 ( .D1(\snake_arr[64] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20769 ), 
    .B1(\display_inst.pattern_gen_initial.n13_adj_20770 ), 
    .A1(\display_inst.n429 ), .D0(\display_inst.pattern_gen_initial.n408 ), 
    .C0(\display_inst.pattern_gen_initial.n534 ), .B0(\snake_arr[63] ), 
    .A0(\snake_arr[69] ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20769 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20772 ));
  display_inst_pattern_gen_initial_SLICE_476 
    \display_inst.pattern_gen_initial.SLICE_476 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_20773 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20771 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_20772 ), 
    .A1(\display_inst.pattern_gen_initial.n86376 ), .D0(\snake_arr[68] ), 
    .C0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .B0(\snake_arr[67] ), 
    .A0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20771 ), 
    .F1(\display_inst.pattern_gen_initial.n86522 ));
  display_inst_pattern_gen_initial_SLICE_478 
    \display_inst.pattern_gen_initial.SLICE_478 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20775 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20774 ), 
    .B1(\display_inst.n429 ), .A1(\snake_arr[54] ), .D0(\snake_arr[59] ), 
    .C0(\display_inst.pattern_gen_initial.n534 ), .B0(\snake_arr[53] ), 
    .A0(\display_inst.pattern_gen_initial.n408 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20774 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20777 ));
  display_inst_pattern_gen_initial_SLICE_480 
    \display_inst.pattern_gen_initial.SLICE_480 ( 
    .D1(\display_inst.pattern_gen_initial.n86365 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20776 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_20777 ), 
    .A1(\display_inst.pattern_gen_initial.n11_adj_20778 ), 
    .D0(\display_inst.n387 ), .C0(\display_inst.n366 ), .B0(\snake_arr[52] ), 
    .A0(\snake_arr[51] ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20776 ), 
    .F1(\display_inst.pattern_gen_initial.n86525 ));
  display_inst_pattern_gen_initial_SLICE_482 
    \display_inst.pattern_gen_initial.SLICE_482 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20780 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20779 ), 
    .A1(\display_inst.n429 ), .D0(\display_inst.pattern_gen_initial.n408 ), 
    .C0(\snake_arr[43] ), .B0(\snake_arr[49] ), 
    .A0(\display_inst.pattern_gen_initial.n534 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20779 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20782 ));
  display_inst_pattern_gen_initial_SLICE_484 
    \display_inst.pattern_gen_initial.SLICE_484 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_20783 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20781 ), 
    .B1(\display_inst.n86321 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_20782 ), 
    .D0(\snake_arr[42] ), .C0(\display_inst.n387 ), .B0(\snake_arr[41] ), 
    .A0(\display_inst.n366 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20781 ), 
    .F1(\display_inst.pattern_gen_initial.n86528 ));
  display_inst_pattern_gen_initial_SLICE_486 
    \display_inst.pattern_gen_initial.SLICE_486 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20785 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20784 ), 
    .B1(\snake_arr[24] ), .A1(\display_inst.n429 ), .D0(\snake_arr[29] ), 
    .C0(\snake_arr[23] ), .B0(\display_inst.pattern_gen_initial.n408 ), 
    .A0(\display_inst.pattern_gen_initial.n534 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20784 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20787 ));
  display_inst_pattern_gen_initial_SLICE_489 
    \display_inst.pattern_gen_initial.SLICE_489 ( 
    .D1(\display_inst.pattern_gen_initial.n12_adj_20786 ), 
    .C1(\display_inst.pattern_gen_initial.n11_adj_20788 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_20787 ), 
    .A1(\display_inst.n86343 ), .D0(\display_inst.n387 ), .C0(\snake_arr[22] ), 
    .B0(\display_inst.n366 ), .A0(\snake_arr[21] ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_20788 ), 
    .F1(\display_inst.pattern_gen_initial.n86534 ));
  display_inst_pattern_gen_initial_SLICE_490 
    \display_inst.pattern_gen_initial.SLICE_490 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20790 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20789 ), 
    .B1(\snake_arr[34] ), .A1(\display_inst.n429 ), 
    .D0(\display_inst.pattern_gen_initial.n408 ), .C0(\snake_arr[39] ), 
    .B0(\snake_arr[33] ), .A0(\display_inst.pattern_gen_initial.n534 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20789 ), 
    .F1(\display_inst.n16_c ));
  display_inst_pattern_gen_initial_SLICE_492 
    \display_inst.pattern_gen_initial.SLICE_492 ( 
    .D1(\display_inst.pattern_gen_initial.n13_adj_20795 ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20794 ), 
    .B1(\display_inst.n429 ), .A1(\snake_arr[4] ), 
    .D0(\display_inst.pattern_gen_initial.n534 ), .C0(\snake_arr[9] ), 
    .B0(\snake_arr[3] ), .A0(\display_inst.pattern_gen_initial.n408 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20794 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20797 ));
  display_inst_pattern_gen_initial_SLICE_494 
    \display_inst.pattern_gen_initial.SLICE_494 ( 
    .D1(\display_inst.pattern_gen_initial.n11_adj_20798 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20796 ), 
    .B1(\display_inst.pattern_gen_initial.n16_adj_20797 ), 
    .A1(\display_inst.n86310 ), .D0(\snake_arr[8] ), 
    .C0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .A0(\snake_arr[7] ), .F0(\display_inst.pattern_gen_initial.n12_adj_20796 ), 
    .F1(\display_inst.pattern_gen_initial.n86540 ));
  display_inst_pattern_gen_initial_SLICE_496 
    \display_inst.pattern_gen_initial.SLICE_496 ( 
    .D1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .C1(\display_inst.pattern_gen_initial.n452 ), 
    .B1(\display_inst.pattern_gen_initial.n61552[7] ), 
    .D0(\display_inst.pattern_gen_initial.n171354 ), 
    .C0(\display_inst.pattern_gen_initial.n413_adj_20813 ), 
    .B0(\display_inst.pattern_gen_initial.n61564[7] ), 
    .F0(\display_inst.pattern_gen_initial.n452 ), 
    .F1(\display_inst.pattern_gen_initial.n488_adj_20720 ));
  display_inst_pattern_gen_initial_SLICE_498 
    \display_inst.pattern_gen_initial.SLICE_498 ( .D1(\snake_arr[94] ), 
    .C1(\display_inst.pattern_gen_initial.n10_adj_20799 ), 
    .B1(\display_inst.n429 ), 
    .A1(\display_inst.pattern_gen_initial.n13_adj_20800 ), 
    .D0(\snake_arr[93] ), .C0(\snake_arr[99] ), 
    .B0(\display_inst.pattern_gen_initial.n408 ), 
    .A0(\display_inst.pattern_gen_initial.n534 ), 
    .F0(\display_inst.pattern_gen_initial.n10_adj_20799 ), 
    .F1(\display_inst.pattern_gen_initial.n16_adj_20802 ));
  display_inst_pattern_gen_initial_SLICE_500 
    \display_inst.pattern_gen_initial.SLICE_500 ( 
    .D1(\display_inst.pattern_gen_initial.n86409 ), 
    .C1(\display_inst.pattern_gen_initial.n12_adj_20801 ), 
    .B1(\display_inst.pattern_gen_initial.n11_adj_20803 ), 
    .A1(\display_inst.pattern_gen_initial.n16_adj_20802 ), 
    .D0(\snake_arr[92] ), .C0(\display_inst.n387 ), .B0(\snake_arr[91] ), 
    .A0(\display_inst.n366 ), 
    .F0(\display_inst.pattern_gen_initial.n12_adj_20801 ), 
    .F1(\display_inst.pattern_gen_initial.n86513 ));
  display_inst_pattern_gen_initial_SLICE_503 
    \display_inst.pattern_gen_initial.SLICE_503 ( 
    .C0(\display_inst.pattern_gen_initial.n12_adj_20804 ), 
    .B0(\display_inst.pattern_gen_initial.n15 ), 
    .A0(\display_inst.pattern_gen_initial.n11_adj_20805 ), 
    .F0(\display_inst.pattern_gen_initial.n18_c ));
  display_inst_pattern_gen_initial_SLICE_504 
    \display_inst.pattern_gen_initial.SLICE_504 ( .D0(\snake_arr[87] ), 
    .C0(\snake_arr[88] ), 
    .B0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .A0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_20810 ));
  display_inst_pattern_gen_initial_SLICE_506 
    \display_inst.pattern_gen_initial.SLICE_506 ( 
    .D1(\display_inst.pattern_gen_initial.n327 ), 
    .C1(\display_inst.pattern_gen_initial.n226 ), 
    .B1(\display_inst.pattern_gen_initial.n227 ), 
    .A1(\display_inst.pattern_gen_initial.n225 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n227 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n327 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ), 
    .F1(\display_inst.pattern_gen_initial.n371 ));
  display_inst_pattern_gen_initial_SLICE_507 
    \display_inst.pattern_gen_initial.SLICE_507 ( 
    .D1(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .C1(\display_inst.pattern_gen_initial.n174258 ), 
    .B1(\display_inst.pattern_gen_initial.n370 ), 
    .A1(\display_inst.pattern_gen_initial.n174260 ), 
    .D0(\display_inst.pattern_gen_initial.n171160 ), 
    .C0(\display_inst.pattern_gen_initial.n328 ), 
    .B0(\display_inst.pattern_gen_initial.n371 ), 
    .F0(\display_inst.pattern_gen_initial.n174258 ), 
    .F1(\display_inst.pattern_gen_initial.n412 ));
  display_inst_pattern_gen_initial_SLICE_509 
    \display_inst.pattern_gen_initial.SLICE_509 ( 
    .D1(\display_inst.pattern_gen_initial.n371 ), 
    .C1(\display_inst.pattern_gen_initial.n174256 ), 
    .B1(\display_inst.pattern_gen_initial.n174260 ), 
    .A1(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .D0(\display_inst.pattern_gen_initial.n171160 ), 
    .B0(\display_inst.pattern_gen_initial.n328 ), 
    .F0(\display_inst.pattern_gen_initial.n174256 ), 
    .F1(\display_inst.pattern_gen_initial.n413 ));
  display_inst_pattern_gen_initial_SLICE_510 
    \display_inst.pattern_gen_initial.SLICE_510 ( 
    .D1(\display_inst.pattern_gen_initial.n57 ), 
    .C1(\display_inst.pattern_gen_initial.n56 ), 
    .B1(\display_inst.pattern_gen_initial.n55 ), 
    .A1(\display_inst.pattern_gen_initial.n225_adj_20806 ), 
    .D0(\display_inst.pattern_gen_initial.n56 ), 
    .C0(\display_inst.pattern_gen_initial.n57 ), 
    .B0(\display_inst.pattern_gen_initial.n225_adj_20806 ), 
    .A0(\display_inst.pattern_gen_initial.n55 ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_20821 ), 
    .F1(\display_inst.pattern_gen_initial.n371_adj_20823 ));
  display_inst_pattern_gen_initial_SLICE_511 
    \display_inst.pattern_gen_initial.SLICE_511 ( 
    .D1(\display_inst.pattern_gen_initial.n369 ), 
    .C1(\display_inst.pattern_gen_initial.n174404 ), 
    .B1(\display_inst.pattern_gen_initial.n174424 ), 
    .A1(\display_inst.pattern_gen_initial.n370_adj_20821 ), 
    .D0(\display_inst.pattern_gen_initial.n171168 ), 
    .C0(\display_inst.pattern_gen_initial.n58 ), 
    .B0(\display_inst.pattern_gen_initial.n371_adj_20823 ), 
    .F0(\display_inst.pattern_gen_initial.n174404 ), 
    .F1(\display_inst.pattern_gen_initial.n412_adj_20814 ));
  display_inst_pattern_gen_initial_SLICE_513 
    \display_inst.pattern_gen_initial.SLICE_513 ( 
    .D1(\display_inst.pattern_gen_initial.n369 ), 
    .C1(\display_inst.pattern_gen_initial.n174340 ), 
    .B1(\display_inst.pattern_gen_initial.n371_adj_20823 ), 
    .A1(\display_inst.pattern_gen_initial.n174424 ), 
    .C0(\display_inst.pattern_gen_initial.n58 ), 
    .A0(\display_inst.pattern_gen_initial.n171168 ), 
    .F0(\display_inst.pattern_gen_initial.n174340 ), 
    .F1(\display_inst.pattern_gen_initial.n413_adj_20813 ));
  display_inst_pattern_gen_initial_SLICE_514 
    \display_inst.pattern_gen_initial.SLICE_514 ( 
    .C1(\display_inst.pattern_gen_initial.n461 ), 
    .B1(\display_inst.pattern_gen_initial.n453_adj_20705 ), 
    .A1(\display_inst.pattern_gen_initial.n61672[6] ), 
    .D0(\display_inst.pattern_gen_initial.n61672[4] ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_20704 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_20710 ), 
    .F1(\display_inst.pattern_gen_initial.n489_adj_20708 ));
  display_inst_pattern_gen_initial_SLICE_518 
    \display_inst.pattern_gen_initial.SLICE_518 ( 
    .D1(\display_inst.pattern_gen_initial.n59 ), 
    .C1(\display_inst.pattern_gen_initial.n86240 ), 
    .B1(\display_inst.pattern_gen_initial.n174348 ), 
    .D0(\display_inst.pattern_gen_initial.n328 ), 
    .C0(\display_inst.pattern_gen_initial.n174260 ), 
    .A0(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .F0(\display_inst.pattern_gen_initial.n86240 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_20831 ));
  display_inst_pattern_gen_initial_SLICE_525 
    \display_inst.pattern_gen_initial.SLICE_525 ( 
    .C1(\display_inst.pattern_gen_initial.n369 ), 
    .B1(\display_inst.pattern_gen_initial.n174424 ), 
    .D0(\display_inst.pattern_gen_initial.n56 ), 
    .C0(\display_inst.pattern_gen_initial.n57 ), 
    .B0(\display_inst.pattern_gen_initial.n225_adj_20806 ), 
    .A0(\display_inst.pattern_gen_initial.n55 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ), 
    .F1(\display_inst.pattern_gen_initial.n411_adj_20755 ));
  display_inst_pattern_gen_initial_SLICE_526 
    \display_inst.pattern_gen_initial.SLICE_526 ( 
    .C1(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .A1(\display_inst.pattern_gen_initial.n174260 ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n227 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n327 ), 
    .F0(\display_inst.pattern_gen_initial.n369_adj_20832 ), 
    .F1(\display_inst.pattern_gen_initial.n411 ));
  display_inst_pattern_gen_initial_SLICE_528 
    \display_inst.pattern_gen_initial.SLICE_528 ( 
    .D1(\display_inst.pattern_gen_initial.n185636 ), 
    .C1(\display_inst.pattern_gen_initial.n61 ), 
    .B1(\display_inst.pattern_gen_initial.n185635 ), 
    .A1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .D0(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .B0(\display_inst.pattern_gen_initial.n61552[4] ), 
    .A0(\display_inst.pattern_gen_initial.n455 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n185624 ));
  display_inst_pattern_gen_initial_SLICE_530 
    \display_inst.pattern_gen_initial.SLICE_530 ( 
    .D1(\display_inst.pattern_gen_initial.n59_adj_20809 ), 
    .C1(\display_inst.pattern_gen_initial.n86230 ), 
    .B1(\display_inst.pattern_gen_initial.n174346 ), 
    .C0(\display_inst.pattern_gen_initial.n174424 ), 
    .B0(\display_inst.pattern_gen_initial.n369 ), 
    .A0(\display_inst.pattern_gen_initial.n58 ), 
    .F0(\display_inst.pattern_gen_initial.n86230 ), 
    .F1(\display_inst.pattern_gen_initial.n14_adj_20833 ));
  board_inst_snakePos_inst_SLICE_533 \board_inst.snakePos_inst.SLICE_533 ( 
    .DI1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[99] ), 
    .C1(\board_inst.snakePos_inst.n12_adj_20927 ), .B1(\arr_length[2] ), 
    .A1(\board_inst.snakePos_inst.n9_adj_20911 ), 
    .D0(\board_inst.snakePos_inst.n1371[5] ), 
    .C0(\board_inst.snakePos_inst.n1371[3] ), 
    .B0(\board_inst.snakePos_inst.n1371[6] ), 
    .A0(\board_inst.snakePos_inst.n1371[4] ), .CLK(CLK), .Q1(\snake_arr[99] ), 
    .F0(\board_inst.snakePos_inst.n12_adj_20927 ), 
    .F1(\board_inst.snakePos_inst.snake_arr_out_99__N_61[99] ));
  board_inst_snakePos_inst_SLICE_534 \board_inst.snakePos_inst.SLICE_534 ( 
    .D1(\board_inst.snakePos_inst.n1371[4] ), 
    .C1(\board_inst.snakePos_inst.n1371[3] ), 
    .B1(\board_inst.snakePos_inst.n1371[5] ), 
    .A1(\board_inst.snakePos_inst.n1371[6] ), 
    .D0(\board_inst.snakePos_inst.n1371[6] ), 
    .C0(\board_inst.snakePos_inst.n1371[4] ), 
    .B0(\board_inst.snakePos_inst.n1371[3] ), 
    .A0(\board_inst.snakePos_inst.n1371[5] ), 
    .F0(\board_inst.snakePos_inst.n12 ), 
    .F1(\board_inst.snakePos_inst.n12_adj_20921 ));
  display_inst_vga_init_SLICE_540 \display_inst.vga_init.SLICE_540 ( 
    .D1(\column_cnt[6] ), .C1(\column_cnt[5] ), .B1(\display_inst.n8 ), 
    .A1(\column_cnt[4] ), .D0(\column_cnt[4] ), .C0(\display_inst.n8 ), 
    .B0(\column_cnt[5] ), .A0(\column_cnt[6] ), 
    .F0(\display_inst.vga_init.n185481 ), .F1(\display_inst.n14 ));
  display_inst_vga_init_SLICE_546 \display_inst.vga_init.SLICE_546 ( 
    .D1(\display_inst.n47_adj_20900[1] ), .B1(\display_inst.vga_init.n309 ), 
    .A1(\display_inst.n47_adj_20900[2] ), .C0(\display_inst.vga_init.n309 ), 
    .B0(\display_inst.n47_adj_20900[2] ), .A0(\display_inst.n47_adj_20900[1] ), 
    .F0(\display_inst.vga_init.n185547 ), .F1(\display_inst.vga_init.n185592 ));
  display_inst_vga_init_SLICE_550 \display_inst.vga_init.SLICE_550 ( 
    .D1(\column_cnt[6] ), .C1(\column_cnt[8] ), .B1(\column_cnt[9] ), 
    .A1(\column_cnt[7] ), .D0(\column_cnt[8] ), 
    .C0(\display_inst.vga_init.n171017 ), .B0(\column_cnt[7] ), 
    .A0(\column_cnt[9] ), .F0(\display_inst.vga_init.n16_adj_20855 ), 
    .F1(\display_inst.pattern_gen_initial.n4_adj_20752 ));
  display_inst_pattern_gen_initial_SLICE_558 
    \display_inst.pattern_gen_initial.SLICE_558 ( 
    .D0(\display_inst.pattern_gen_initial.n508[7] ), 
    .C0(\display_inst.pattern_gen_initial.n508[5] ), 
    .B0(\display_inst.pattern_gen_initial.n508[2] ), 
    .A0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F0(\display_inst.pattern_gen_initial.n185626 ));
  display_inst_pattern_gen_initial_SLICE_560 
    \display_inst.pattern_gen_initial.SLICE_560 ( 
    .D0(\display_inst.pattern_gen_initial.n508_adj_20838[3] ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_20838[7] ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_20838[2] ), 
    .A0(\display_inst.pattern_gen_initial.n508_adj_20838[5] ), 
    .F0(\display_inst.pattern_gen_initial.n185601 ));
  display_inst_pattern_gen_initial_SLICE_561 
    \display_inst.pattern_gen_initial.SLICE_561 ( 
    .C1(\display_inst.pattern_gen_initial.n461 ), 
    .B1(\display_inst.pattern_gen_initial.n61672[3] ), 
    .A1(\display_inst.pattern_gen_initial.n60_adj_20707 ), 
    .D0(\display_inst.pattern_gen_initial.n461 ), 
    .C0(\display_inst.pattern_gen_initial.n185604 ), 
    .B0(\display_inst.pattern_gen_initial.n185603 ), 
    .A0(\display_inst.pattern_gen_initial.n61_adj_20716 ), 
    .F0(\display_inst.pattern_gen_initial.n185599 ), 
    .F1(\display_inst.pattern_gen_initial.n492_adj_20746 ));
  display_inst_pattern_gen_initial_SLICE_566 
    \display_inst.pattern_gen_initial.SLICE_566 ( 
    .D1(\display_inst.pattern_gen_initial.rgb_5__N_20683[0] ), 
    .C1(\display_inst.valid ), .D0(\display_inst.pattern_gen_initial.n13269 ), 
    .C0(\display_inst.pattern_gen_initial.n319 ), .B0(\display_inst.valid ), 
    .A0(\display_inst.pattern_gen_initial.rgb_5__N_20683[0] ), .F0(rgb_c_4), 
    .F1(rgb_c_0));
  display_inst_pattern_gen_initial_SLICE_582 
    \display_inst.pattern_gen_initial.SLICE_582 ( 
    .D1(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .C1(\snake_arr[38] ), 
    .B1(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .A1(\snake_arr[37] ), .D0(\snake_arr[97] ), 
    .C0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .B0(\snake_arr[98] ), 
    .A0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_20803 ), 
    .F1(\display_inst.n11 ));
  display_inst_pattern_gen_initial_SLICE_584 
    \display_inst.pattern_gen_initial.SLICE_584 ( .D1(\snake_arr[61] ), 
    .C1(\snake_arr[62] ), .B1(\display_inst.n387 ), .A1(\display_inst.n366 ), 
    .D0(\display_inst.n366 ), .C0(\display_inst.n387 ), .B0(\snake_arr[1] ), 
    .A0(\snake_arr[2] ), .F0(\display_inst.pattern_gen_initial.n11_adj_20798 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_20773 ));
  display_inst_pattern_gen_initial_SLICE_586 
    \display_inst.pattern_gen_initial.SLICE_586 ( .D1(\snake_arr[36] ), 
    .C1(\display_inst.n471 ), .B1(\snake_arr[35] ), .A1(\display_inst.n450 ), 
    .D0(\display_inst.n450 ), .C0(\snake_arr[6] ), .B0(\display_inst.n471 ), 
    .A0(\snake_arr[5] ), .F0(\display_inst.pattern_gen_initial.n13_adj_20795 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_20790 ));
  display_inst_pattern_gen_initial_SLICE_589 
    \display_inst.pattern_gen_initial.SLICE_589 ( .D1(\snake_arr[57] ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .B1(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .A1(\snake_arr[58] ), .D0(\snake_arr[48] ), .C0(\snake_arr[47] ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .A0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_20783 ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_20778 ));
  display_inst_pattern_gen_initial_SLICE_592 
    \display_inst.pattern_gen_initial.SLICE_592 ( .D1(\display_inst.n450 ), 
    .C1(\snake_arr[45] ), .B1(\display_inst.n471 ), .A1(\snake_arr[46] ), 
    .D0(\snake_arr[25] ), .C0(\display_inst.n471 ), .B0(\snake_arr[26] ), 
    .A0(\display_inst.n450 ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_20785 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_20780 ));
  display_inst_pattern_gen_initial_SLICE_595 
    \display_inst.pattern_gen_initial.SLICE_595 ( 
    .D1(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .B1(\snake_arr[78] ), .A1(\snake_arr[77] ), .D0(\snake_arr[18] ), 
    .C0(\display_inst.pattern_gen_initial.n513_adj_20753 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_20754 ), 
    .A0(\snake_arr[17] ), 
    .F0(\display_inst.pattern_gen_initial.n11_adj_20768 ), 
    .F1(\display_inst.pattern_gen_initial.n11_c ));
  display_inst_pattern_gen_initial_SLICE_596 
    \display_inst.pattern_gen_initial.SLICE_596 ( .D1(\snake_arr[65] ), 
    .C1(\display_inst.n471 ), .B1(\display_inst.n450 ), .A1(\snake_arr[66] ), 
    .D0(\display_inst.n471 ), .C0(\display_inst.n450 ), .B0(\snake_arr[56] ), 
    .A0(\snake_arr[55] ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_20775 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_20770 ));
  display_inst_pattern_gen_initial_SLICE_598 
    \display_inst.pattern_gen_initial.SLICE_598 ( .D1(\snake_arr[75] ), 
    .C1(\snake_arr[76] ), .B1(\display_inst.n471 ), .A1(\display_inst.n450 ), 
    .D0(\snake_arr[15] ), .C0(\snake_arr[16] ), .B0(\display_inst.n450 ), 
    .A0(\display_inst.n471 ), 
    .F0(\display_inst.pattern_gen_initial.n13_adj_20765 ), 
    .F1(\display_inst.pattern_gen_initial.n13_adj_20762 ));
  display_inst_pattern_gen_initial_SLICE_606 
    \display_inst.pattern_gen_initial.SLICE_606 ( .D0(\column_cnt[1] ), 
    .C0(\display_inst.n86482 ), .A0(\column_cnt[0] ), 
    .F0(\display_inst.pattern_gen_initial.n171117 ));
  display_inst_pattern_gen_initial_SLICE_608 
    \display_inst.pattern_gen_initial.SLICE_608 ( 
    .C1(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .B1(\display_inst.pattern_gen_initial.n61552[3] ), 
    .A1(\display_inst.pattern_gen_initial.n60 ), 
    .D0(\display_inst.pattern_gen_initial.n453 ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_20725 ), 
    .A0(\display_inst.pattern_gen_initial.n61552[6] ), 
    .F0(\display_inst.pattern_gen_initial.n489 ), 
    .F1(\display_inst.pattern_gen_initial.n492 ));
  board_inst_snakePos_inst_SLICE_613 \board_inst.snakePos_inst.SLICE_613 ( 
    .C1(\dir_arr[0][0] ), .A1(\dir_arr[0][1] ), .D0(\dir_arr[0][0] ), 
    .B0(\dir_arr[0][1] ), .F0(\board_inst.snakePos_inst.n987[5] ), 
    .F1(\board_inst.snakePos_inst.n13 ));
  SLICE_614 SLICE_614( .F0(GND_net));
  SLICE_616 SLICE_616( .D0(\column_cnt[8] ), .C0(n16_adj_20941), .B0(n40), 
    .F0(n18_adj_20940));
  board_inst_SLICE_618 \board_inst.SLICE_618 ( 
    .DI1(\board_inst.game_State_1__N_57[0] ), .D1(\board_inst.n172678 ), 
    .C1(\digital[3] ), .B1(\game_State[0] ), .A1(\digital[6] ), 
    .D0(\digital[4] ), .C0(\game_State[0] ), .CE(\board_inst.n86579 ), 
    .LSR(\board_inst.n174231 ), .CLK(CLK), .Q1(\game_State[0] ), 
    .F0(\board_inst.n86579 ), .F1(\board_inst.game_State_1__N_57[0] ));
  board_inst_SLICE_619 \board_inst.SLICE_619 ( .DI1(n86788), 
    .D1(\game_State[0] ), .C1(\arr_length[2] ), .C0(\game_State[0] ), 
    .CLK(\board_inst.snakePos_inst.snakeCLK ), .Q1(\arr_length[2] ), 
    .F0(\board_inst.apple_id_8__N_36[5] ), .F1(n86788));
  board_inst_snakePos_inst_SLICE_621 \board_inst.snakePos_inst.SLICE_621 ( 
    .C1(\dir_arr[0][1] ), .A1(\dir_arr[0][0] ), .D0(\dir_arr[0][0] ), 
    .B0(\dir_arr[0][1] ), 
    .F0(\board_inst.snakePos_inst.snake_arr_out_99__N_11184 ), 
    .F1(\board_inst.snakePos_inst.n171162 ));
  board_inst_snakePos_inst_SLICE_622 \board_inst.snakePos_inst.SLICE_622 ( 
    .B0(\dir_arr[0][0] ), .F0(\board_inst.snakePos_inst.n987[2] ));
  NES_inst_SLICE_624 \NES_inst.SLICE_624 ( 
    .DI1(\board_inst.apple_id_8__N_47[4] ), .D1(\digital[0] ), 
    .C1(\digital[2] ), .A1(\digital[1] ), .D0(\NES_inst.n172705 ), 
    .C0(\digital[2] ), .B0(\NES_inst.output[2] ), .CE(\board_inst.n174229 ), 
    .LSR(\board_inst.apple_id_8__N_36[5] ), .CLK(CLK), .Q1(\apple[4] ), 
    .F0(\digital[2] ), .F1(\board_inst.apple_id_8__N_47[4] ));
  display_inst_vga_init_SLICE_625 \display_inst.vga_init.SLICE_625 ( 
    .C0(\column_cnt[4] ), .B0(\column_cnt[9] ), .F0(\display_inst.n174344 ));
  display_inst_vga_init_SLICE_626 \display_inst.vga_init.SLICE_626 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_20681 ), 
    .D1(\display_inst.vga_init.n326 ), .C1(\display_inst.vga_init.n19 ), 
    .B1(\display_inst.vga_init.n257 ), .A1(\row_cnt[9] ), .C0(\row_cnt[8] ), 
    .A0(\row_cnt[7] ), .LSR(\display_inst.vga_init.VSYNC_N_20682 ), 
    .CLK(\display_inst.clk ), .Q1(VSYNC_c), .F0(\display_inst.vga_init.n19 ), 
    .F1(\display_inst.vga_init.VSYNC_N_20681 ));
  display_inst_vga_init_SLICE_628 \display_inst.vga_init.SLICE_628 ( 
    .DI1(\display_inst.vga_init.valid_N_20673 ), 
    .D1(\display_inst.vga_init.n16_adj_20855 ), 
    .C1(\display_inst.vga_init.n174285 ), .B1(\display_inst.vga_init.n4 ), 
    .A1(\row_cnt[9] ), .D0(\display_inst.n106332 ), .C0(\display_inst.n321 ), 
    .B0(\row_cnt[1] ), .A0(\row_cnt[4] ), .CLK(\display_inst.clk ), 
    .Q1(\display_inst.valid ), .F0(\display_inst.vga_init.n174285 ), 
    .F1(\display_inst.vga_init.valid_N_20673 ));
  SLICE_633 SLICE_633( .F0(VCC_net));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_34 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  display_inst_pattern_gen_initial_mult_10 
    \display_inst.pattern_gen_initial.mult_10 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[2] ), .B0(\apple[0] ), 
    .O7(\display_inst.pattern_gen_initial.n146[9] ), 
    .O6(\display_inst.pattern_gen_initial.n146[8] ), 
    .O5(\display_inst.pattern_gen_initial.n146[7] ), 
    .O4(\display_inst.pattern_gen_initial.n146[6] ), 
    .O3(\display_inst.pattern_gen_initial.n146[5] ), 
    .O2(\display_inst.pattern_gen_initial.n146[4] ), 
    .O1(\display_inst.pattern_gen_initial.n146[3] ), 
    .O0(\display_inst.pattern_gen_initial.n146[2] ));
  display_inst_pattern_gen_initial_mult_9 
    \display_inst.pattern_gen_initial.mult_9 ( .A3(VCC_net), .A1(VCC_net), 
    .A0(VCC_net), .B2(\apple[6] ), .B1(\apple[5] ), .B0(\apple[4] ), 
    .O7(\display_inst.pattern_gen_initial.n90[9] ), 
    .O6(\display_inst.pattern_gen_initial.n90[8] ), .O5(n93), .O4(n94), 
    .O3(n95), .O2(n96), .O1(n97), .O0(n98));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_0), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_2), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(GND_net), .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(GND_net), .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(GND_net), .deleteme2(delete_me[2]));
endmodule

module board_inst_snakePos_inst_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11950_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module board_inst_snakePos_inst_SLICE_1 ( input DI0, D1, D0, C0, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_25 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module board_inst_snakePos_inst_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_23 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_21 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_19 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i18 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i16 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i17 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_6 ( input D1, D0, C0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11950_add_5_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i14 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i15 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i12 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i13 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_14 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \board_inst/snakePos_inst/counter_11961_12084_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/counter_11961_12084__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_15 ( input D1, C1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11792_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11792_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11792_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_18 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \board_inst/snakePos_inst/add_11792_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_19 ( input D1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \board_inst/snakePos_inst/add_11950_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_snakePos_inst_SLICE_20 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \board_inst/snakePos_inst/add_11950_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_21 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_11960_12085_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_11960_12085_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_11960_12085__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_31 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_11960_12085_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_11960_12085__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_32 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_11962__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_11962__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_11962__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_11962__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_37 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_11962_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_11962__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_38 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_43 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_11963_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_11963__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47517_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_48 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47517_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_49 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11959_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_50 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47517_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_51 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11959_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_52 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_47517_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_53 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11959_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_54 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11959_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_55 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11959_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_56 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11957_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_57 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11957_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_58 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11957_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_59 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47516_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_60 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11957_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_61 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11956_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_62 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11956_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_63 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47516_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_64 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47516_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_65 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_47516_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_66 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11956_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_68 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11956_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_69 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11956_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_70 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_71 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11955_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_72 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_73 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11955_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_74 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_75 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11955_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_76 ( input D1, C1, B1, D0, C0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11955_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11955_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_81 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_82 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_83 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_988_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_84 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47507_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_85 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_86 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_87 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_88 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_89 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_990_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_90 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11954_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_91 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47507_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_92 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11954_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_93 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47507_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_94 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11954_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_95 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_47507_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_96 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11954_add_5_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_97 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11954_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_98 ( input D1, D0, C0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11953_add_5_9 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_99 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47506_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_100 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11953_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_101 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11953_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_102 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47506_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_103 ( input D1, C1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_11953_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_104 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_11953_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_105 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_47506_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_106 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_47506_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_107 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_108 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module board_inst_SLICE_111 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \board_inst/i168681_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \board_inst/i168683_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \board_inst/apple_id_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \board_inst/i168685_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40002 \board_inst/i157328_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/apple_id_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_116 ( input DI1, DI0, D1, C1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 i96532_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i96609_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/dir_arr[0]_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/dir_arr[0]_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_120 ( input DI1, DI0, D1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \board_inst/snakePos_inst/i168347_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \board_inst/snakePos_inst/i168346_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i97 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i98 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_122 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \board_inst/snakePos_inst/i168328_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \board_inst/snakePos_inst/i168286_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i95 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i96 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_124 ( input DI1, DI0, D1, B1, A1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \board_inst/snakePos_inst/i168324_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \board_inst/snakePos_inst/i168325_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i93 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i94 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_126 ( input DI1, DI0, C1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \board_inst/snakePos_inst/i168334_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \board_inst/snakePos_inst/i168331_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i91 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i92 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_128 ( input DI1, DI0, D1, B1, A1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \board_inst/snakePos_inst/i168252_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \board_inst/snakePos_inst/i168283_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i89 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i90 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_130 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \board_inst/snakePos_inst/i168274_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40014 \board_inst/snakePos_inst/i168350_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i87 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i88 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_132 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \board_inst/snakePos_inst/i168321_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \board_inst/snakePos_inst/i168322_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i85 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i86 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_134 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \board_inst/snakePos_inst/i168332_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \board_inst/snakePos_inst/i168329_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i83 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i84 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_136 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \board_inst/snakePos_inst/i168352_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40020 \board_inst/snakePos_inst/i168351_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i81 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i82 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_138 ( input DI1, DI0, D1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \board_inst/snakePos_inst/i168320_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \board_inst/snakePos_inst/i168353_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i79 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i80 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_140 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \board_inst/snakePos_inst/i168318_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \board_inst/snakePos_inst/i168319_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i77 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i78 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_142 ( input DI1, DI0, C1, B1, A1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 \board_inst/snakePos_inst/i168330_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \board_inst/snakePos_inst/i168256_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i75 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i76 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_144 ( input DI1, DI0, C1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \board_inst/snakePos_inst/i168269_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \board_inst/snakePos_inst/i168298_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i73 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i74 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_146 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \board_inst/snakePos_inst/i168314_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40030 \board_inst/snakePos_inst/i168356_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i71 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i72 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_148 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 \board_inst/snakePos_inst/i168309_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \board_inst/snakePos_inst/i168294_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i69 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i70 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_150 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \board_inst/snakePos_inst/i168345_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \board_inst/snakePos_inst/i168335_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i67 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i68 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_152 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \board_inst/snakePos_inst/i168358_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40036 \board_inst/snakePos_inst/i168357_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i65 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i66 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_154 ( input DI1, DI0, D1, C1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \board_inst/snakePos_inst/i168360_4_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \board_inst/snakePos_inst/i168359_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i63 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i64 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_156 ( input DI1, DI0, C1, B1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \board_inst/snakePos_inst/i168362_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \board_inst/snakePos_inst/i168361_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i61 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i62 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_158 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40041 \board_inst/snakePos_inst/i168364_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \board_inst/snakePos_inst/i168363_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i59 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i60 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_160 ( input DI1, DI0, D1, C1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \board_inst/snakePos_inst/i168366_4_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \board_inst/snakePos_inst/i168365_4_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i58 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_162 ( input DI1, DI0, D1, C1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 \board_inst/snakePos_inst/i168368_4_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \board_inst/snakePos_inst/i168367_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i55 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i56 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \board_inst/snakePos_inst/i168369_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \board_inst/snakePos_inst/i168251_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i54 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x7050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_166 ( input DI1, DI0, C1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \board_inst/snakePos_inst/i168371_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \board_inst/snakePos_inst/i168370_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_168 ( input DI1, DI0, C1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40050 \board_inst/snakePos_inst/i168373_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \board_inst/snakePos_inst/i168260_4_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_170 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40052 \board_inst/snakePos_inst/i168285_4_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \board_inst/snakePos_inst/i168374_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_172 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40054 \board_inst/snakePos_inst/i168377_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40051 \board_inst/snakePos_inst/i168376_4_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x222A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_174 ( input DI1, DI0, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40050 \board_inst/snakePos_inst/i168379_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \board_inst/snakePos_inst/i168378_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x5700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_176 ( input DI1, DI0, C1, B1, A1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40056 \board_inst/snakePos_inst/i168381_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \board_inst/snakePos_inst/i168380_4_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i42 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_178 ( input DI1, DI0, D1, C1, B1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40058 \board_inst.snakePos_inst.i168257_4_lut_4_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \board_inst/snakePos_inst/i168382_4_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_180 ( input DI1, DI0, D1, B1, A1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \board_inst/snakePos_inst/i168385_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \board_inst/snakePos_inst/i168384_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 \board_inst/snakePos_inst/i168387_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40055 \board_inst/snakePos_inst/i168386_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i35 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i36 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_184 ( input DI1, DI0, D1, C1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40063 \board_inst/snakePos_inst/i168389_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \board_inst/snakePos_inst/i168388_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_186 ( input DI1, DI0, D1, B1, A1, D0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 \board_inst.snakePos_inst.i168250_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \board_inst.snakePos_inst.i168390_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_188 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40066 \board_inst/snakePos_inst/i168392_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \board_inst/snakePos_inst/i168391_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_190 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 \board_inst.snakePos_inst.i168394_4_lut_4_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \board_inst/snakePos_inst/i168393_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_192 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 \board_inst/snakePos_inst/i168396_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40070 \board_inst/snakePos_inst/i168395_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x222A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xD050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_194 ( input DI1, DI0, D1, B1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \board_inst/snakePos_inst/i168249_4_lut_4_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \board_inst/snakePos_inst/i168397_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x7050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_196 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40073 \board_inst/snakePos_inst/i168399_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \board_inst/snakePos_inst/i168398_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_198 ( input DI1, DI0, D1, B1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \board_inst/snakePos_inst/i168248_4_lut_4_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \board_inst/snakePos_inst/i168400_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_200 ( input DI1, DI0, D1, C1, B1, A1, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40076 \board_inst/snakePos_inst/i168403_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \board_inst/snakePos_inst/i168402_4_lut_4_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_202 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40078 \board_inst/snakePos_inst/i168405_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \board_inst/snakePos_inst/i168404_4_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_204 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40079 \board_inst/snakePos_inst/i168407_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \board_inst/snakePos_inst/i168406_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_206 ( input DI1, DI0, C1, B1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40080 \board_inst.snakePos_inst.i168409_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \board_inst.snakePos_inst.i168408_4_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_208 ( input DI1, DI0, D1, C1, B1, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40041 \board_inst/snakePos_inst/i168412_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \board_inst.snakePos_inst.i168411_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_210 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40083 \board_inst/snakePos_inst/i168414_4_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \board_inst/snakePos_inst/i168413_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_212 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40073 \board_inst/snakePos_inst/i168416_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40085 \board_inst/snakePos_inst/i168415_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_214 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40086 \board_inst/snakePos_inst/i168268_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40085 \board_inst/snakePos_inst/i168417_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_216 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \board_inst/snakePos_inst/i168420_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40018 \board_inst/snakePos_inst/i168244_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_219 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40087 \NES_inst.SLICE_219_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \NES_inst.SLICE_219_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_221 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40089 \NES_inst.SLICE_221_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \NES_inst.SLICE_221_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_223 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40087 \NES_inst.SLICE_223_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \NES_inst.SLICE_223_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_228 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40091 \display_inst/pattern_gen_initial/i157530_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \display_inst/pattern_gen_initial/i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x5878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_229 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \display_inst/pattern_gen_initial/mod_7_i284_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_230 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40095 \display_inst/pattern_gen_initial/i157372_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_10193 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_231 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \display_inst/pattern_gen_initial/mod_4_i284_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11770_i20_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 LessThan_11770_i18_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_233 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40100 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \display_inst/pattern_gen_initial/i1_4_lut_adj_10104 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 LessThan_11785_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 LessThan_11785_i14_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x50F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_235 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 LessThan_11785_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \display_inst/pattern_gen_initial/LessThan_11785_i18_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x71D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_236 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \board_inst/i168661_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \NES_inst/digital_7__I_0_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_238 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \board_inst/i168658_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \board_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_239 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40110 \board_inst/i96288_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \NES_inst/digital_7__I_0_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \board_inst/apple_id_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x4C44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_241 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \NES_inst/digital_7__I_0_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \NES_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_242 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40114 \board_inst/snakePos_inst/equal_431_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \board_inst/snakePos_inst/mux_11648_i4_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40116 \board_inst.snakePos_inst.equal_425_i13_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \board_inst.snakePos_inst.equal_357_i10_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFF1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_244 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40114 \board_inst/snakePos_inst/equal_407_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \board_inst/snakePos_inst/mux_11648_i6_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40119 \board_inst.snakePos_inst.equal_365_i11_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40120 \board_inst.snakePos_inst.equal_418_i11_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFF1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_246 ( input D1, C1, B1, A1, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40121 \display_inst/vga_init/i168421_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \display_inst/vga_init/i356_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40123 \display_inst/pattern_gen_initial/i168423_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40124 \display_inst/vga_init/i274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40125 \display_inst/vga_init/i1_4_lut_adj_10200 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40126 \display_inst/vga_init/i2_4_lut_adj_10198 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40127 \display_inst/vga_init/i154_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \display_inst/vga_init/i168348_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \display_inst/vga_init/i2_4_lut_adj_10203 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \display_inst/vga_init/i2_3_lut_4_lut_adj_10235 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40131 \display_inst/vga_init/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \display_inst/vga_init/i157341_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x554E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40133 \display_inst/vga_init/i1_4_lut_adj_10206 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \display_inst/vga_init/i2_4_lut_adj_10205 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_256 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40135 \display_inst/vga_init/row_cnt[3]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \display_inst/vga_init/i168275_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_257 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40137 LessThan_11788_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \display_inst/vga_init/n186591_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_258 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40091 \display_inst/vga_init/i124796_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40139 \display_inst/vga_init/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40140 \display_inst/vga_init/i3_4_lut_adj_10207 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40141 \display_inst/vga_init/i27_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_261 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40142 \display_inst/pattern_gen_initial/i162_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40143 \display_inst/vga_init/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_262 ( input C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40144 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_263 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40146 \display_inst/pattern_gen_initial/i3_4_lut_adj_10191 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \display_inst/pattern_gen_initial/i124364_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_264 ( input D1, C1, B1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40148 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_265 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40150 \display_inst/pattern_gen_initial/i3_4_lut_adj_10187 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \display_inst/pattern_gen_initial/i124395_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_266 ( input C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40152 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_267 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \display_inst/pattern_gen_initial/i2_4_lut_adj_10188 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_269 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \display_inst/pattern_gen_initial/i2_4_lut_adj_10190 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11776_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 LessThan_11776_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11776_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11776_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11776_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 LessThan_11776_i14_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_276 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 LessThan_11776_i20_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 LessThan_11776_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 LessThan_11770_i8_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 LessThan_11770_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xB222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 LessThan_11770_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11770_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_282 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11770_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_11770_i14_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11773_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 LessThan_11773_i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x4DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11773_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 LessThan_11773_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_288 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 LessThan_11773_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11773_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11779_i8_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \display_inst/vga_init/i92167_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x4DCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11779_i12_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11779_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_294 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 LessThan_11779_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11779_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_296 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11779_i20_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_11779_i18_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_298 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 LessThan_11782_i10_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 LessThan_11782_i8_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 LessThan_11782_i14_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 LessThan_11782_i12_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_302 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11782_i18_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 LessThan_11782_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_304 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 LessThan_11785_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 LessThan_11785_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x7171") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 LessThan_11785_i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 LessThan_11785_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_309 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 LessThan_11788_i16_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 LessThan_11788_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_311 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 LessThan_11788_i20_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 LessThan_11788_i18_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_312 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \display_inst/pattern_gen_initial/i1_4_lut_adj_10105 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 LessThan_11782_i20_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_315 ( input D0, B0, A0, output 
    F0 );
  wire   GNDI;

  lut40171 \display_inst/pattern_gen_initial/i12298_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_316 ( input C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40172 \board_inst/snakePos_inst/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \board_inst/snakePos_inst/i48608_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_317 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40174 \board_inst.snakePos_inst.equal_424_i13_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \board_inst/snakePos_inst/equal_369_i9_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_318 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40176 \board_inst/snakePos_inst/equal_350_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \board_inst/snakePos_inst/mux_11648_i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40178 \board_inst.snakePos_inst.equal_404_i10_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40179 \board_inst/snakePos_inst/equal_498_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_320 ( input DI1, C1, A1, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40180 i96611_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \board_inst/snakePos_inst/mux_11648_i7_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/dir_arr[3]_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_322 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40182 \board_inst/snakePos_inst/equal_376_i9_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \board_inst/snakePos_inst/mux_11648_i3_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40184 \board_inst.snakePos_inst.i48570_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40185 \board_inst/snakePos_inst/equal_391_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_324 ( input D1, C1, B1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40186 \board_inst/snakePos_inst/equal_401_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \board_inst/snakePos_inst/mux_11648_i2_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_325 ( input D0, C0, B0, A0, output F0 );

  lut40188 \board_inst.snakePos_inst.equal_428_i13_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40189 \board_inst.snakePos_inst.equal_417_i13_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40190 \board_inst/snakePos_inst/equal_414_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_328 ( input D1, C1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40191 \board_inst/snakePos_inst/equal_405_i9_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \board_inst/snakePos_inst/mux_11648_i1_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_329 ( input C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40193 \board_inst/snakePos_inst/equal_347_i9_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \board_inst/snakePos_inst/equal_430_i9_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_330 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40195 \board_inst.snakePos_inst.equal_420_i13_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \board_inst/snakePos_inst/equal_381_i9_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xBFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_332 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40197 \board_inst.snakePos_inst.equal_419_i13_2_lut_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \board_inst/snakePos_inst/i124051_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_334 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \NES_inst/digital_7__I_0_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \NES_inst/digital_7__I_0_i7_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_336 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \NES_inst/i2_3_lut_adj_10244 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_338 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40202 \NES_inst/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_339 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40203 \NES_inst/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \NES_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_340 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40205 \NES_inst/i1_4_lut_adj_10243 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \NES_inst/i2_2_lut_adj_10242 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_342 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 \NES_inst/i2_3_lut_adj_10245 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \NES_inst/i168672_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_344 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40209 \display_inst/vga_init/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \display_inst/vga_init/i1_2_lut_3_lut_adj_10240 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_345 ( input D1, C1, B1, A1, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40211 \display_inst/pattern_gen_initial/i157350_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40212 \display_inst/pattern_gen_initial/i97275_2_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40213 \display_inst/vga_init/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40214 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40215 \display_inst/vga_init/i3_4_lut_adj_10196 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 \display_inst.vga_init.i157404_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_350 ( input D1, C1, B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40217 \display_inst/pattern_gen_initial/i1_4_lut_adj_10117 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \display_inst/vga_init/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_352 ( input D1, C1, B1, A1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40219 \display_inst/vga_init/i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \display_inst/vga_init/i157339_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x77FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40221 \display_inst/vga_init/i157408_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40222 \display_inst/vga_init/i1_2_lut_3_lut_4_lut_adj_10226 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40223 \display_inst/pattern_gen_initial/i4_4_lut_adj_10174 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \display_inst/vga_init/i2_4_lut_adj_10197 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_356 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \display_inst/pattern_gen_initial/i1_2_lut_adj_10115 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \display_inst/vga_init/i157376_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40227 \display_inst/vga_init/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40228 \display_inst/vga_init/i157335_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x1302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_358 ( input D1, C1, B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40229 \display_inst/vga_init/i1_4_lut_adj_10215 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40230 \display_inst/vga_init/i1_2_lut_adj_10199 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_359 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i124331_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40232 \display_inst/vga_init/i1_2_lut_3_lut_4_lut_adj_10227 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_360 ( input D1, C1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40233 \display_inst/vga_init/i12280_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \display_inst/vga_init/i1_2_lut_adj_10201 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40223 \display_inst/pattern_gen_initial/i5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40235 \display_inst/vga_init/i1_4_lut_adj_10202 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x7400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_362 ( input DI1, D1, C1, B1, A1, D0, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40236 \display_inst/vga_init/i168664_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \display_inst/vga_init/i121529_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20238 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20238 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module display_inst_pattern_gen_initial_SLICE_363 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40239 \display_inst/pattern_gen_initial/i3_4_lut_adj_10149 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \display_inst/pattern_gen_initial/i2_4_lut_adj_10120 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x002A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_364 ( input B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40241 \display_inst/vga_init/i1_2_lut_adj_10208 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \display_inst/vga_init/i1_2_lut_adj_10204 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_365 ( input C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40243 \display_inst/pattern_gen_initial/i1_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \display_inst/pattern_gen_initial/i1_4_lut_adj_10154 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_367 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40245 \display_inst/pattern_gen_initial/i1_4_lut_adj_10183 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \display_inst/pattern_gen_initial/i3_4_lut_adj_10176 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40247 \display_inst/vga_init/i1_4_lut_adj_10209 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \display_inst/vga_init/i157360_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x2E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_370 ( input D1, C1, B1, A1, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40249 \display_inst/pattern_gen_initial/i1_4_lut_adj_10119 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \display_inst/vga_init/i157331_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_372 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40250 \display_inst/vga_init/i2_4_lut_adj_10210 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40251 \display_inst/vga_init/i1_2_lut_3_lut_adj_10232 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_373 ( input D0, C0, B0, A0, 
    output F0 );

  lut40252 \display_inst/pattern_gen_initial/i4_4_lut_adj_10167 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_374 ( input D1, C1, B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40253 \display_inst/vga_init/i162_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \display_inst/vga_init/i1_2_lut_adj_10211 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_375 ( input D0, C0, B0, A0, 
    output F0 );

  lut40254 \display_inst/pattern_gen_initial/i96636_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_376 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40255 \display_inst/vga_init/i124362_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40256 \display_inst/vga_init/i1_2_lut_3_lut_adj_10231 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_377 ( input D1, C1, B1, A1, D0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \display_inst/vga_init/i2_3_lut_4_lut_adj_10237 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40258 \display_inst/pattern_gen_initial/i97938_2_lut_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_378 ( input D1, C1, B1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40259 \display_inst/vga_init/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \display_inst/vga_init/i1_2_lut_3_lut_adj_10234 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_379 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40261 \display_inst/pattern_gen_initial/i1_4_lut_adj_10122 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \display_inst/pattern_gen_initial/i1_4_lut_adj_10121 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40263 \display_inst/vga_init/i1_4_lut_adj_10212 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \display_inst/pattern_gen_initial/i3_4_lut_adj_10155 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_381 ( input D0, C0, B0, A0, 
    output F0 );

  lut40265 \display_inst/pattern_gen_initial/i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_382 ( input D1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40266 \display_inst/vga_init/i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \display_inst/vga_init/i12111_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_384 ( input C1, B1, A1, D0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40268 \display_inst/vga_init/i168355_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \display_inst/vga_init/i286_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x44DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_386 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \display_inst/vga_init/i1_2_lut_adj_10218 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \display_inst/vga_init/i1_2_lut_adj_10213 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40272 \display_inst/pattern_gen_initial/i2_4_lut_adj_10113 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \display_inst/vga_init/i1_2_lut_3_lut_4_lut_adj_10238 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_388 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40274 \display_inst/vga_init/i368_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \display_inst/vga_init/i1_2_lut_3_lut_adj_10230 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_389 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40276 \display_inst/pattern_gen_initial/i124776_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \display_inst/pattern_gen_initial/i1_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_391 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40278 \display_inst/vga_init/i1_2_lut_3_lut_adj_10241 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \display_inst/vga_init/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_393 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40280 \display_inst/pattern_gen_initial/i1_4_lut_adj_10179 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \display_inst/pattern_gen_initial/i168296_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_394 ( input D1, C1, B1, A1, D0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40282 \display_inst/pattern_gen_initial/i168287_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40202 \display_inst/vga_init/i1_2_lut_adj_10216 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_396 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40283 \display_inst/vga_init/i3_4_lut_adj_10217 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40201 \display_inst/vga_init/i1_2_lut_3_lut_adj_10229 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_398 ( input D1, C1, B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40013 \display_inst/vga_init/i4_4_lut_adj_10225 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \display_inst/vga_init/i1_2_lut_adj_10220 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_399 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40284 \display_inst/pattern_gen_initial/i157410_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40285 \display_inst/vga_init/i1_2_lut_3_lut_4_lut_adj_10228 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_400 ( input D1, C1, B1, A1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40286 \display_inst/vga_init/i72376_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40287 \display_inst/vga_init/i1_2_lut_adj_10221 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_401 ( input D1, C1, B1, A1, D0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40288 \display_inst/vga_init/i124347_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40206 \display_inst/vga_init/i1_2_lut_adj_10223 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_402 ( input D1, C1, B1, A1, D0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40289 \display_inst.vga_init.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40290 \display_inst/vga_init/i1_2_lut_adj_10222 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_403 ( input D1, C1, B1, A1, D0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40291 \display_inst/vga_init/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \display_inst/vga_init/i1_2_lut_adj_10224 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_405 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40261 \display_inst/pattern_gen_initial/i1_4_lut_adj_10173 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40294 \display_inst/pattern_gen_initial/i1_4_lut_adj_10114 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \display_inst/vga_init/i168383_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x0072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_414 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40257 \display_inst/vga_init/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40296 \display_inst/vga_init/i1_2_lut_3_lut_adj_10233 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_415 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40223 \display_inst/pattern_gen_initial/i2_4_lut_adj_10172 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \display_inst/pattern_gen_initial/i1_4_lut_adj_10116 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_418 ( input D1, C1, B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40298 \display_inst/vga_init/i157400_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \display_inst/pattern_gen_initial/i12174_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_420 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40300 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40301 \display_inst/vga_init/i1_2_lut_3_lut_adj_10236 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_421 ( input D0, C0, B0, A0, 
    output F0 );

  lut40302 \display_inst/pattern_gen_initial/i1_3_lut_4_lut_adj_10195 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40303 \display_inst/pattern_gen_initial/i2_4_lut_adj_10118 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \display_inst/vga_init/i157485_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40305 \display_inst.vga_init.i168246_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40306 \display_inst/vga_init/i1_3_lut_4_lut_adj_10239 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_426 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40307 \display_inst/pattern_gen_initial/i1_4_lut_adj_10111 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \display_inst/vga_init/i168281_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_428 ( input D0, C0, B0, A0, 
    output F0 );

  lut40309 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_429 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40310 \display_inst/pattern_gen_initial/i3_4_lut_adj_10175 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \display_inst/pattern_gen_initial/i1_4_lut_adj_10171 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_431 ( input D0, C0, B0, A0, 
    output F0 );

  lut40312 \display_inst/pattern_gen_initial/i110592_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_433 ( input D0, C0, B0, A0, 
    output F0 );

  lut40313 \display_inst/pattern_gen_initial/i1_4_lut_adj_10112 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_434 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40314 \display_inst/pattern_gen_initial/i168271_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40315 \display_inst/pattern_gen_initial/i1_2_lut_adj_10106 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x77F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_436 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40316 \display_inst/pattern_gen_initial/i168295_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \display_inst/pattern_gen_initial/i157495_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_438 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \display_inst/pattern_gen_initial/i168311_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \display_inst/pattern_gen_initial/i157489_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_441 ( input C1, B1, A1, D0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40319 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \display_inst/pattern_gen_initial/mod_7_i312_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_442 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40193 \display_inst/pattern_gen_initial/i168313_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \display_inst/pattern_gen_initial/i157475_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_444 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40193 \display_inst/pattern_gen_initial/i168410_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \display_inst/pattern_gen_initial/i157469_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_447 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40148 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \display_inst/pattern_gen_initial/mod_4_i312_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_448 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i1_4_lut_adj_10107 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40324 \display_inst/pattern_gen_initial/i118015_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_450 ( input D0, C0, B0, A0, 
    output F0 );

  lut40325 \display_inst/pattern_gen_initial/i157481_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_451 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40326 \display_inst/pattern_gen_initial/i46_4_lut_adj_10110 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xEFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_453 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \display_inst/pattern_gen_initial/mod_4_i308_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_454 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40231 \display_inst/pattern_gen_initial/i1_4_lut_adj_10108 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 \display_inst/pattern_gen_initial/i123792_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_456 ( input D0, C0, B0, A0, 
    output F0 );

  lut40325 \display_inst/pattern_gen_initial/i157503_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_457 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40330 \display_inst/pattern_gen_initial/i46_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40331 \display_inst/pattern_gen_initial/i4_4_lut_adj_10109 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xEFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_459 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40333 \display_inst/pattern_gen_initial/mod_7_i308_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_460 ( input D0, C0, B0, A0, 
    output F0 );

  lut40334 \display_inst/pattern_gen_initial/i168372_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_462 ( input D0, C0, B0, A0, 
    output F0 );

  lut40321 \display_inst/pattern_gen_initial/i9_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_463 ( input D0, C0, B0, A0, 
    output F0 );

  lut40321 \display_inst/pattern_gen_initial/i7_4_lut_adj_10186 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_465 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40335 \display_inst/pattern_gen_initial/i7_4_lut_adj_10177 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \display_inst/pattern_gen_initial/i4_4_lut_adj_10123 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_466 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40337 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40338 \display_inst/pattern_gen_initial/i1_4_lut_adj_10124 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_468 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40339 \display_inst/pattern_gen_initial/i1_4_lut_adj_10180 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \display_inst/pattern_gen_initial/i3_4_lut_adj_10126 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_470 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40341 \display_inst/pattern_gen_initial/i7_4_lut_adj_10131 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \display_inst/pattern_gen_initial/i1_4_lut_adj_10128 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_472 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40343 \display_inst/pattern_gen_initial/i1_4_lut_adj_10181 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \display_inst/pattern_gen_initial/i3_4_lut_adj_10130 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_474 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40344 \display_inst/pattern_gen_initial/i7_4_lut_adj_10136 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \display_inst/pattern_gen_initial/i1_4_lut_adj_10133 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_476 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40339 \display_inst/pattern_gen_initial/i1_4_lut_adj_10182 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \display_inst/pattern_gen_initial/i3_4_lut_adj_10135 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_478 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40341 \display_inst/pattern_gen_initial/i7_4_lut_adj_10141 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \display_inst/pattern_gen_initial/i1_4_lut_adj_10138 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_480 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40347 \display_inst/pattern_gen_initial/i1_4_lut_adj_10184 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \display_inst/pattern_gen_initial/i3_4_lut_adj_10140 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_482 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \display_inst/pattern_gen_initial/i7_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \display_inst/pattern_gen_initial/i1_4_lut_adj_10143 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_484 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40245 \display_inst/pattern_gen_initial/i1_4_lut_adj_10165 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \display_inst/pattern_gen_initial/i3_4_lut_adj_10145 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_486 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40337 \display_inst/pattern_gen_initial/i7_4_lut_adj_10150 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \display_inst/pattern_gen_initial/i1_4_lut_adj_10147 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_489 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40352 \display_inst/pattern_gen_initial/i1_4_lut_adj_10164 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \display_inst/pattern_gen_initial/i2_4_lut_adj_10151 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_490 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40337 \display_inst/pattern_gen_initial/i7_4_lut_adj_10156 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \display_inst/pattern_gen_initial/i1_4_lut_adj_10152 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_492 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40341 \display_inst/pattern_gen_initial/i7_4_lut_adj_10161 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 \display_inst/pattern_gen_initial/i1_4_lut_adj_10158 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_494 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40339 \display_inst/pattern_gen_initial/i1_4_lut_adj_10163 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \display_inst/pattern_gen_initial/i3_4_lut_adj_10160 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_496 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40354 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_498 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40355 \display_inst/pattern_gen_initial/i7_4_lut_adj_10169 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \display_inst/pattern_gen_initial/i1_4_lut_adj_10166 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_500 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40263 \display_inst/pattern_gen_initial/i1_4_lut_adj_10185 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \display_inst/pattern_gen_initial/i3_4_lut_adj_10168 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_503 ( input C0, B0, A0, output 
    F0 );
  wire   GNDI;

  lut40357 \display_inst/pattern_gen_initial/i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_504 ( input D0, C0, B0, A0, 
    output F0 );

  lut40358 \display_inst/pattern_gen_initial/i2_4_lut_adj_10178 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_506 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40359 \display_inst/pattern_gen_initial/mod_4_i254_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40360 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xB300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_507 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40361 \display_inst/pattern_gen_initial/mod_4_i282_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 \display_inst/pattern_gen_initial/i157370_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_509 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40363 \display_inst/pattern_gen_initial/mod_4_i283_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \display_inst/pattern_gen_initial/i157368_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xF10E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_510 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40364 \display_inst/pattern_gen_initial/mod_7_i254_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40365 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xA222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_511 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40366 \display_inst/pattern_gen_initial/mod_7_i282_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 \display_inst/pattern_gen_initial/i157511_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_513 ( input D1, C1, B1, A1, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40367 \display_inst/pattern_gen_initial/mod_7_i283_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \display_inst/pattern_gen_initial/i157452_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_514 ( input C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40369 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40370 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_518 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40371 \display_inst/pattern_gen_initial/i109877_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40372 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_adj_10194 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_525 ( input C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40373 \display_inst/pattern_gen_initial/i157542_2_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_526 ( input C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40375 \display_inst/pattern_gen_initial/i157465_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \display_inst/pattern_gen_initial/i1_2_lut_4_lut_adj_10192 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_528 ( input D1, C1, B1, A1, D0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \display_inst/pattern_gen_initial/i168340_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40378 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_530 ( input D1, C1, B1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40371 \display_inst/pattern_gen_initial/i110259_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \display_inst/pattern_gen_initial/i1_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x5656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_533 ( input DI1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40380 \board_inst/snakePos_inst/i168418_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \board_inst/snakePos_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \board_inst/snakePos_inst/snake_arr_i99 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40382 \board_inst/snakePos_inst/equal_380_i12_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40383 \board_inst/snakePos_inst/equal_368_i12_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40384 \display_inst/pattern_gen_initial/i12177_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \display_inst/vga_init/i168401_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_546 ( input D1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40386 \display_inst/vga_init/i168336_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 \display_inst/vga_init/i168258_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40388 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut_adj_10189 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \display_inst/vga_init/i1_4_lut_adj_10219 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_558 ( input D0, C0, B0, A0, 
    output F0 );

  lut40390 \display_inst/pattern_gen_initial/i168307_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_560 ( input D0, C0, B0, A0, 
    output F0 );

  lut40391 \display_inst/pattern_gen_initial/i168342_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_561 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \display_inst/pattern_gen_initial/i168297_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_566 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40393 \display_inst/pattern_gen_initial/i96644_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \display_inst/pattern_gen_initial/i2_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_582 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40395 \display_inst/pattern_gen_initial/i2_4_lut_adj_10157 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \display_inst/pattern_gen_initial/i2_4_lut_adj_10170 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_584 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40397 \display_inst/pattern_gen_initial/i2_4_lut_adj_10137 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \display_inst/pattern_gen_initial/i2_4_lut_adj_10162 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_586 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40261 \display_inst/pattern_gen_initial/i4_4_lut_adj_10153 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \display_inst/pattern_gen_initial/i4_4_lut_adj_10159 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_589 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40398 \display_inst/pattern_gen_initial/i2_4_lut_adj_10142 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \display_inst/pattern_gen_initial/i2_4_lut_adj_10146 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_592 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40399 \display_inst/pattern_gen_initial/i4_4_lut_adj_10144 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \display_inst/pattern_gen_initial/i4_4_lut_adj_10148 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_595 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40400 \display_inst/pattern_gen_initial/i2_4_lut_adj_10127 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \display_inst/pattern_gen_initial/i2_4_lut_adj_10132 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_596 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40223 \display_inst/pattern_gen_initial/i4_4_lut_adj_10134 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \display_inst/pattern_gen_initial/i4_4_lut_adj_10139 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_598 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40397 \display_inst/pattern_gen_initial/i4_4_lut_adj_10125 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 \display_inst/pattern_gen_initial/i4_4_lut_adj_10129 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_606 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40402 \display_inst/pattern_gen_initial/i2_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_608 ( input C1, B1, A1, D0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40319 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_613 ( input C1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40404 \board_inst/snakePos_inst/i1_2_lut_adj_10246 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40405 \board_inst/snakePos_inst/i157460_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_614 ( output F0 );
  wire   GNDI;

  lut40406 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_616 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40407 LessThan_11773_i18_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_618 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40408 \board_inst/i71619_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40409 \board_inst/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20238 \board_inst/game_State_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x8CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_SLICE_619 ( input DI1, D1, C1, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40410 i96604_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 \board_inst/i43521_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \board_inst/snakePos_inst/arr_length_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_621 ( input C1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40412 \board_inst/snakePos_inst/i1_2_lut_adj_10247 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \board_inst/snakePos_inst/i1_3_lut_4_lut_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module board_inst_snakePos_inst_SLICE_622 ( input B0, output F0 );
  wire   GNDI;

  lut40414 \board_inst/snakePos_inst/i4_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_624 ( input DI1, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40415 \board_inst/i96485_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \NES_inst/digital_7__I_0_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20238 \board_inst/apple_id_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x5F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_625 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40416 \display_inst/vga_init/i157456_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_626 ( input DI1, D1, C1, B1, A1, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40417 \display_inst/vga_init/i168667_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40271 \display_inst/vga_init/i1_2_lut_adj_10214 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20238 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_628 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40418 \display_inst/vga_init/i168675_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40419 \display_inst/vga_init/i157397_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x0015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_633 ( output F0 );
  wire   GNDI;

  lut40420 i169652( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module display_inst_pattern_gen_initial_mult_10 ( input A3, A1, A0, B2, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_10 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b10";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b1";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module display_inst_pattern_gen_initial_mult_9 ( input A3, A1, A0, B2, B1, B0, 
    output O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \display_inst/pattern_gen_initial/mult_9 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), .A3(A3), .A2(GNDI), .A1(A1), 
    .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), 
    .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), 
    .B4(GNDI), .B3(GNDI), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), .D14(GNDI), 
    .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), 
    .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), 
    .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(), .O12(), .O11(), .O10(), .O9(), 
    .O8(), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O7) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule
