<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab04.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="carState.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="carState.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="carState.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="carState.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="carState.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="carState.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="carState.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="carState.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="carState.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="carState.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="carState.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="carState.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="carState.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="carState.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="carState.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="carState.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="carState.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="carState.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="carState.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="carState.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="carState.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="carState.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carState_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="carState_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="carState_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="carState_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="carState_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="carState_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carState_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carState_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="carState_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="carState_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carState_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="carState_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="carState_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="carState_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="carState_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="carstate.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="carstate.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="carstate.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/carState_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/carState_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604676709" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1604676709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:in_ck="5157644421239786723" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2364017447728529477" xil_pn:start_ts="1604676709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="carState.vf"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6755329385300164420" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2295200504320484409" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676711" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2247431926652249222" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676717" xil_pn:in_ck="156292255189084545" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7107479730948077092" xil_pn:start_ts="1604676711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="carState.jhd"/>
      <outfile xil_pn:name="carState.lso"/>
      <outfile xil_pn:name="carState.ngc"/>
      <outfile xil_pn:name="carState.ngr"/>
      <outfile xil_pn:name="carState.prj"/>
      <outfile xil_pn:name="carState.stx"/>
      <outfile xil_pn:name="carState.syr"/>
      <outfile xil_pn:name="carState.xst"/>
      <outfile xil_pn:name="carState_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1604676717" xil_pn:in_ck="5157644421239788899" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893489832690457" xil_pn:start_ts="1604676717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604676722" xil_pn:in_ck="-5918701308358713088" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5131507563490143203" xil_pn:start_ts="1604676717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="carState.bld"/>
      <outfile xil_pn:name="carState.ngd"/>
      <outfile xil_pn:name="carState_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604676729" xil_pn:in_ck="-4250811793405728127" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1604676722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="carState.pcf"/>
      <outfile xil_pn:name="carState_map.map"/>
      <outfile xil_pn:name="carState_map.mrp"/>
      <outfile xil_pn:name="carState_map.ncd"/>
      <outfile xil_pn:name="carState_map.ngm"/>
      <outfile xil_pn:name="carState_map.xrpt"/>
      <outfile xil_pn:name="carState_summary.xml"/>
      <outfile xil_pn:name="carState_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604676740" xil_pn:in_ck="2296998021841789338" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1604676729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="carState.ncd"/>
      <outfile xil_pn:name="carState.pad"/>
      <outfile xil_pn:name="carState.par"/>
      <outfile xil_pn:name="carState.ptwx"/>
      <outfile xil_pn:name="carState.unroutes"/>
      <outfile xil_pn:name="carState.xpi"/>
      <outfile xil_pn:name="carState_pad.csv"/>
      <outfile xil_pn:name="carState_pad.txt"/>
      <outfile xil_pn:name="carState_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1604676749" xil_pn:in_ck="5157644421239781274" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1604676740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="carState.ut"/>
      <outfile xil_pn:name="carstate.bgn"/>
      <outfile xil_pn:name="carstate.bit"/>
      <outfile xil_pn:name="carstate.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1604676740" xil_pn:in_ck="-3051298882685123587" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1604676735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="carState.twr"/>
      <outfile xil_pn:name="carState.twx"/>
    </transform>
    <transform xil_pn:end_ts="1604676770" xil_pn:in_ck="5157644421239781405" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1622141787361288836" xil_pn:start_ts="1604676768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/carState_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/carState_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
