#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ded2dda2e0 .scope module, "Reset_tb" "Reset_tb" 2 3;
 .timescale 0 0;
v000001ded2ddbf20_0 .var "A", 0 0;
v000001ded2dd6920_0 .net "Q", 0 0, v000001ded2dd71a0_0;  1 drivers
v000001ded2dd69c0_0 .var "Rst", 0 0;
v000001ded2dd6a60_0 .var "clock", 0 0;
S_000001ded2ddba80 .scope module, "uut" "Reset" 2 8, 3 1 0, S_000001ded2dda2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "Q";
v000001ded2dd6f80_0 .net "A", 0 0, v000001ded2ddbf20_0;  1 drivers
v000001ded2dd71a0_0 .var "Q", 0 0;
v000001ded2ddbde0_0 .net "Rst", 0 0, v000001ded2dd69c0_0;  1 drivers
v000001ded2ddbe80_0 .net "clock", 0 0, v000001ded2dd6a60_0;  1 drivers
E_000001ded2ddc9b0 .event posedge, v000001ded2ddbde0_0, v000001ded2ddbe80_0;
    .scope S_000001ded2ddba80;
T_0 ;
    %wait E_000001ded2ddc9b0;
    %load/vec4 v000001ded2dd6f80_0;
    %assign/vec4 v000001ded2dd71a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ded2dda2e0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001ded2dd6a60_0;
    %inv;
    %store/vec4 v000001ded2dd6a60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ded2dda2e0;
T_2 ;
    %vpi_call 2 18 "$dumpfile", "Reset_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ded2dda2e0 {0 0 0};
    %vpi_call 2 21 "$display", "A\011Rst\011clock\011Q" {0 0 0};
    %vpi_call 2 22 "$monitor", "%b\011%b\011%b\011%b", v000001ded2ddbf20_0, v000001ded2dd69c0_0, v000001ded2dd6a60_0, v000001ded2dd6920_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ded2dd6a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ded2ddbf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ded2dd69c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ded2dd69c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ded2ddbf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ded2dd69c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ded2dd69c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Test complete" {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Reset_tb.v";
    "./Reset.v";
