#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug 27 11:00:48 2024
# Process ID: 23852
# Current directory: F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1
# Command line: vivado.exe -log TDCsystem_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TDCsystem_wrapper.tcl
# Log file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/TDCsystem_wrapper.vds
# Journal file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-Q5FQ0UQ, OS: Windows, CPU Frequency: 4700 MHz, CPU Physical cores: 24, Host memory: 33454 MB
#-----------------------------------------------------------
source TDCsystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Users/wen02/Documents/GitHub/AXITDC_v3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/utils_1/imports/synth_1/TDCsystem_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/utils_1/imports/synth_1/TDCsystem_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TDCsystem_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 3156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.680 ; gain = 443.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TDCsystem_wrapper' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/hdl/TDCsystem_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'TDCsystem' declared at 'F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:1526' bound to instance 'TDCsystem_i' of component 'TDCsystem' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/hdl/TDCsystem_wrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'TDCsystem' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:1561]
INFO: [Synth 8-3491] module 'TDCsystem_AXITDC_bm_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/synth/TDCsystem_AXITDC_bm_0_0.vhd:56' bound to instance 'AXITDC_bm_0' of component 'TDCsystem_AXITDC_bm_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2159]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_AXITDC_bm_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/synth/TDCsystem_AXITDC_bm_0_0.vhd:87]
	Parameter NTaps bound to: 192 - type: integer 
	Parameter COARSE_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'AXITDC' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/AXITDC.vhd:29' bound to instance 'U0' of component 'AXITDC' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/synth/TDCsystem_AXITDC_bm_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'AXITDC' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/AXITDC.vhd:71]
INFO: [Synth 8-3491] module 'axi_gpio_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:59' bound to instance 'AXI_control' of component 'axi_gpio_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/AXITDC.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_gpio_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 2 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/synth/axi_gpio_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'TDCchannel2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/TDCchannel2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'delayLine' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:45]
INFO: [Synth 8-113] binding component instance 'firstCarry' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:108]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-113] binding component instance 'CARRY4_inst' to cell 'CARRY4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:119]
INFO: [Synth 8-638] synthesizing module 'risingEdgeDetector' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/risingEdgeDetector.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'risingEdgeDetector' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/risingEdgeDetector.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'delayLine' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/delayLine.vhd:45]
INFO: [Synth 8-638] synthesizing module 'encoder' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:43]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst1' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:78]
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst2' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:92]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'LUT6_inst0' to cell 'LUT6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:64]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
	Parameter INIT bound to: 64'b1000000100010111000101110111111000010111011111100111111011101000 
	Parameter INIT bound to: 64'b1111111011101000111010001000000011101000100000001000000000000000 
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'adderTreeLegacy__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adderTreeLegacy' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/adderTreeLegacy.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'encoder' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/encoder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/counter.vhd:35]
INFO: [Synth 8-3491] module 'control2' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/control2.v:23' bound to instance 'controlv2' of component 'control2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/TDCchannel2.vhd:143]
INFO: [Synth 8-6157] synthesizing module 'control2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/control2.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/control2.v:76]
INFO: [Synth 8-638] synthesizing module 'timestamp_short_fifo' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/synth/timestamp_short_fifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1010 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1009 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_9' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ac72/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_9' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/synth/timestamp_short_fifo.vhd:544]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'timestamp_short_fifo' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/synth/timestamp_short_fifo.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'control2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/control2.v:23]
INFO: [Synth 8-256] done synthesizing module 'TDCchannel2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/TDCchannel2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'sync' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/sync.vhd:37]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'AXITDC' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/AXITDC.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_AXITDC_bm_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/synth/TDCsystem_AXITDC_bm_0_0.vhd:87]
INFO: [Synth 8-3491] module 'TDCsystem_AXITDC_bm_0_1' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/synth/TDCsystem_AXITDC_bm_0_1.vhd:56' bound to instance 'AXITDC_bm_1' of component 'TDCsystem_AXITDC_bm_0_1' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2188]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_AXITDC_bm_0_1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/synth/TDCsystem_AXITDC_bm_0_1.vhd:87]
	Parameter NTaps bound to: 192 - type: integer 
	Parameter COARSE_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'AXITDC' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/0977/src/AXITDC.vhd:29' bound to instance 'U0' of component 'AXITDC' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/synth/TDCsystem_AXITDC_bm_0_1.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_AXITDC_bm_0_1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/synth/TDCsystem_AXITDC_bm_0_1.vhd:87]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:1699]
INFO: [Synth 8-3491] module 'TDCsystem_axi_dma_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/synth/TDCsystem_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'TDCsystem_axi_dma_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2217]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_axi_dma_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/synth/TDCsystem_axi_dma_0_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 20 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/synth/TDCsystem_axi_dma_0_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:52983]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:52983]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_axi_dma_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/synth/TDCsystem_axi_dma_0_0.vhd:107]
INFO: [Synth 8-3491] module 'TDCsystem_axi_gpio_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/synth/TDCsystem_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'TDCsystem_axi_gpio_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2262]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_axi_gpio_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/synth/TDCsystem_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/synth/TDCsystem_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:446]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_axi_gpio_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/synth/TDCsystem_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_axi_interconnect_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:852]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1S4WXG' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1S4WXG' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:56]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1M4ZXF0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1M4ZXF0' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:154]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_VVFYV9' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_VVFYV9' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:255]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_19UJ02L' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:356]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_19UJ02L' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:356]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_17WQMSO' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:480]
INFO: [Synth 8-3491] module 'TDCsystem_auto_pc_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_0/synth/TDCsystem_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'TDCsystem_auto_pc_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:663]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_auto_pc_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_0/synth/TDCsystem_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_auto_pc_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_auto_pc_0/synth/TDCsystem_auto_pc_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_17WQMSO' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:480]
INFO: [Synth 8-3491] module 'TDCsystem_xbar_1' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xbar_1/synth/TDCsystem_xbar_1.v:53' bound to instance 'xbar' of component 'TDCsystem_xbar_1' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:1427]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_xbar_1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xbar_1/synth/TDCsystem_xbar_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_xbar_1' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xbar_1/synth/TDCsystem_xbar_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_axi_interconnect_0_0' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:852]
INFO: [Synth 8-3491] module 'TDCsystem_axis_data_fifo_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axis_data_fifo_0_0/synth/TDCsystem_axis_data_fifo_0_0.v:53' bound to instance 'axis_data_fifo_0' of component 'TDCsystem_axis_data_fifo_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2405]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_axis_data_fifo_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axis_data_fifo_0_0/synth/TDCsystem_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_11_top' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_11_top' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_axis_data_fifo_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axis_data_fifo_0_0/synth/TDCsystem_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-3491] module 'TDCsystem_c_counter_binary_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_c_counter_binary_0_0/synth/TDCsystem_c_counter_binary_0_0.vhd:59' bound to instance 'c_counter_binary_0' of component 'TDCsystem_c_counter_binary_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2421]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_c_counter_binary_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_c_counter_binary_0_0/synth/TDCsystem_c_counter_binary_0_0.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 11110 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 1 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_17' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/f6d3/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2133' bound to instance 'U0' of component 'c_counter_binary_v12_0_17' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_c_counter_binary_0_0/synth/TDCsystem_c_counter_binary_0_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_c_counter_binary_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_c_counter_binary_0_0/synth/TDCsystem_c_counter_binary_0_0.vhd:67]
INFO: [Synth 8-3491] module 'TDCsystem_clk_wiz_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.v:66' bound to instance 'clk_wiz_0' of component 'TDCsystem_clk_wiz_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2427]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_clk_wiz_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_clk_wiz_0_0_clk_wiz' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 35 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_clk_wiz_0_0_clk_wiz' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_clk_wiz_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.v:66]
INFO: [Synth 8-3491] module 'TDCsystem_native2axis_v3_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_native2axis_v3_0_0/synth/TDCsystem_native2axis_v3_0_0.vhd:56' bound to instance 'native2axis_v3_0' of component 'TDCsystem_native2axis_v3_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2433]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_native2axis_v3_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_native2axis_v3_0_0/synth/TDCsystem_native2axis_v3_0_0.vhd:76]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'native2axis_v3' declared at 'F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/native2axis_v3.v:1' bound to instance 'U0' of component 'native2axis_v3' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_native2axis_v3_0_0/synth/TDCsystem_native2axis_v3_0_0.vhd:124]
INFO: [Synth 8-6157] synthesizing module 'native2axis_v3' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/native2axis_v3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'native2axis_v3' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/native2axis_v3.v:1]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_native2axis_v3_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_native2axis_v3_0_0/synth/TDCsystem_native2axis_v3_0_0.vhd:76]
INFO: [Synth 8-3491] module 'TDCsystem_processing_system7_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:53' bound to instance 'processing_system7_0' of component 'TDCsystem_processing_system7_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2451]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_processing_system7_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1598]
INFO: [Synth 8-6157] synthesizing module 'PS7' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111859]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:452]
INFO: [Synth 8-6155] done synthesizing module 'TDCsystem_processing_system7_0_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/synth/TDCsystem_processing_system7_0_0.v:53]
INFO: [Synth 8-3491] module 'TDCsystem_rst_ps7_0_100M_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/synth/TDCsystem_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'TDCsystem_rst_ps7_0_100M_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2561]
INFO: [Synth 8-638] synthesizing module 'TDCsystem_rst_ps7_0_100M_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/synth/TDCsystem_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/synth/TDCsystem_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [F:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_rst_ps7_0_100M_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/synth/TDCsystem_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'TDCsystem_smartconnect_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/synth/TDCsystem_smartconnect_0_0.v:53' bound to instance 'smartconnect_0' of component 'TDCsystem_smartconnect_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2574]
INFO: [Synth 8-6157] synthesizing module 'TDCsystem_smartconnect_0_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/synth/TDCsystem_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b76b' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1D4Y8RQ' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:437]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1D4Y8RQ' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:437]
WARNING: [Synth 8-7071] port 'M00_ARESETN' of module 'clk_map_imp_1D4Y8RQ' is unconnected for instance 'clk_map' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:238]
WARNING: [Synth 8-7071] port 'S00_ARESETN' of module 'clk_map_imp_1D4Y8RQ' is unconnected for instance 'clk_map' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:238]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_1D4Y8RQ' has 7 connections declared, but only 5 given [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:238]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_KGBYGT' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:461]
INFO: [Synth 8-6157] synthesizing module 'bd_b76b_m00e_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_b76b_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized1' [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized1' (0#1) [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_b76b_m00e_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_b76b_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_KGBYGT' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:461]
INFO: [Synth 8-6157] synthesizing module 'bd_b76b_m00s2a_0' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_b76b_m00s2a_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_b76b_m00s2a_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_b76b_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b76b_s00a2s_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_b76b_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b76b_s00mmu_0' (0#1) [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_b76b_s00mmu_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_b76b_s00tr_0' is unconnected for instance 's00_transaction_regulator' [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:962]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_b76b_s00tr_0' has 46 connections declared, but only 45 given [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:962]
INFO: [Synth 8-3491] module 'TDCsystem_xlconcat_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xlconcat_0_0/synth/TDCsystem_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'TDCsystem_xlconcat_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2614]
INFO: [Synth 8-3491] module 'TDCsystem_xlconstant_0_0' declared at 'f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_xlconstant_0_0/synth/TDCsystem_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'TDCsystem_xlconstant_0_0' [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:2621]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/synth/TDCsystem.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'TDCsystem_wrapper' (0#1) [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/hdl/TDCsystem_wrapper.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:661]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:661]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:790]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:923]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20668]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21994]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22020]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22065]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22066]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22067]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22703]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/hdl/axi_gpio_v2_0_vh_rfs.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-3848] Net M00_ARESETN in module/entity clk_map_imp_1D4Y8RQ does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:446]
WARNING: [Synth 8-3848] Net S00_ARESETN in module/entity clk_map_imp_1D4Y8RQ does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:448]
WARNING: [Synth 8-3848] Net swbd_aresetn in module/entity clk_map_imp_1D4Y8RQ does not have driver. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/synth/bd_b76b.v:451]
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.242 ; gain = 925.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.242 ; gain = 925.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1942.242 ; gain = 925.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_board.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0_board.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc] for cell 'TDCsystem_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_clk_wiz_0_0/TDCsystem_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.xdc] for cell 'TDCsystem_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.xdc] for cell 'TDCsystem_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_processing_system7_0_0/TDCsystem_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0_board.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0_board.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.xdc] for cell 'TDCsystem_i/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_rst_ps7_0_100M_0/TDCsystem_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/TDCsystem_axi_dma_0_0.xdc] for cell 'TDCsystem_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/TDCsystem_axi_dma_0_0.xdc] for cell 'TDCsystem_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/TDCsystem_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_4/bd_b76b_sawn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_4/bd_b76b_sawn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_4/bd_b76b_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_5/bd_b76b_swn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_5/bd_b76b_swn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_5/bd_b76b_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_6/bd_b76b_sbn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_6/bd_b76b_sbn_0_clocks.xdc] for cell 'TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/bd_0/ip/ip_6/bd_b76b_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/smartconnect.xdc] for cell 'TDCsystem_i/smartconnect_0/inst'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/smartconnect.xdc] for cell 'TDCsystem_i/smartconnect_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/AXI_control/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/axi_gpio_0/axi_gpio_0.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/AXI_control/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/TDCsystem_axi_gpio_0_0_board.xdc] for cell 'TDCsystem_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/TDCsystem_axi_gpio_0_0_board.xdc] for cell 'TDCsystem_i/axi_gpio_0/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/TDCsystem_axi_gpio_0_0.xdc] for cell 'TDCsystem_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_gpio_0_0/TDCsystem_axi_gpio_0_0.xdc] for cell 'TDCsystem_i/axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/ports.xdc]
Finished Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/timing.xdc]
WARNING: [Vivado 12-507] No nets matched 'hit0_IBUF'. [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/timing.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'hit1_IBUF'. [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/timing.xdc:7]
Finished Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/constrs_1/imports/src/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/TDCsystem_axi_dma_0_0_clocks.xdc] for cell 'TDCsystem_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_axi_dma_0_0/TDCsystem_axi_dma_0_0_clocks.xdc] for cell 'TDCsystem_i/axi_dma_0/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_0/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0'
Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
Finished Parsing XDC File [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc] for cell 'TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ip/TDCsystem_AXITDC_bm_0_1/src/timestamp_short_fifo/timestamp_short_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TDCsystem_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TDCsystem_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 29 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2043.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  FDR => FDRE: 90 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2043.672 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/clk_wiz_0/inst. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/processing_system7_0/inst. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/rst_ps7_0_100M/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_dma_0/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 119).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 146).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 149).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 149).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/AXI_control/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/AXI_control/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_gpio_0/U0. (constraint file  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/dont_touch.xdc, line 173).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/AXI_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/AXI_control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/native2axis_v3_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_0/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/AXITDC_bm_1/U0/TDCv2/controlv2/fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TDCsystem_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control2'
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'native2axis_v3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                RUNNINGs |                              010 |                               01
                OVERFLOW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                RUNNINGs |                              010 |                               01
                OVERFLOW |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               TRANSFER0 |                               01 |                              001
               TRANSFER1 |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'native2axis_v3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.gen/sources_1/bd/TDCsystem/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (U0/sync_1/ff_1) is unused and will be removed from module TDCsystem_AXITDC_bm_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sync_1/ff_2) is unused and will be removed from module TDCsystem_AXITDC_bm_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sync_1/ff_1) is unused and will be removed from module TDCsystem_AXITDC_bm_0_1.
INFO: [Synth 8-3332] Sequential element (U0/sync_1/ff_2) is unused and will be removed from module TDCsystem_AXITDC_bm_0_1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'TDCsystem_i/clk_wiz_0/inst/clk_in1' to pin 'TDCsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance TDCsystem_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     6|
|3     |CARRY4     |   260|
|4     |LUT1       |   162|
|5     |LUT2       |   452|
|6     |LUT3       |   901|
|7     |LUT4       |   531|
|8     |LUT5       |   451|
|9     |LUT6       |  1553|
|10    |MMCME2_ADV |     1|
|11    |MUXCY      |    44|
|12    |MUXF7      |   252|
|13    |MUXF8      |   126|
|14    |PS7        |     1|
|15    |RAM32M     |    28|
|16    |RAM32X1D   |     2|
|17    |RAM64M     |   672|
|18    |RAMB18E1   |     1|
|19    |RAMB36E1   |    25|
|22    |SRL16      |     1|
|23    |SRL16E     |   149|
|24    |SRLC32E    |    47|
|25    |XORCY      |     5|
|26    |FDCE       |   460|
|27    |FDPE       |    38|
|28    |FDR        |    40|
|29    |FDRE       |  4588|
|30    |FDSE       |   114|
|31    |IBUF       |     3|
|32    |OBUF       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2043.672 ; gain = 925.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2043.672 ; gain = 1026.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 2043.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. TDCsystem_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2043.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 761 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FDR => FDRE: 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 672 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 3a2ea3cc
INFO: [Common 17-83] Releasing license: Synthesis
702 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2043.672 ; gain = 1424.359
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2043.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.runs/synth_1/TDCsystem_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TDCsystem_wrapper_utilization_synth.rpt -pb TDCsystem_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 11:02:13 2024...
