#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001761331c8b0 .scope module, "ALU_top_tb" "ALU_top_tb" 2 7;
 .timescale -8 -9;
v00000176133736c0_0 .var "A", 31 0;
v0000017613374660_0 .var "B", 31 0;
v0000017613374b60_0 .var "control", 0 0;
v0000017613374c00_0 .net "exception", 0 0, v00000176133731c0_0;  1 drivers
v0000017613374de0_0 .net "out", 31 0, v0000017613374340_0;  1 drivers
v0000017613373da0_0 .var "reset", 0 0;
v00000176133738a0_0 .var "select", 1 0;
v0000017613373e40_0 .net "zeroDiv", 0 0, v0000017613373620_0;  1 drivers
E_0000017613312b40 .event posedge, v00000176132d4650_0;
S_000001761331ca40 .scope module, "uut" "ALU_top" 2 17, 3 1 0, S_000001761331c8b0;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
    .port_info 6 /OUTPUT 1 "exception";
    .port_info 7 /OUTPUT 1 "zeroDiv";
v0000017613374a20_0 .net "A", 31 0, v00000176133736c0_0;  1 drivers
v0000017613374520_0 .net "B", 31 0, v0000017613374660_0;  1 drivers
v0000017613374d40_0 .net "add_sub_exception", 0 0, v000001761328be00_0;  1 drivers
v0000017613373b20_0 .net "add_sub_out", 31 0, v00000176132f4500_0;  1 drivers
v0000017613374160_0 .var "addsub_signal", 0 0;
v0000017613373300_0 .net "control", 0 0, v0000017613374b60_0;  1 drivers
v0000017613374200_0 .net "div_exception", 0 0, v0000017613372750_0;  1 drivers
v0000017613373580_0 .net "div_out", 31 0, v0000017613372c50_0;  1 drivers
v0000017613373800_0 .net "div_zeroDiv", 0 0, v0000017613372110_0;  1 drivers
v00000176133731c0_0 .var "exception", 0 0;
v0000017613374840_0 .net "mul_exception", 0 0, v00000176133734e0_0;  1 drivers
v0000017613373bc0_0 .net "mul_out", 31 0, v0000017613374980_0;  1 drivers
v0000017613374340_0 .var "out", 31 0;
v0000017613374ac0_0 .net "reset", 0 0, v0000017613373da0_0;  1 drivers
v0000017613374480_0 .net "select", 1 0, v00000176133738a0_0;  1 drivers
v0000017613373620_0 .var "zeroDiv", 0 0;
E_0000017613312580/0 .event anyedge, v0000017613374480_0, v00000176132f4500_0, v000001761328be00_0, v0000017613374980_0;
E_0000017613312580/1 .event anyedge, v00000176133734e0_0, v0000017613372c50_0, v0000017613372750_0, v0000017613372110_0;
E_0000017613312580 .event/or E_0000017613312580/0, E_0000017613312580/1;
S_00000176132ebb10 .scope module, "add_sub_inst" "add_sub" 3 15, 4 1 0, S_000001761331ca40;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "addsub";
    .port_info 5 /OUTPUT 32 "out";
    .port_info 6 /OUTPUT 1 "exception";
v000001761331cbd0_0 .net "A", 31 0, v00000176133736c0_0;  alias, 1 drivers
v00000176132a2f10_0 .net "B", 31 0, v0000017613374660_0;  alias, 1 drivers
v00000176132d45b0_0 .net "addsub", 0 0, v0000017613374160_0;  1 drivers
v00000176132d4650_0 .net "control", 0 0, v0000017613374b60_0;  alias, 1 drivers
v000001761328be00_0 .var "exception", 0 0;
v000001761328bea0_0 .var "expA", 7 0;
v00000176132ebca0_0 .var "expB", 7 0;
v00000176132ebd40_0 .var "expDiff", 7 0;
v00000176132ebde0_0 .var "expOut", 7 0;
v00000176132ebe80_0 .var "mantA", 24 0;
v00000176132f43c0_0 .var "mantB", 24 0;
v00000176132f4460_0 .var "mantOut", 24 0;
v00000176132f4500_0 .var "out", 31 0;
v0000017613372570_0 .net "reset", 0 0, v0000017613373da0_0;  alias, 1 drivers
v00000176133721b0_0 .var "signA", 0 0;
v00000176133724d0_0 .var "signB", 0 0;
v0000017613372d90_0 .var "signOut", 0 0;
E_0000017613312300 .event posedge, v0000017613372570_0, v00000176132d4650_0;
S_00000176132f46b0 .scope module, "div_inst" "divider" 3 36, 5 1 0, S_000001761331ca40;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "DD";
    .port_info 1 /INPUT 32 "DS";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "zeroDiv";
v0000017613372e30_0 .net "DD", 31 0, v00000176133736c0_0;  alias, 1 drivers
v00000176133722f0_0 .net "DS", 31 0, v0000017613374660_0;  alias, 1 drivers
v00000176133726b0_0 .net "control", 0 0, v0000017613374b60_0;  alias, 1 drivers
v0000017613372750_0 .var "exception", 0 0;
v0000017613372f70_0 .var "exp_DD", 7 0;
v0000017613372930_0 .var "exp_DS", 7 0;
v0000017613372ed0_0 .var "exp_out", 7 0;
v0000017613372070_0 .var "mant_DD", 23 0;
v00000176133729d0_0 .var "mant_DS", 23 0;
v0000017613372c50_0 .var "out", 31 0;
v0000017613372430_0 .var "quotient", 23 0;
v0000017613372b10_0 .net "reset", 0 0, v0000017613373da0_0;  alias, 1 drivers
v0000017613372bb0_0 .var "sign", 0 0;
v0000017613372110_0 .var "zeroDiv", 0 0;
S_0000017613300d40 .scope function.vec4.s24, "NRDivisor" "NRDivisor" 5 19, 5 19 0, S_00000176132f46b0;
 .timescale -8 -9;
v0000017613372610_0 .var "D1", 23 0;
v0000017613372390_0 .var "D2", 23 0;
; Variable NRDivisor is vec4 return value of scope S_0000017613300d40
v0000017613372cf0_0 .var/i "i", 31 0;
v00000176133727f0_0 .var "temp_quotient", 23 0;
v0000017613372890_0 .var "temp_remainder", 23 0;
TD_ALU_top_tb.uut.div_inst.NRDivisor ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000176133727f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000017613372890_0, 0, 24;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000017613372cf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000017613372cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000017613372890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000017613372610_0;
    %load/vec4 v0000017613372cf0_0;
    %part/s 1;
    %pad/u 24;
    %or;
    %store/vec4 v0000017613372890_0, 0, 24;
    %load/vec4 v0000017613372390_0;
    %load/vec4 v0000017613372890_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000017613372890_0;
    %load/vec4 v0000017613372390_0;
    %sub;
    %store/vec4 v0000017613372890_0, 0, 24;
    %load/vec4 v00000176133727f0_0;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v0000017613372cf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v00000176133727f0_0, 0, 24;
T_0.2 ;
    %load/vec4 v0000017613372cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000017613372cf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v00000176133727f0_0;
    %ret/vec4 0, 0, 24;  Assign to NRDivisor (store_vec4_to_lval)
    %end;
S_0000017613300ed0 .scope module, "mul_inst" "multiplier" 3 26, 6 1 0, S_000001761331ca40;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "exception";
v0000017613373ee0_0 .net "A", 31 0, v00000176133736c0_0;  alias, 1 drivers
v00000176133742a0_0 .net "B", 31 0, v0000017613374660_0;  alias, 1 drivers
v0000017613373760_0 .net "control", 0 0, v0000017613374b60_0;  alias, 1 drivers
v00000176133734e0_0 .var "exception", 0 0;
v00000176133740c0_0 .var "exp_A", 7 0;
v0000017613374700_0 .var "exp_B", 7 0;
v0000017613373080_0 .var "exp_out", 7 0;
v0000017613373440_0 .var "mant_A", 23 0;
v00000176133733a0_0 .var "mant_B", 23 0;
v0000017613374980_0 .var "out", 31 0;
v0000017613373f80_0 .var "product", 47 0;
v0000017613374020_0 .net "reset", 0 0, v0000017613373da0_0;  alias, 1 drivers
v00000176133748e0_0 .var "sign_A", 0 0;
v0000017613374ca0_0 .var "sign_B", 0 0;
v00000176133743e0_0 .var "sign_out", 0 0;
S_00000176132a2740 .scope function.vec4.s48, "booth_multiply" "booth_multiply" 6 14, 6 14 0, S_0000017613300ed0;
 .timescale -8 -9;
v0000017613372250_0 .var "P", 47 0;
; Variable booth_multiply is vec4 return value of scope S_00000176132a2740
v0000017613373c60_0 .var/i "i", 31 0;
v0000017613374e80_0 .var "m1", 23 0;
v0000017613373d00_0 .var "m2", 23 0;
TD_ALU_top_tb.uut.mul_inst.booth_multiply ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0000017613372250_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017613373c60_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000017613373c60_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0000017613373d00_0;
    %load/vec4 v0000017613373c60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000017613372250_0;
    %load/vec4 v0000017613374e80_0;
    %pad/u 48;
    %load/vec4 v0000017613373c60_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000017613372250_0, 0, 48;
T_1.6 ;
    %load/vec4 v0000017613373c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017613373c60_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000017613372250_0;
    %ret/vec4 0, 0, 48;  Assign to booth_multiply (store_vec4_to_lval)
    %end;
    .scope S_00000176132ebb10;
T_2 ;
    %wait E_0000017613312300;
    %load/vec4 v0000017613372570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000176132f4500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001761328be00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001761331cbd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000176133721b0_0, 0, 1;
    %load/vec4 v00000176132d45b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000176132a2f10_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000176133724d0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000176132a2f10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000176133724d0_0, 0, 1;
T_2.3 ;
    %load/vec4 v000001761331cbd0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001761328bea0_0, 0, 8;
    %load/vec4 v00000176132a2f10_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000176132ebca0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000001761331cbd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000176132ebe80_0, 0, 25;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v00000176132a2f10_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000176132f43c0_0, 0, 25;
    %load/vec4 v00000176132ebca0_0;
    %load/vec4 v000001761328bea0_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v000001761328bea0_0;
    %load/vec4 v00000176132ebca0_0;
    %sub;
    %store/vec4 v00000176132ebd40_0, 0, 8;
    %load/vec4 v00000176132f43c0_0;
    %ix/getv 4, v00000176132ebd40_0;
    %shiftr 4;
    %store/vec4 v00000176132f43c0_0, 0, 25;
    %load/vec4 v000001761328bea0_0;
    %store/vec4 v00000176132ebde0_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000176132ebca0_0;
    %load/vec4 v000001761328bea0_0;
    %sub;
    %store/vec4 v00000176132ebd40_0, 0, 8;
    %load/vec4 v00000176132ebe80_0;
    %ix/getv 4, v00000176132ebd40_0;
    %shiftr 4;
    %store/vec4 v00000176132ebe80_0, 0, 25;
    %load/vec4 v00000176132ebca0_0;
    %store/vec4 v00000176132ebde0_0, 0, 8;
T_2.5 ;
    %load/vec4 v00000176133721b0_0;
    %load/vec4 v00000176133724d0_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v00000176132ebe80_0;
    %load/vec4 v00000176132f43c0_0;
    %add;
    %store/vec4 v00000176132f4460_0, 0, 25;
    %load/vec4 v00000176133721b0_0;
    %store/vec4 v0000017613372d90_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000176132f43c0_0;
    %load/vec4 v00000176132ebe80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v00000176132ebe80_0;
    %load/vec4 v00000176132f43c0_0;
    %sub;
    %store/vec4 v00000176132f4460_0, 0, 25;
    %load/vec4 v00000176133721b0_0;
    %store/vec4 v0000017613372d90_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000176132f43c0_0;
    %load/vec4 v00000176132ebe80_0;
    %sub;
    %store/vec4 v00000176132f4460_0, 0, 25;
    %load/vec4 v00000176133724d0_0;
    %store/vec4 v0000017613372d90_0, 0, 1;
T_2.9 ;
T_2.7 ;
    %load/vec4 v00000176132f4460_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v00000176132f4460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000176132f4460_0, 0, 25;
    %load/vec4 v00000176132ebde0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000176132ebde0_0, 0, 8;
    %jmp T_2.11;
T_2.10 ;
T_2.12 ;
    %load/vec4 v00000176132f4460_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000176132ebde0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %load/vec4 v00000176132f4460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000176132f4460_0, 0, 25;
    %load/vec4 v00000176132ebde0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000176132ebde0_0, 0, 8;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
    %load/vec4 v0000017613372d90_0;
    %load/vec4 v00000176132ebde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000176132f4460_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000176132f4500_0, 0;
    %load/vec4 v00000176132ebde0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001761328be00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017613300ed0;
T_3 ;
    %wait E_0000017613312300;
    %load/vec4 v0000017613374020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017613374980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176133734e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017613373ee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000176133748e0_0, 0, 1;
    %load/vec4 v00000176133742a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000017613374ca0_0, 0, 1;
    %load/vec4 v0000017613373ee0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v00000176133740c0_0, 0, 8;
    %load/vec4 v00000176133742a0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017613374700_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017613373ee0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017613373440_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000176133742a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000176133733a0_0, 0, 24;
    %load/vec4 v00000176133748e0_0;
    %load/vec4 v0000017613374ca0_0;
    %xor;
    %store/vec4 v00000176133743e0_0, 0, 1;
    %load/vec4 v00000176133740c0_0;
    %load/vec4 v0000017613374700_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0000017613373080_0, 0, 8;
    %load/vec4 v0000017613373440_0;
    %load/vec4 v00000176133733a0_0;
    %store/vec4 v0000017613373d00_0, 0, 24;
    %store/vec4 v0000017613374e80_0, 0, 24;
    %callf/vec4 TD_ALU_top_tb.uut.mul_inst.booth_multiply, S_00000176132a2740;
    %store/vec4 v0000017613373f80_0, 0, 48;
    %load/vec4 v0000017613373f80_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017613373f80_0;
    %parti/s 23, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017613374980_0, 4, 23;
    %load/vec4 v0000017613373080_0;
    %addi 1, 0, 8;
    %store/vec4 v0000017613373080_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000017613373f80_0;
    %parti/s 23, 23, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017613374980_0, 4, 23;
T_3.3 ;
    %load/vec4 v00000176133743e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017613374980_0, 4, 1;
    %load/vec4 v0000017613373080_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017613374980_0, 4, 8;
    %load/vec4 v0000017613373080_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %pad/s 1;
    %store/vec4 v00000176133734e0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000176132f46b0;
T_4 ;
    %wait E_0000017613312300;
    %load/vec4 v0000017613372b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017613372c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017613372750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017613372110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017613372e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000176133722f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0000017613372bb0_0, 0, 1;
    %load/vec4 v0000017613372e30_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017613372f70_0, 0, 8;
    %load/vec4 v00000176133722f0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017613372930_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017613372e30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017613372070_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000176133722f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000176133729d0_0, 0, 24;
    %load/vec4 v00000176133722f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000017613372bb0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017613372c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017613372750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017613372110_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017613372110_0, 0;
    %load/vec4 v0000017613372f70_0;
    %load/vec4 v0000017613372930_0;
    %sub;
    %addi 127, 0, 8;
    %store/vec4 v0000017613372ed0_0, 0, 8;
    %load/vec4 v0000017613372070_0;
    %load/vec4 v00000176133729d0_0;
    %store/vec4 v0000017613372390_0, 0, 24;
    %store/vec4 v0000017613372610_0, 0, 24;
    %callf/vec4 TD_ALU_top_tb.uut.div_inst.NRDivisor, S_0000017613300d40;
    %store/vec4 v0000017613372430_0, 0, 24;
T_4.4 ;
    %load/vec4 v0000017613372430_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017613372ed0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz T_4.5, 8;
    %load/vec4 v0000017613372430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000017613372430_0, 0, 24;
    %load/vec4 v0000017613372ed0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000017613372ed0_0, 0, 8;
    %jmp T_4.4;
T_4.5 ;
    %load/vec4 v0000017613372ed0_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.7, 5;
    %load/vec4 v0000017613372bb0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017613372c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017613372750_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000017613372ed0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.9, 5;
    %load/vec4 v0000017613372bb0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017613372c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017613372750_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0000017613372bb0_0;
    %load/vec4 v0000017613372ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017613372430_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017613372c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017613372750_0, 0;
T_4.10 ;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001761331ca40;
T_5 ;
    %wait E_0000017613312580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017613374340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176133731c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017613373620_0, 0, 1;
    %load/vec4 v0000017613374480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017613374160_0, 0, 1;
    %load/vec4 v0000017613373b20_0;
    %store/vec4 v0000017613374340_0, 0, 32;
    %load/vec4 v0000017613374d40_0;
    %store/vec4 v00000176133731c0_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017613374160_0, 0, 1;
    %load/vec4 v0000017613373b20_0;
    %store/vec4 v0000017613374340_0, 0, 32;
    %load/vec4 v0000017613374d40_0;
    %store/vec4 v00000176133731c0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000017613373bc0_0;
    %store/vec4 v0000017613374340_0, 0, 32;
    %load/vec4 v0000017613374840_0;
    %store/vec4 v00000176133731c0_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000017613373580_0;
    %store/vec4 v0000017613374340_0, 0, 32;
    %load/vec4 v0000017613374200_0;
    %store/vec4 v00000176133731c0_0, 0, 1;
    %load/vec4 v0000017613373800_0;
    %store/vec4 v0000017613373620_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001761331c8b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017613374b60_0, 0, 1;
T_6.0 ;
    %delay 500, 0;
    %load/vec4 v0000017613374b60_0;
    %inv;
    %store/vec4 v0000017613374b60_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001761331c8b0;
T_7 ;
    %vpi_call 2 36 "$dumpfile", "ALU_top_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001761331c8b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017613373da0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000176133738a0_0, 0, 2;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017613373da0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017613373da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000176133738a0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 1075274423, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1136041820, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1075274423, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3283525468, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000176133738a0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000176133738a0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000176133738a0_0, 0, 2;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 3212836864, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000176133736c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017613374660_0, 0, 32;
    %delay 2000, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001761331c8b0;
T_8 ;
T_8.0 ;
    %wait E_0000017613312b40;
    %delay 100, 0;
    %vpi_call 2 91 "$display", "%0t %b %h %h %h %b %b", $time, v00000176133738a0_0, v00000176133736c0_0, v0000017613374660_0, v0000017613374de0_0, v0000017613374c00_0, v0000017613373e40_0 {0 0 0};
    %jmp T_8.0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ALU_top_tb.v";
    "./ALU_top.v";
    "./add_sub.v";
    "./divider.v";
    "./multiplier.v";
