package spatial.codegen.chiselgen

import argon.core._
import argon.nodes._
import spatial.aliases._
import spatial.metadata._
import spatial.nodes._
import spatial.utils._


trait ChiselGenReg extends ChiselGenSRAM {
  var argIns: List[Sym[Reg[_]]] = List()
  var argOuts: List[Sym[Reg[_]]] = List()
  var argOutLoopbacks = scala.collection.mutable.HashMap[Int, Int]()
  var argIOs: List[Sym[Reg[_]]] = List()
  // var outMuxMap: Map[Sym[Reg[_]], Int] = Map()
  private var nbufs: List[(Sym[Reg[_]], Int)]  = List()

  override protected def spatialNeedsFPType(tp: Type[_]): Boolean = tp match { // FIXME: Why doesn't overriding needsFPType work here?!?!
    case FixPtType(s,d,f) => if (s) true else if (f == 0) false else true
    case IntType()  => false
    case LongType() => false
    case HalfType() => true
    case FloatType() => true
    case DoubleType() => true
    case _ => super.needsFPType(tp)
  }

  override protected def name(s: Dyn[_]): String = s match {
    case Def(ArgInNew(_))  => s"${s}_argin"
    case Def(ArgOutNew(_)) => s"${s}_argout"
    case Def(HostIONew(_)) => s"${s}_hostio"
    case Def(RegNew(_))    => s"""${s}_${s.name.getOrElse("reg").replace("$","")}"""

    case Def(RegRead(reg:Sym[_]))      => s"${s}_readx${reg.id}"
    case Def(RegWrite(reg:Sym[_],_,_)) => s"${s}_writex${reg.id}"
    case _ => super.name(s)
  } 

  override protected def remap(tp: Type[_]): String = tp match {
    case tp: RegType[_] => src"Array[${tp.typeArguments.head}]"
    case _ => super.remap(tp)
  }

  // check whether the current sym is a child of StreamPipe 
  // either its parent is StreamPipe or 
  // parent is Parallel and GrandParent is Stream
  protected def isStreamPipeChild(lhs: Sym[_]) : Boolean = {
    if ((parentOf(parentOf(lhs).get)).isDefined && 
      (isStreamPipe(parentOf(parentOf(lhs).get).get) ||
      isParallel(parentOf(parentOf(lhs).get).get) && 
      isStreamPipe(parentOf(parentOf(parentOf(lhs).get).get).get)))
      true
    else
      false
  }

  override protected def emitNode(lhs: Sym[_], rhs: Op[_]): Unit = rhs match {
    case ArgInNew(init)  => 
      argIns = argIns :+ lhs.asInstanceOf[Sym[Reg[_]]]
    case ArgOutNew(init) => 
      emitGlobalWireMap(src"${lhs}_data_options", src"Wire(Vec(${scala.math.max(1,writersOf(lhs).size)}, UInt(64.W)))", forceful=true)
      emitGlobalWireMap(src"${lhs}_en_options", src"Wire(Vec(${scala.math.max(1,writersOf(lhs).size)}, Bool()))", forceful=true)
      emit(src"""io.argOuts(${argMapping(lhs).argOutId}).bits := chisel3.util.Mux1H(${swap(lhs, EnOptions)}, ${swap(lhs, DataOptions)}) // ${lhs.name.getOrElse("")}""", forceful=true)
      emit(src"""io.argOuts(${argMapping(lhs).argOutId}).valid := ${swap(lhs, EnOptions)}.reduce{_|_}""", forceful=true)
      argOuts = argOuts :+ lhs.asInstanceOf[Sym[Reg[_]]]

    case HostIONew(init) =>
      emitGlobalWireMap(src"${lhs}_data_options", src"Wire(Vec(${scala.math.max(1,writersOf(lhs).size)}, UInt(64.W)))", forceful = true)
      emitGlobalWireMap(src"${lhs}_en_options", src"Wire(Vec(${scala.math.max(1,writersOf(lhs).size)}, Bool()))", forceful = true)
      emit(src"""io.argOuts(${argMapping(lhs).argOutId}).bits := chisel3.util.Mux1H(${swap(lhs, EnOptions)}, ${swap(lhs, DataOptions)}) // ${lhs.name.getOrElse("")}""", forceful = true)
      emit(src"""io.argOuts(${argMapping(lhs).argOutId}).valid := ${swap(lhs, EnOptions)}.reduce{_|_}""", forceful = true)
      argIOs = argIOs :+ lhs.asInstanceOf[Sym[Reg[_]]]

    case op @ RegNew(init)    =>
      // Console.println(src" working on reg $lhs")
      val width = bitWidth(init.tp)
      emitGlobalWire(src"val ${lhs}_initval = ${init}")
      resettersOf(lhs).indices.foreach{ i => emitGlobalWire(src"""val ${lhs}_manual_reset_$i = Wire(Bool())""")}
      if (resettersOf(lhs).nonEmpty) emitGlobalWire(src"""val ${lhs}_manual_reset = ${resettersOf(lhs).indices.map{i => src"${lhs}_manual_reset_$i"}.mkString(" | ")}""")
      val duplicates = duplicatesOf(lhs)
      duplicates.zipWithIndex.foreach{ case (d, i) => 
        val numBroadcasters = if (writersOf(lhs).isEmpty) 0 else writersOf(lhs).count{write => portsOf(write, lhs, i).toList.length > 1 }
        val numWriters = writersOf(lhs)
          .filter{write => dispatchOf(write, lhs) contains i}
          .count{w => portsOf(w, lhs, i).toList.length == 1}.max(1)

        reduceType(lhs) match {
          case Some(fps: ReduceFunction) => 
            fps match {
              case FixPtSum if d.isAccum => 
                if (!spatialNeedsFPType(op.mT)) {
                  emitGlobalModule(src"""val ${lhs}_${i} = Module(new SpecialAccum(1,"add","UInt", List(${width}))) """)  
                }
                else {
                  lhs.tp.typeArguments.head match {
                    case FixPtType(s,d,f) => emitGlobalModule(src"""val ${lhs}_${i} = Module(new SpecialAccum(1,"add","FixedPoint", List(${if (s) 1 else 0},$d,$f)))""")  
                    case _ => emitGlobalModule(src"""val ${lhs}_${i} = Module(new SpecialAccum(1,"add","UInt", List(${width}))) // TODO: No match""")  
                  }                  
                }
                // Figure out if we need to tie down direct ports
                val direct_tiedown = writersOf(lhs).forall{w => reduceType(w.node).isDefined }
                if (direct_tiedown) {
                  emitGlobalModule(src"""${lhs}_${i}.io.input.direct_enable := false.B""")
                }
              case FltPtSum if d.isAccum =>
                val writer = writersOf(lhs).headOption.getOrElse{throw new Exception(s"No writer for accum $lhs") }
                val (in,first,en) = writer.node match {
                  case Def(RegWriteAccum(_,data,f,enable,_)) => (data,Some(f),enable)
                  case Def(RegWrite(_,data,enable)) => (data,None,enable)
                  case _ => throw new Exception(s"Unrecognized writer to accum $lhs")
                }
                // TODO: Use first?
                val parent = parentOf(writer._1).get
                val regParent = parentOf(lhs).get
                emitGlobalModule(src"val ${lhs}_$i = Utils.fltaccum($in,${parent}_datapath_en.D(${symDelay(writer._1)}.toInt),  ${regParent}_last.D(${symDelay(writer._1)}.toInt))")

              case _ => 
                if (isStreamPipeChild(lhs)) {
                   // when a reduce is inside Streampipe use FIFO instead of NBufFF (BUG21)
                   // the write/read connection will also be changed to connectDeq and connectEng 
                   emitGlobalModuleMap(src"${lhs}_${i}", src"Module(new GeneralFIFO(List(1), List(1), 8, ${width})) // stream reduce ") 
                   // prepare a fifo_empty for the controller enable in the GenController
                   val reader = readersOf(lhs).head.ctrlNode  // find the reader and name the fifo with reader prefix
                   val reader_fifo = src"${reader}_fifo_empty"
                   emitGlobalModule(src"""val ${reader_fifo} = ${lhs}_${i}.io.empty // stream reduce""")
                } else {
                  if (d.depth > 1) {
                    nbufs = nbufs :+ (lhs.asInstanceOf[Sym[Reg[_]]], i)
                    if (numWriters > 1) warn(s"You have multiple writers to an NBufFF ( ${lhs.name.getOrElse("")} = ${numWriters} writes ).  Have you considered the loop-carry dependency issues?")
                    emitGlobalModuleMap(src"${lhs}_${i}", src"Module(new NBufFF(${d.depth}, ${width}, numWriters = ${numWriters}))")
                    if (numBroadcasters == 0){
                      emit(src"${swap(src"${lhs}_${i}", Blank)}.io.broadcast.enable := false.B")
                    }
                  }
                  else {
                    emitGlobalModuleMap(src"${lhs}_${i}", src"Module(new templates.FF(${width}, ${numWriters}))")
                  }
                }
            }
          case _ =>
            if (d.depth > 1) {
              nbufs = nbufs :+ (lhs.asInstanceOf[Sym[Reg[_]]], i)
              if (numWriters > 1) warn(s"You have multiple writers to an NBufFF ( ${lhs.name.getOrElse("")} = ${numWriters} writes ).  Have you considered the loop-carry dependency issues?")
              emitGlobalModuleMap(src"${lhs}_${i}", src"Module(new NBufFF(${d.depth}, ${width}, numWriters = ${numWriters}))")
              if (numBroadcasters == 0){
                emit(src"${swap(src"${lhs}_${i}", Blank)}.io.broadcast.enable := false.B")
              }
            }
            else {
              emitGlobalModuleMap(src"${lhs}_${i}",src"Module(new templates.FF(${width}, ${numWriters}))")
            }
        } // TODO: Figure out which reg is really the accum
      }
    case RegRead(reg) =>
      if (isArgIn(reg) | isHostIO(reg)) {
        emitGlobalWireMap(src"""${lhs}""",src"Wire(${newWire(reg.tp.typeArguments.head)})")
        emitGlobalWire(src"""${lhs}.r := io.argIns(${argMapping(reg).argInId})""")
      }
      else if (isArgOut(reg)) {
        argOutLoopbacks.getOrElseUpdate(argMapping(reg).argOutId, argOutLoopbacks.toList.length)
        emitGlobalWireMap(src"""${lhs}""",src"Wire(${newWire(reg.tp.typeArguments.head)})")
        emit(src"""${lhs}.r := io.argOutLoopbacks(${argOutLoopbacks(argMapping(reg).argOutId)})""")
      }
      else {
        emitGlobalWireMap(src"""$lhs""", src"""Wire(${newWire(lhs.tp)})""") 
        if (dispatchOf(lhs, reg).isEmpty) throw new spatial.EmptyDispatchException(lhs)

        val inst = dispatchOf(lhs, reg).head // Reads should only have one index
        val port = portsOf(lhs, reg, inst)
        val duplicates = duplicatesOf(reg)
        // Console.println(s"working on $lhs $reg $inst $duplicates")
        if (duplicates(inst).isAccum) {
          reduceType(lhs) match {
            case Some(fps: ReduceFunction) => 
              fps match {
                case FixPtSum =>
                  if (spatialNeedsFPType(reg.tp.typeArguments.head)) {
                    reg.tp.typeArguments.head match {
                      case FixPtType(s,d,f) => emit(src"""${lhs}.r := Utils.FixedPoint(${if (s) 1 else 0}, $d, $f, ${reg}_initval).r // get reset value that was created by reduce controller""")                    
                    }
                  } else {
                    emit(src"""${lhs}.r := ${reg}_initval // get reset value that was created by reduce controller""")                    
                  }

                case _ =>  
                  lhs.tp match { 
                    case BooleanType() => emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head}) === 1.U(1.W)""")
                    case _ => emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head})""")
                  }
              }
            case _ =>
              lhs.tp match { 
                case BooleanType() => emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head}) === 1.U(1.W)""")
                case _ => emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head})""")
              }
          }
        } else {
          lhs.tp match { 
            case BooleanType() => emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head}) === 1.U(1.W)""")
            case _ => 
              val isReduce = reduceType(reg) match {
                case Some(fps: ReduceFunction) => true
                case _ => false
              }
              if (isStreamPipeChild(lhs) & isReduce )
                // make sure there is from reduce and a child StreamPipe
                emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.connectDeqPort(Vec(List(${swap(parentOf(lhs).get, Done)} ))).apply(0) // stream reduce ${duplicates.length}""")
              else
                emit(src"""${lhs}.r := ${swap(src"${reg}_${inst}", Blank)}.read(${port.head})""")
          }
        }
      }

    case RegReset(reg,en) => 
      val parent = parentOf(lhs).get
      val id = resettersOf(reg).map{_._1}.indexOf(lhs)
      emit(src"${reg}_manual_reset_$id := $en & ${DL(swap(parent, DatapathEn), src"${enableRetimeMatch(en, lhs)}.toInt")} ")

    // Connect other duplicates of FltPtSum accumulator to the output port of the accumulator
    case RegWriteAccum(reg,_,_,en,_) =>
      val parent = writersOf(reg).find{_.node == lhs}.get.ctrlNode
      val dups = dispatchOf(lhs,reg)
      val duplicates = duplicatesOf(reg).zipWithIndex.filter{case (_,ii) => dups.contains(ii) }
      val accum = duplicates.find(_._1.isAccum).getOrElse{throw new Exception(s"No accum found for accum write $lhs")}
      val v = src"${reg}_${accum._2}" // This is the output of the accumulator

      duplicates.filterNot(_._1.isAccum).foreach{case (dup,ii) =>
        val ports = portsOf(lhs, reg, ii)
        val dlay = if (accumsWithIIDlay.contains(reg)) {src"${reg}_II_dlay"} else "0" // Ultra hacky
        val manualReset = if (resettersOf(reg).nonEmpty) {s"| ${quote(reg)}_manual_reset"} else ""
        val latencyOfNode = getLatency(lhs, false)
        if (isStreamPipeChild(lhs)) 
          emit(src"""${swap(src"${reg}_$ii", Blank)}.connectEnqPort(Vec(List(${v}.r)), Vec(List(${parent}_last.D((${enableRetimeMatch(en,lhs)}+ ${latencyOfNode}).toInt, rr)))) // RegWriteAccum(stream pipe), symDelay($lhs) = ${symDelay(lhs)}, latency = ${latencyOfNode}""")
        else  
          emit(src"""${swap(src"${reg}_$ii", Blank)}.write($v, $en & ${DL(src"${swap(reg, Wren)} & ${DL(swap(parent, IIDone), dlay, true)}", src"(${enableRetimeMatch(en, lhs)} + $latencyOfNode).toInt", true)}, reset.toBool $manualReset, List($ports), ${reg}_initval.number, accumulating = ${isAccum(lhs)}) // RegWriteAccum, symDelay($lhs) = ${symDelay(lhs)}, latency = ${spatialConfig.target.latencyModel.latencyOf(lhs, false)}""")
      }

    case op @ RegWrite(reg,v,en) =>
      val fully_unrolled_accum = !writersOf(reg).exists{w => readersOf(reg).exists{ r => w.node.dependsOn(r.node) }}
      val manualReset = if (resettersOf(reg).nonEmpty) {s"| ${quote(reg)}_manual_reset"} else ""
      val parent = writersOf(reg).find{_.node == lhs}.get.ctrlNode
      if (isArgOut(reg) || isHostIO(reg)) {
        val id = argMapping(reg).argOutId
          emit(src"val ${lhs}_wId = getArgOutLane($id)")
          val pad  = 64 - op.bT.length
          val sgnExt = if (pad > 0) src"util.Cat(util.Fill($pad, $v.msb), $v.r)" else src"$v.r"
          emit(src"""${swap(reg, DataOptions)}(${lhs}_wId) := $sgnExt""")
          emit(src"""${swap(reg, EnOptions)}(${lhs}_wId) := $en & ${DL(swap(parent, DatapathEn), src"${enableRetimeMatch(en, lhs)}.toInt")}""")
      }
      else reduceType(lhs) match {
        case Some(fps: ReduceFunction) => // is an accumulator
          // Make sure this was not stripped of its accumulation from full unroll
          if (fully_unrolled_accum) {
            emitGlobalWireMap(src"""${reg}_wren""", "Wire(Bool())");emit(src"${swap(reg, Wren)} := ${swap(parentOf(lhs).get, DatapathEn)}")
            emitGlobalWireMap(src"""${reg}_resetter""", "Wire(Bool())");emit(src"""${swap(reg, Resetter)} := ${DL(swap(parentOf(lhs).get, RstEn), src"${enableRetimeMatch(en, lhs)}.toInt", true)} // Delay was added on 12/5/2017, not sure why it wasn't there before""")
          }
          emitGlobalWireMap(src"""${lhs}""", src"""Wire(${newWire(reg.tp.typeArguments.head)})""")
          duplicatesOf(reg).zipWithIndex.foreach { case (dup, ii) =>
            fps match {
              case FixPtSum =>
                if (dup.isAccum) {
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.io.input.next := ${v}.number""")
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.io.input.enable := ${DL(swap(reg, Wren), src"${enableRetimeMatch(en, lhs)}.toInt", true)}""")
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.io.input.init := ${reg}_initval.number""")
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.io.input.reset := reset.toBool | ${DL(src"${swap(reg, Resetter)} ${manualReset}", src"${enableRetimeMatch(en, lhs)}.toInt", true)}""")
                  emit(src"""${lhs} := ${swap(src"${reg}_${ii}", Blank)}.io.output""")
                }
                else {
                  val data_string = if (fully_unrolled_accum) src"$v" else src"$lhs"
                  if (isStreamPipeChild(lhs)) {
                    val latencyOfNode = getLatency(lhs, false)
                    emit(src"""${swap(src"${reg}_$ii", Blank)}.connectEnqPort(Vec(List(${data_string}.r)), Vec(List(${parent}_last.D((${enableRetimeMatch(en,lhs)}+ ${latencyOfNode}).toInt, rr)))) // RegWrite(stream pipe), FixPtSum """)
                  } else {
                    val ports = portsOf(lhs, reg, ii) // Port only makes sense if it is not the accumulating duplicate
                    emit(src"""${swap(src"${reg}_${ii}", Blank)}.write(${data_string}, $en & ${DL(src"${swap(reg, Wren)} & ${swap(parent, IIDone)}", src"${enableRetimeMatch(en, lhs)}.toInt+1", true)}, reset.toBool ${manualReset}, List($ports), ${reg}_initval.number, accumulating = ${isAccum(lhs)}) // RegWrite, FixPtSum""")
                  }
                }
              case _ =>
                val ports = portsOf(lhs, reg, ii) // Port only makes sense if it is not the accumulating duplicate
                val dlay = if (accumsWithIIDlay.contains(reg)) {src"${reg}_II_dlay"} else "0" // Ultra hacky
                if (dup.isAccum) {
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.write($v, $en & ${DL(src"${swap(reg, Wren)} & ${DL(swap(parent, IIDone), dlay, true)}", src"${enableRetimeMatch(en, lhs)}.toInt", true)}, reset.toBool | ${DL(swap(reg, Resetter), src"${enableRetimeMatch(en, lhs)}.toInt", true)} ${manualReset}, List($ports), ${reg}_initval.number, accumulating = ${isAccum(lhs)}) // RegWrite, other, dup.isAccum""" )
                } else {
                  emit(src"""${swap(src"${reg}_${ii}", Blank)}.write($v, $en & ${DL(src"${swap(reg, Wren)} & ${DL(swap(parent, IIDone), dlay, true)}", src"${enableRetimeMatch(en, lhs)}.toInt", true)}, reset.toBool ${manualReset}, List($ports), ${reg}_initval.number, accumulating = ${isAccum(lhs)}) // RegWrite, dup""")
                }
            }
          }
        case _ => // Not an accum
          duplicatesOf(reg).zipWithIndex.foreach { case (dup, ii) =>
            val ports = portsOf(lhs, reg, ii) // Port only makes sense if it is not the accumulating duplicate
            emit(src"""${swap(src"${reg}_${ii}", Blank)}.write($v, $en & ${DL(src"${swap(parent, DatapathEn)} & ${swap(parent, IIDone)}", src"${enableRetimeMatch(en, lhs)}.toInt", true)}, reset.toBool ${manualReset}, List($ports), ${reg}_initval.number, accumulating = ${isAccum(lhs)}) // RegWrite, not an accum""")
          }
      }


    case _ => super.emitNode(lhs, rhs)
  }

  override protected def emitFileFooter() {
    withStream(getStream("BufferControlCxns")) {
      nbufs.foreach{ case (mem, i) =>
        val info = bufferControlInfo(mem, i)
        info.zipWithIndex.foreach{ case (inf, port) =>
          emit(src"""${swap(src"${mem}_${i}", Blank)}.connectStageCtrl(${DL(swap(quote(inf._1), Done), 1, true)}, ${swap(quote(inf._1), BaseEn)}, List(${port})) ${inf._2}""")
        }
      }
    }

    withStream(getStream("Instantiator")) {
      emit("")
      emit("// Scalars")
      emit(s"val numArgIns_reg = ${argIns.length}")
      emit(s"val numArgOuts_reg = ${argOuts.length}")
      emit(s"val numArgIOs_reg = ${argIOs.length}")
      // emit(src"val argIns = Input(Vec(numArgIns, UInt(w.W)))")
      // emit(src"val argOuts = Vec(numArgOuts, Decoupled((UInt(w.W))))")
      argIns.zipWithIndex.foreach { case(p,i) =>
        emit(s"""//${quote(p)} = argIns($i) ( ${p.name.getOrElse("")} )""")
      }
      argOuts.zipWithIndex.foreach { case(p,i) =>
        emit(s"""//${quote(p)} = argOuts($i) ( ${p.name.getOrElse("")} )""")
      // argOutsByName = argOutsByName :+ s"${quote(p)}"
      }
      argIOs.zipWithIndex.foreach { case(p,i) =>
        emit(s"""//${quote(p)} = argIOs($i) ( ${p.name.getOrElse("")} )""")
      // argOutsByName = argOutsByName :+ s"${quote(p)}"
      }
      emit(s"val io_argOutLoopbacksMap: scala.collection.immutable.Map[Int,Int] = ${argOutLoopbacks}")
    }

    withStream(getStream("IOModule")) {
      emit("// Scalars")
      emit(s"val io_numArgIns_reg = ${argIns.length}")
      emit(s"val io_numArgOuts_reg = ${argOuts.length}")
      emit(s"val io_numArgIOs_reg = ${argIOs.length}")
      emit(s"val io_argOutLoopbacksMap: scala.collection.immutable.Map[Int,Int] = ${argOutLoopbacks}")

      // emit("// ArgOut muxes")
      // argOuts.foreach{ a => 
      //   if (writersOf(a).length == 1) {
      //     emit(src"val ${a}_data_options = Wire(UInt(64.W))")
      //     emit(src"val ${a}_en_options = Wire(Bool())")
      //   } else {
      //     emit(src"val ${a}_data_options = Wire(Vec(${writersOf(a).length}, UInt(64.W)))")
      //     emit(src"val ${a}_en_options = Wire(Vec(${writersOf(a).length}, Bool()))")
      //   }
      // }
      // argIOs.foreach{ a => 
      //   if (writersOf(a).length == 1) {
      //     emit(src"val ${a}_data_options = Wire(UInt(64.W))")
      //     emit(src"val ${a}_en_options = Wire(Bool())")
      //   } else {
      //     emit(src"val ${a}_data_options = Wire(Vec(${writersOf(a).length}, UInt(64.W)))")
      //     emit(src"val ${a}_en_options = Wire(Vec(${writersOf(a).length}, Bool()))")
      //   }
      // }
    }

    super.emitFileFooter()
  }
}
