/* bench 17783.2.0 8d1564acdedf */
/* bench 17783.2.1 829658630305 */
/* bench 17783.2.2 13c3fc7dc268 */
/* bench 17783.2.3 5135e9efe7ec */
/* bench 17783.2.4 9ace14978200 */
/* bench 17783.2.5 2bd86f65924d */
/* bench 19134.2.0 ae8e6a7d9203 */
/* bench 19134.2.1 25b11b73cced */
/* bench 19134.2.2 7247752d1bbc */
/* bench 19134.2.3 2a6713912775 */

struct nvkm_pmu {
	const struct nvkm_pmu_func *func;
	struct nvkm_subdev subdev;
	struct nvkm_falcon falcon;

	struct nvkm_falcon_qmgr *qmgr;
	struct nvkm_falcon_cmdq *hpq;
/* bench 15187.1.0 e3f6ad0bf7a1 */
/* bench 15187.1.1 8f21940d14f0 */
/* bench 15187.1.2 19ae79b7d0ed */
/* bench 15187.1.3 3429b075bde1 */
	struct nvkm_falcon_msgq *msgq;
	bool initmsg_received;

	struct completion wpr_ready;

	struct {
		struct mutex mutex;
		u32 base;
		u32 size;
	} send;

	struct {
		u32 base;
		u32 size;

		struct work_struct work;
		wait_queue_head_t wait;
		u32 process;
		u32 message;
		u32 data[2];
	} recv;
};

/* bench 22696.1.0 77f29a9776e3 */
/* bench 22696.1.1 f4e651c9b23e */
/* bench 22696.1.2 b80f202d8973 */
/* bench 22696.1.3 b904350f5c1f */
/* bench 22696.1.4 a16b16f8543b */
/* bench 22696.1.5 f83c97ed3a09 */
/* bench 22696.1.6 2ccf34cd8b11 */
/* bench 22696.1.7 82c78cf2a05c */
/* bench 22696.1.8 4f54d33b558d */
/* bench 22696.1.9 aa36231682d9 */
int nvkm_pmu_send(struct nvkm_pmu *, u32 reply[2], u32 process,
		  u32 message, u32 data0, u32 data1);
void nvkm_pmu_pgob(struct nvkm_pmu *, bool enable);
bool nvkm_pmu_fan_controlled(struct nvkm_device *);

int gt215_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gf100_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gf119_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gk104_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gk110_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gk208_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gk20a_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gm107_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gm200_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gm20b_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gp102_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);
int gp10b_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);

/* interface to MEMX process running on PMU */
struct nvkm_memx;
int  nvkm_memx_init(struct nvkm_pmu *, struct nvkm_memx **);
int  nvkm_memx_fini(struct nvkm_memx **, bool exec);
void nvkm_memx_wr32(struct nvkm_memx *, u32 addr, u32 data);
void nvkm_memx_wait(struct nvkm_memx *, u32 addr, u32 mask, u32 data, u32 nsec);
void nvkm_memx_nsec(struct nvkm_memx *, u32 nsec);
void nvkm_memx_wait_vblank(struct nvkm_memx *);
void nvkm_memx_train(struct nvkm_memx *);
int  nvkm_memx_train_result(struct nvkm_pmu *, u32 *, int);
void nvkm_memx_block(struct nvkm_memx *);
void nvkm_memx_unblock(struct nvkm_memx *);
#endif
