Summary
Top-level Name,clk_buf_primitive_inst

Clocks
Enabled,,\clock_input,I/O,inf

Fabric Logic Element
,0,,,
Enabled3,,1,\clock_input,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clock_input,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clock_input
Enabled,\clock_output,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clock_input
