<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › sgi-ip22 › ip28-berr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ip28-berr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ip28-berr.c: Bus error handling.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002, 2003 Ladislav Michl (ladis@linux-mips.org)</span>
<span class="cm"> * Copyright (C) 2005 Peter Fuerst (pf@net.alphadv.de) - IP28</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/branch.h&gt;</span>
<span class="cp">#include &lt;asm/irq_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sgi/mc.h&gt;</span>
<span class="cp">#include &lt;asm/sgi/hpc3.h&gt;</span>
<span class="cp">#include &lt;asm/sgi/ioc.h&gt;</span>
<span class="cp">#include &lt;asm/sgi/ip22.h&gt;</span>
<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count_be_is_fixup</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count_be_handler</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count_be_interrupt</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">debug_be_interrupt</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu_err_stat</span><span class="p">;</span>	<span class="cm">/* Status reg for CPU */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio_err_stat</span><span class="p">;</span>	<span class="cm">/* Status reg for GIO */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu_err_addr</span><span class="p">;</span>	<span class="cm">/* Error address reg for CPU */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio_err_addr</span><span class="p">;</span>	<span class="cm">/* Error address reg for GIO */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">extio_stat</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hpc3_berr_stat</span><span class="p">;</span>	<span class="cm">/* Bus error interrupt status */</span>

<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cbp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ndptr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="n">pbdma</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="n">scsi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="n">ethrx</span><span class="p">,</span> <span class="n">ethtx</span><span class="p">;</span>
<span class="p">}</span> <span class="n">hpc3</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">err_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">lo</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">hi</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tags</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">tagd</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">2</span><span class="p">],</span> <span class="n">tagi</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span> <span class="cm">/* Way 0/1 */</span>
<span class="p">}</span> <span class="n">cache_tags</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_cache_tags</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">busaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">CAC_BASE</span> <span class="o">|</span> <span class="n">busaddr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Starting with a bus-address, save secondary cache (indexed by</span>
<span class="cm">	 * PA[23..18:7..6]) tags first.</span>
<span class="cm">	 */</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1L</span><span class="p">;</span>
<span class="cp">#define tag cache_tags.tags[0]</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_S</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:18], VA[13:12] */</span>
	<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_S</span><span class="p">,</span> <span class="n">addr</span> <span class="o">|</span> <span class="mi">1L</span><span class="p">);</span>
	<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:18], VA[13:12] */</span>
	<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
<span class="cp">#undef tag</span>

	<span class="cm">/*</span>
<span class="cm">	 * Save all primary data cache (indexed by VA[13:5]) tags which</span>
<span class="cm">	 * might fit to this bus-address, knowing that VA[11:0] == PA[11:0].</span>
<span class="cm">	 * Saving all tags and evaluating them later is easier and safer</span>
<span class="cm">	 * than relying on VA[13:12] from the secondary cache tags to pick</span>
<span class="cm">	 * matching primary tags here already.</span>
<span class="cm">	 */</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0xffL</span> <span class="o">&lt;&lt;</span> <span class="mi">56</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#define tag cache_tags.tagd[i]</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_D</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:12] */</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_D</span><span class="p">,</span> <span class="n">addr</span> <span class="o">|</span> <span class="mi">1L</span><span class="p">);</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:12] */</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
	<span class="p">}</span>
<span class="cp">#undef tag</span>

	<span class="cm">/*</span>
<span class="cm">	 * Save primary instruction cache (indexed by VA[13:6]) tags</span>
<span class="cm">	 * the same way.</span>
<span class="cm">	 */</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0xffL</span> <span class="o">&lt;&lt;</span> <span class="mi">56</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#define tag cache_tags.tagi[i]</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_I</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:12] */</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_I</span><span class="p">,</span> <span class="n">addr</span> <span class="o">|</span> <span class="mi">1L</span><span class="p">);</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span> <span class="o">=</span> <span class="n">read_c0_taglo</span><span class="p">();</span>	<span class="cm">/* PA[35:12] */</span>
		<span class="n">tag</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span> <span class="o">=</span> <span class="n">read_c0_taghi</span><span class="p">();</span>	<span class="cm">/* PA[39:36] */</span>
	<span class="p">}</span>
<span class="cp">#undef tag</span>
<span class="p">}</span>

<span class="cp">#define GIO_ERRMASK	0xff00</span>
<span class="cp">#define CPU_ERRMASK	0x3f00</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">save_and_clear_buserr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* save status registers */</span>
	<span class="n">cpu_err_addr</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cerr</span><span class="p">;</span>
	<span class="n">cpu_err_stat</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cstat</span><span class="p">;</span>
	<span class="n">gio_err_addr</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gerr</span><span class="p">;</span>
	<span class="n">gio_err_stat</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gstat</span><span class="p">;</span>
	<span class="n">extio_stat</span> <span class="o">=</span> <span class="n">sgioc</span><span class="o">-&gt;</span><span class="n">extio</span><span class="p">;</span>
	<span class="n">hpc3_berr_stat</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">bestat</span><span class="p">;</span>

	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr</span>  <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan0</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">ctrl</span>  <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan0</span><span class="p">.</span><span class="n">ctrl</span><span class="p">;</span> <span class="cm">/* HPC3_SCTRL_ACTIVE ? */</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cbp</span>   <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan0</span><span class="p">.</span><span class="n">cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">ndptr</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan0</span><span class="p">.</span><span class="n">ndptr</span><span class="p">;</span>

	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">addr</span>  <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan1</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">ctrl</span>  <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan1</span><span class="p">.</span><span class="n">ctrl</span><span class="p">;</span> <span class="cm">/* HPC3_SCTRL_ACTIVE ? */</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cbp</span>   <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan1</span><span class="p">.</span><span class="n">cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">scsi</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">ndptr</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">scsi_chan1</span><span class="p">.</span><span class="n">ndptr</span><span class="p">;</span>

	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethrx</span><span class="p">.</span><span class="n">addr</span>  <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">rx_cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethrx</span><span class="p">.</span><span class="n">ctrl</span>  <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">rx_ctrl</span><span class="p">;</span> <span class="cm">/* HPC3_ERXCTRL_ACTIVE ? */</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethrx</span><span class="p">.</span><span class="n">cbp</span>   <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">rx_cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethrx</span><span class="p">.</span><span class="n">ndptr</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">rx_ndptr</span><span class="p">;</span>

	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethtx</span><span class="p">.</span><span class="n">addr</span>  <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">tx_cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethtx</span><span class="p">.</span><span class="n">ctrl</span>  <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">tx_ctrl</span><span class="p">;</span> <span class="cm">/* HPC3_ETXCTRL_ACTIVE ? */</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethtx</span><span class="p">.</span><span class="n">cbp</span>   <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">tx_cbptr</span><span class="p">;</span>
	<span class="n">hpc3</span><span class="p">.</span><span class="n">ethtx</span><span class="p">.</span><span class="n">ndptr</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">ethregs</span><span class="p">.</span><span class="n">tx_ndptr</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* HPC3_PDMACTRL_ISACT ? */</span>
		<span class="n">hpc3</span><span class="p">.</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span>  <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">hpc3</span><span class="p">.</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ctrl</span>  <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pbdma_ctrl</span><span class="p">;</span>
		<span class="n">hpc3</span><span class="p">.</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cbp</span>   <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pbdma_bptr</span><span class="p">;</span>
		<span class="n">hpc3</span><span class="p">.</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ndptr</span> <span class="o">=</span> <span class="n">hpc3c0</span><span class="o">-&gt;</span><span class="n">pbdma</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pbdma_dptr</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">gio_err_addr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">cpu_err_addr</span><span class="p">;</span>
	<span class="n">save_cache_tags</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

	<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cstat</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gstat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_cache_tags</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">scb</span><span class="p">,</span> <span class="n">scw</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Cache tags @ %08x:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span><span class="p">);</span>

	<span class="cm">/* PA[31:12] shifted to PTag0 (PA[35:12]) format */</span>
	<span class="n">scw</span> <span class="o">=</span> <span class="p">(</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0fffff00</span><span class="p">;</span>

	<span class="n">scb</span> <span class="o">=</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* for each possible VA[13:12] value */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0fffff00</span><span class="p">)</span> <span class="o">!=</span> <span class="n">scw</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0fffff00</span><span class="p">)</span> <span class="o">!=</span> <span class="n">scw</span><span class="p">)</span>
		    <span class="k">continue</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;D: 0: %08x %08x, 1: %08x %08x  (VA[13:5]  %04x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
			<span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tagd</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
			<span class="n">scb</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span><span class="o">*</span><span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">scb</span> <span class="o">=</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* for each possible VA[13:12] value */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0fffff00</span><span class="p">)</span> <span class="o">!=</span> <span class="n">scw</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0fffff00</span><span class="p">)</span> <span class="o">!=</span> <span class="n">scw</span><span class="p">)</span>
		    <span class="k">continue</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;I: 0: %08x %08x, 1: %08x %08x  (VA[13:6]  %04x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
			<span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tagi</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
			<span class="n">scb</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span><span class="o">*</span><span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>
	<span class="n">scb</span> <span class="o">=</span> <span class="n">i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">?</span> <span class="mi">7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>      <span class="cm">/* scblksize = 2^[7..6] */</span>
	<span class="n">scw</span> <span class="o">=</span> <span class="p">((</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">19</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* scwaysize = 2^[24..19] / 2 */</span>

	<span class="n">i</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">scw</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">scb</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;S: 0: %08x %08x, 1: %08x %08x  (PA[%u:%u] %05x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cache_tags</span><span class="p">.</span><span class="n">tags</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tags</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
		<span class="n">cache_tags</span><span class="p">.</span><span class="n">tags</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">hi</span><span class="p">,</span> <span class="n">cache_tags</span><span class="p">.</span><span class="n">tags</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">].</span><span class="n">lo</span><span class="p">,</span>
		<span class="n">scw</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">scb</span><span class="p">,</span> <span class="n">i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">cache_tags</span><span class="p">.</span><span class="n">err_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">cause_excode_text</span><span class="p">(</span><span class="kt">int</span> <span class="n">cause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">txt</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span>
	<span class="p">{</span>	<span class="s">&quot;Interrupt&quot;</span><span class="p">,</span>
		<span class="s">&quot;TLB modification&quot;</span><span class="p">,</span>
		<span class="s">&quot;TLB (load or instruction fetch)&quot;</span><span class="p">,</span>
		<span class="s">&quot;TLB (store)&quot;</span><span class="p">,</span>
		<span class="s">&quot;Address error (load or instruction fetch)&quot;</span><span class="p">,</span>
		<span class="s">&quot;Address error (store)&quot;</span><span class="p">,</span>
		<span class="s">&quot;Bus error (instruction fetch)&quot;</span><span class="p">,</span>
		<span class="s">&quot;Bus error (data: load or store)&quot;</span><span class="p">,</span>
		<span class="s">&quot;Syscall&quot;</span><span class="p">,</span>
		<span class="s">&quot;Breakpoint&quot;</span><span class="p">,</span>
		<span class="s">&quot;Reserved instruction&quot;</span><span class="p">,</span>
		<span class="s">&quot;Coprocessor unusable&quot;</span><span class="p">,</span>
		<span class="s">&quot;Arithmetic Overflow&quot;</span><span class="p">,</span>
		<span class="s">&quot;Trap&quot;</span><span class="p">,</span>
		<span class="s">&quot;14&quot;</span><span class="p">,</span>
		<span class="s">&quot;Floating-Point&quot;</span><span class="p">,</span>
		<span class="s">&quot;16&quot;</span><span class="p">,</span> <span class="s">&quot;17&quot;</span><span class="p">,</span> <span class="s">&quot;18&quot;</span><span class="p">,</span> <span class="s">&quot;19&quot;</span><span class="p">,</span> <span class="s">&quot;20&quot;</span><span class="p">,</span> <span class="s">&quot;21&quot;</span><span class="p">,</span> <span class="s">&quot;22&quot;</span><span class="p">,</span>
		<span class="s">&quot;Watch Hi/Lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;24&quot;</span><span class="p">,</span> <span class="s">&quot;25&quot;</span><span class="p">,</span> <span class="s">&quot;26&quot;</span><span class="p">,</span> <span class="s">&quot;27&quot;</span><span class="p">,</span> <span class="s">&quot;28&quot;</span><span class="p">,</span> <span class="s">&quot;29&quot;</span><span class="p">,</span> <span class="s">&quot;30&quot;</span><span class="p">,</span> <span class="s">&quot;31&quot;</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">return</span> <span class="n">txt</span><span class="p">[(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="mh">0x7c</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_buserr</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">field</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">error</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">extio_stat</span> <span class="o">&amp;</span> <span class="n">EXTIO_MC_BUSERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;MC Bus Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">error</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">extio_stat</span> <span class="o">&amp;</span> <span class="n">EXTIO_HPC3_BUSERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;HPC3 Bus Error 0x%x:&lt;id=0x%x,%s,lane=0x%x&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">hpc3_berr_stat</span><span class="p">,</span>
			<span class="p">(</span><span class="n">hpc3_berr_stat</span> <span class="o">&amp;</span> <span class="n">HPC3_BESTAT_PIDMASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
					  <span class="n">HPC3_BESTAT_PIDSHIFT</span><span class="p">,</span>
			<span class="p">(</span><span class="n">hpc3_berr_stat</span> <span class="o">&amp;</span> <span class="n">HPC3_BESTAT_CTYPE</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;PIO&quot;</span> <span class="o">:</span> <span class="s">&quot;DMA&quot;</span><span class="p">,</span>
			<span class="n">hpc3_berr_stat</span> <span class="o">&amp;</span> <span class="n">HPC3_BESTAT_BLMASK</span><span class="p">);</span>
		<span class="n">error</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">extio_stat</span> <span class="o">&amp;</span> <span class="n">EXTIO_EISA_BUSERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;EISA Bus Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">error</span> <span class="o">|=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CPU error 0x%x&lt;%s%s%s%s%s%s&gt; @ 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_RD</span> <span class="o">?</span> <span class="s">&quot;RD &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_PAR</span> <span class="o">?</span> <span class="s">&quot;PAR &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_ADDR</span> <span class="o">?</span> <span class="s">&quot;ADDR &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_SYSAD_PAR</span> <span class="o">?</span> <span class="s">&quot;SYSAD &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_SYSCMD_PAR</span> <span class="o">?</span> <span class="s">&quot;SYSCMD &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_CSTAT_BAD_DATA</span> <span class="o">?</span> <span class="s">&quot;BAD_DATA &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">cpu_err_addr</span><span class="p">);</span>
		<span class="n">error</span> <span class="o">|=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">GIO_ERRMASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;GIO error 0x%x:&lt;%s%s%s%s%s%s%s%s&gt; @ 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_RD</span> <span class="o">?</span> <span class="s">&quot;RD &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_WR</span> <span class="o">?</span> <span class="s">&quot;WR &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_TIME</span> <span class="o">?</span> <span class="s">&quot;TIME &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_PROM</span> <span class="o">?</span> <span class="s">&quot;PROM &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_ADDR</span> <span class="o">?</span> <span class="s">&quot;ADDR &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_BC</span> <span class="o">?</span> <span class="s">&quot;BC &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_PIO_RD</span> <span class="o">?</span> <span class="s">&quot;PIO_RD &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">SGIMC_GSTAT_PIO_WR</span> <span class="o">?</span> <span class="s">&quot;PIO_WR &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">gio_err_addr</span><span class="p">);</span>
		<span class="n">error</span> <span class="o">|=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">error</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;MC: Hmm, didn&#39;t find any error condition.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CP0: config %08x,  &quot;</span>
			<span class="s">&quot;MC: cpuctrl0/1: %08x/%05x, giopar: %04x</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;MC: cpu/gio_memacc: %08x/%05x, memcfg0/1: %08x/%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">read_c0_config</span><span class="p">(),</span>
			<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cpuctrl0</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cpuctrl0</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">giopar</span><span class="p">,</span>
			<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">cmacc</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gmacc</span><span class="p">,</span>
			<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">mconfig0</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">mconfig1</span><span class="p">);</span>
		<span class="n">print_cache_tags</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ALERT</span> <span class="s">&quot;%s, epc == %0*lx, ra == %0*lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">cause_excode_text</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_cause</span><span class="p">),</span>
	       <span class="n">field</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_epc</span><span class="p">,</span> <span class="n">field</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">31</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check, whether MC&#39;s (virtual) DMA address caused the bus error.</span>
<span class="cm"> * See &quot;Virtual DMA Specification&quot;, Draft 1.5, Feb 13 1992, SGI</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">addr_is_ram</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">sz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">boot_mem_map</span><span class="p">.</span><span class="n">nr_map</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span> <span class="o">=</span> <span class="n">boot_mem_map</span><span class="p">.</span><span class="n">map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">addr</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span><span class="o">+</span><span class="n">sz</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="o">+</span><span class="n">boot_mem_map</span><span class="p">.</span><span class="n">map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_microtlb</span><span class="p">(</span><span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">lo</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This is likely rather similar to correct code ;-) */</span>

	<span class="n">vaddr</span> <span class="o">&amp;=</span> <span class="mh">0x7fffffff</span><span class="p">;</span> <span class="cm">/* Doc. states that top bit is ignored */</span>

	<span class="cm">/* If tlb-entry is valid and VPN-high (bits [30:21] ?) matches... */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">&gt;&gt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">==</span> <span class="p">((</span><span class="n">hi</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">ctl</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dma_ctrl</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pgsz</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="mi">14</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span> <span class="cm">/* 16k:4k */</span>
			<span class="cm">/* PTEIndex is VPN-low (bits [22:14]/[20:12] ?) */</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span> <span class="cm">/* PTEBase */</span>
			<span class="n">pte</span> <span class="o">+=</span> <span class="mi">8</span><span class="o">*</span><span class="p">((</span><span class="n">vaddr</span> <span class="o">&gt;&gt;</span> <span class="n">pgsz</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">addr_is_ram</span><span class="p">(</span><span class="n">pte</span><span class="p">,</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/*</span>
<span class="cm">				 * Note: Since DMA hardware does look up</span>
<span class="cm">				 * translation on its own, this PTE *must*</span>
<span class="cm">				 * match the TLB/EntryLo-register format !</span>
<span class="cm">				 */</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">a</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span>
						<span class="n">PHYS_TO_XKSEG_UNCACHED</span><span class="p">(</span><span class="n">pte</span><span class="p">);</span>
				<span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">a</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="cm">/* PFN */</span>
				<span class="n">a</span> <span class="o">+=</span> <span class="n">vaddr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pgsz</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
				<span class="k">return</span> <span class="p">(</span><span class="n">cpu_err_addr</span> <span class="o">==</span> <span class="n">a</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_vdma_memaddr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">a</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">maddronly</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dma_ctrl</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">))</span> <span class="cm">/* Xlate-bit clear ? */</span>
			<span class="k">return</span> <span class="p">(</span><span class="n">cpu_err_addr</span> <span class="o">==</span> <span class="n">a</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">check_microtlb</span><span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_hi0</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_lo0</span><span class="p">,</span> <span class="n">a</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">check_microtlb</span><span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_hi1</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_lo1</span><span class="p">,</span> <span class="n">a</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">check_microtlb</span><span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_hi2</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_lo2</span><span class="p">,</span> <span class="n">a</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">check_microtlb</span><span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_hi3</span><span class="p">,</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">dtlb_lo3</span><span class="p">,</span> <span class="n">a</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_vdma_gioaddr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">GIO_ERRMASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">a</span> <span class="o">=</span> <span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gio_dma_trans</span><span class="p">;</span>
		<span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gmaddronly</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">a</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gio_dma_sbits</span> <span class="o">&amp;</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">gio_err_addr</span> <span class="o">==</span> <span class="n">a</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * MC sends an interrupt whenever bus or parity errors occur. In addition,</span>
<span class="cm"> * if the error happened during a CPU read, it also asserts the bus error</span>
<span class="cm"> * pin on the R4K. Code in bus error handler save the MC bus error registers</span>
<span class="cm"> * and then clear the interrupt when this happens.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ip28_be_interrupt</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">save_and_clear_buserr</span><span class="p">();</span>
	<span class="cm">/*</span>
<span class="cm">	 * Try to find out, whether we got here by a mispredicted speculative</span>
<span class="cm">	 * load/store operation.  If so, it&#39;s not fatal, we can go on.</span>
<span class="cm">	 */</span>
	<span class="cm">/* Any cause other than &quot;Interrupt&quot; (ExcCode 0) is fatal. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_EXCCODE</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>

	<span class="cm">/* Any cause other than &quot;Bus error interrupt&quot; (IP6) is weird. */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cp0_cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP6</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CAUSEF_IP6</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">extio_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">EXTIO_HPC3_BUSERR</span> <span class="o">|</span> <span class="n">EXTIO_EISA_BUSERR</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>

	<span class="cm">/* Any state other than &quot;Memory bus error&quot; is fatal. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SGIMC_CSTAT_ADDR</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>

	<span class="cm">/* GIO errors other than timeouts are fatal */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">GIO_ERRMASK</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SGIMC_GSTAT_TIME</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now we have an asynchronous bus error, speculatively or DMA caused.</span>
<span class="cm">	 * Need to search all DMA descriptors for the error address.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hpc3</span><span class="p">)</span><span class="o">/</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">hpc3_stat</span><span class="p">);</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="o">*</span><span class="n">hp</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cpu_err_stat</span> <span class="o">&amp;</span> <span class="n">CPU_ERRMASK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">cpu_err_addr</span> <span class="o">==</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">ndptr</span> <span class="o">||</span> <span class="n">cpu_err_addr</span> <span class="o">==</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">cbp</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">gio_err_stat</span> <span class="o">&amp;</span> <span class="n">GIO_ERRMASK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">gio_err_addr</span> <span class="o">==</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">ndptr</span> <span class="o">||</span> <span class="n">gio_err_addr</span> <span class="o">==</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">cbp</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hpc3</span><span class="p">)</span><span class="o">/</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">hpc3_stat</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="o">*</span><span class="n">hp</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">hpc3_stat</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hpc3</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;at DMA addresses: HPC3 @ %08lx:&quot;</span>
		       <span class="s">&quot; ctl %08x, ndp %08x, cbp %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">CPHYSADDR</span><span class="p">(</span><span class="n">hp</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">),</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">ndptr</span><span class="p">,</span> <span class="n">hp</span><span class="o">-&gt;</span><span class="n">cbp</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Check MC&#39;s virtual DMA stuff. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_vdma_memaddr</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;at GIO DMA: mem address 0x%08x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">maddronly</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_vdma_gioaddr</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;at GIO DMA: gio address 0x%08x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">sgimc</span><span class="o">-&gt;</span><span class="n">gmaddronly</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">mips_be_fatal</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* A speculative bus error... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">debug_be_interrupt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">print_buserr</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;discarded!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">MIPS_BE_DISCARD</span><span class="p">;</span>

<span class="nl">mips_be_fatal:</span>
	<span class="n">print_buserr</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">MIPS_BE_FATAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ip22_be_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">get_irq_regs</span><span class="p">();</span>

	<span class="n">count_be_interrupt</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ip28_be_interrupt</span><span class="p">(</span><span class="n">regs</span><span class="p">)</span> <span class="o">!=</span> <span class="n">MIPS_BE_DISCARD</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Assume it would be too dangerous to continue ... */</span>
		<span class="n">die_if_kernel</span><span class="p">(</span><span class="s">&quot;Oops&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGBUS</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">debug_be_interrupt</span><span class="p">)</span>
		<span class="n">show_regs</span><span class="p">((</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ip28_be_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_fixup</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We arrive here only in the unusual case of do_be() invocation,</span>
<span class="cm">	 * i.e. by a bus error exception without a bus error interrupt.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_fixup</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">count_be_is_fixup</span><span class="o">++</span><span class="p">;</span>
		<span class="n">save_and_clear_buserr</span><span class="p">();</span>
		<span class="k">return</span> <span class="n">MIPS_BE_FIXUP</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">count_be_handler</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ip28_be_interrupt</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">ip22_be_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">board_be_handler</span> <span class="o">=</span> <span class="n">ip28_be_handler</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ip28_show_be_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;IP28 be fixups</span><span class="se">\t\t</span><span class="s">: %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count_be_is_fixup</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;IP28 be interrupts</span><span class="se">\t</span><span class="s">: %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count_be_interrupt</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;IP28 be handler</span><span class="se">\t\t</span><span class="s">: %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count_be_handler</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">debug_be_setup</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">debug_be_interrupt</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;ip28_debug_be&quot;</span><span class="p">,</span> <span class="n">debug_be_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
