# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/core/decode.sv
# Loading project UETRV_PCore
# Compile of reg_file.sv failed with 9 errors.
# Compile of reg_file.sv was successful.
# Compile of decode.sv failed with 11 errors.
# Compile of decode.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv failed with 1 errors.
# Compile of fetch.sv was successful.
# Compile of imem.sv failed with 1 errors.
# Compile of imem.sv failed with 1 errors.
# Compile of imem.sv was successful.
# Compile of fetch.sv was successful.
# Compile of imem.sv was successful.
# Compile of imem.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of reg_file_tb.sv failed with 7 errors.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of imem.sv was successful.
# 5 compiles, 1 failed with 7 errors.
# Compile of reg_file.sv was successful.
# Compile of reg_file_tb.sv failed with 7 errors.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of imem.sv was successful.
# 5 compiles, 1 failed with 7 errors.
# Compile of reg_file.sv was successful.
# Compile of reg_file_tb.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of imem.sv was successful.
# 5 compiles, 0 failed with no errors.
# reading C:/questasim64_2021.1/win64/../modelsim.ini
# Loading project UETRV_PCore
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 11 errors.
# Compile of fetch.sv failed with 8 errors.
# Compile of pipeline_top.sv failed with 9 errors.
# Compile of reg_file.sv failed with 9 errors.
# 5 compiles, 4 failed with 37 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 11 errors.
# Compile of fetch.sv failed with 8 errors.
# Compile of pipeline_top.sv failed with 9 errors.
# Compile of reg_file.sv failed with 9 errors.
# 5 compiles, 4 failed with 37 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# 5 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# 5 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of core_tb.sv was successful.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.core_tb -voptargs=+acc
# vsim -gui work.core_tb -voptargs="+acc" 
# Start time: 12:39:15 on Jun 05,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/tb/core_tb.sv(12): Module 'core' is not defined.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 12:39:17 on Jun 05,2022, Elapsed time: 0:00:02
# Errors: 3, Warnings: 32
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 12:40:14 on Jun 05,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
# ** Warning: (vsim-7) Failed to open readmem file "imem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/memory/imem.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/dut/imem_module
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 12:56:22 on Jun 05,2022, Elapsed time: 0:16:08
# Errors: 2, Warnings: 3
# Compile of imem.sv was successful.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 12:57:09 on Jun 05,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
# ** Warning: (vsim-7) Failed to open readmem file "imem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/memory/imem.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /core_tb/dut/imem_module
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 13:04:44 on Jun 05,2022, Elapsed time: 0:07:35
# Errors: 2, Warnings: 4
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 13:07:36 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 13:44:42 on Jun 05,2022, Elapsed time: 0:37:06
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 13:50:19 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 13:55:41 on Jun 05,2022, Elapsed time: 0:05:22
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 14:29:13 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 14:39:06 on Jun 05,2022, Elapsed time: 0:09:53
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Load canceled
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 14:39:51 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 14:43:13 on Jun 05,2022, Elapsed time: 0:03:22
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 14:47:18 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 14:56:26 on Jun 05,2022, Elapsed time: 0:09:08
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 15:01:43 on Jun 05,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 15:07:28 on Jun 05,2022, Elapsed time: 0:05:45
# Errors: 2, Warnings: 2
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 5 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 5 errors.
# Compile of decode.sv failed with 5 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 1 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of decode.sv failed with 1 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 3 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 3 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 7 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 7 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 4 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 4 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 4 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful with warnings.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 1 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv failed with 3 errors.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 1 failed with 3 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
# Compile of execute.sv failed with 1 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv failed with 2 errors.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 1 failed with 2 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.core_tb
# vsim -gui -voptargs="+acc" work.core_tb 
# Start time: 12:47:00 on Jun 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/core/pipeline/execute.sv(11): (vopt-13314) Defaulting port 'id2exu_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/core/pipeline/execute.sv(12): (vopt-13314) Defaulting port 'id2exu_ctrl_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/core/pipeline/pipeline_top.sv(71): (vopt-2685) [TFMPC] - Too few port connections for 'execute_module'.  Expected 5, found 4.
# ** Warning: D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/rtl/core/pipeline/pipeline_top.sv(71): (vopt-2718) [TFMPC] - Missing connection for port 'exe2mem_result_o'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_top(fast)
# Loading work.pipeline_top_sv_unit(fast)
# Loading work.pipeline_top(fast)
# Loading work.fetch(fast)
# Loading work.decode_sv_unit(fast)
# Loading work.decode(fast)
# Loading work.reg_file(fast)
# Loading work.execute_sv_unit(fast)
# Loading work.execute(fast)
# Loading work.imem(fast)
add wave -r /*
run
run
run
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/UET/Course_Materials/MPS_RISC-V/Docs/System_Verilog/UETRV_PCore/UETRV_PCore.mpf).  File can not be renamed.
# End time: 12:53:40 on Jun 06,2022, Elapsed time: 0:06:40
# Errors: 2, Warnings: 51
# Compile of decode.sv failed with 4 errors.
# Compile of imem.sv was successful.
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of core_top.sv was successful.
# Compile of core_tb.sv was successful.
# Compile of execute.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
