
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.2 Build EDK_P.28xd
# Fri Oct 19 13:21:47 2012
# Target Board:  xilinx.com zc702 Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT LEDs_4Bits_TRI_IO = LEDs_4Bits_TRI_IO, DIR = O, VEC = [3:0]
 PORT GPIO_SW_TRI_IO = GPIO_SW_TRI_IO, DIR = IO
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_S_AXI_HP0_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP0_HIGHADDR = 0x07ffffff
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_S_AXI_HP1_BASEADDR = 0x08000000
 PARAMETER C_S_AXI_HP1_HIGHADDR = 0x0fffffff
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_S_AXI_HP2_BASEADDR = 0x10000000
 PARAMETER C_S_AXI_HP2_HIGHADDR = 0x17ffffff
 PARAMETER C_USE_S_AXI_HP3 = 1
 PARAMETER C_S_AXI_HP3_BASEADDR = 0x18000000
 PARAMETER C_S_AXI_HP3_HIGHADDR = 0x1fffffff
 PARAMETER C_INTERCONNECT_S_AXI_HP1_MASTERS = bcl_glue_1.M_AXI
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = bcl_glue_2.M_AXI
 PARAMETER C_INTERCONNECT_S_AXI_HP3_MASTERS = bcl_glue_3.M_AXI
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = bcl_glue_0.M_AXI
 PARAMETER C_S_AXI_HP0_DATA_WIDTH = 64
 PARAMETER C_S_AXI_HP1_DATA_WIDTH = 64
 PARAMETER C_S_AXI_HP2_DATA_WIDTH = 64
 PARAMETER C_S_AXI_HP3_DATA_WIDTH = 64
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_HP1 = axi_interconnect_1
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_2
 BUS_INTERFACE S_AXI_HP3 = axi_interconnect_3
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT M_AXI_GP0_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
 PORT S_AXI_HP1_ARESETN = processing_system7_0_S_AXI_HP1_ARESETN
 PORT S_AXI_HP2_ARESETN = processing_system7_0_S_AXI_HP2_ARESETN
 PORT S_AXI_HP1_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP3_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP3_ARESETN = processing_system7_0_S_AXI_HP3_ARESETN
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
END

BEGIN bcl_glue
 PARAMETER INSTANCE = bcl_glue_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6f660000
 PARAMETER C_HIGHADDR = 0x6f66ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_3
 BUS_INTERFACE FSL = bcl_glue_3_FSL
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT m_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT timer = bcl_core_hw_timer
 PORT reset_timer = bcl_glue_3_reset_timer
 PORT hw_timer = bcl_core_hw_hw_timer
END

BEGIN bcl_glue
 PARAMETER INSTANCE = bcl_glue_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6f640000
 PARAMETER C_HIGHADDR = 0x6f64ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_2
 BUS_INTERFACE FSL = bcl_glue_2_FSL
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT m_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT timer = bcl_core_hw_timer
 PORT reset_timer = bcl_glue_2_reset_timer
 PORT hw_timer = bcl_core_hw_hw_timer
END

BEGIN bcl_glue
 PARAMETER INSTANCE = bcl_glue_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6f620000
 PARAMETER C_HIGHADDR = 0x6f62ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_1
 BUS_INTERFACE FSL = bcl_glue_1_FSL
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT m_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT timer = bcl_core_hw_timer
 PORT reset_timer = bcl_glue_1_reset_timer
 PORT hw_timer = bcl_core_hw_hw_timer
END

BEGIN bcl_glue
 PARAMETER INSTANCE = bcl_glue_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6f600000
 PARAMETER C_HIGHADDR = 0x6f60ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_0
 BUS_INTERFACE FSL = bcl_glue_0_FSL
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT m_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT timer = bcl_core_hw_timer
 PORT reset_timer = bcl_glue_0_reset_timer
 PORT hw_timer = bcl_core_hw_hw_timer
END

BEGIN bcl_core
 PARAMETER INSTANCE = bcl_core_hw
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE FSL_3 = bcl_glue_3_FSL
 BUS_INTERFACE FSL_2 = bcl_glue_2_FSL
 BUS_INTERFACE FSL_1 = bcl_glue_1_FSL
 BUS_INTERFACE FSL_0 = bcl_glue_0_FSL
 PORT CLK = processing_system7_0_FCLK_CLK0
 PORT RST_N = processing_system7_0_FCLK_RESET0_N
 PORT timer = bcl_core_hw_timer
 PORT reset_timer0 = bcl_glue_0_reset_timer
 PORT reset_timer1 = bcl_glue_1_reset_timer
 PORT reset_timer2 = bcl_glue_2_reset_timer
 PORT reset_timer3 = bcl_glue_3_reset_timer
 PORT hw_timer = bcl_core_hw_hw_timer
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP3_ARESETN
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP2_ARESETN
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP1_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_4Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO_O = LEDs_4Bits_TRI_IO
END

BEGIN axi_gpio
 PARAMETER INSTANCE = GPIO_SW
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41220000
 PARAMETER C_HIGHADDR = 0x4122ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = GPIO_SW_TRI_IO
END

