{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@101:111@HdlIdDef", "reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@97:107", "reg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@98:108", "reg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@103:113", "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\nwire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\nwire up_tlf_valid;\nwire up_tlf_rd;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@96:106", "\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@99:109", "reg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@100:110", "\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\nreg up_dma_enable_tlen_reporting = 1'b0;\n\nwire up_tlf_s_ready;\nreg up_tlf_s_valid = 1'b0;\n\n"]], "Diff Content": {"Delete": [[106, "reg up_dma_enable_tlen_reporting = 1'b0;\n"]], "Add": []}}