 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:48:30 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[21] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.06       0.06 r
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[21] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.06       0.06 r
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[21] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.06       0.06 r
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[21] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.06       0.06 r
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[37]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[37] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.05       0.05 f
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[37]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[37] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.05       0.05 f
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[37]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[37] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.05       0.05 f
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[37]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[37] (in)                        0.00       0.00 r
  U2730/X (STP_EN2_8)                      0.05       0.05 f
  U2729/X (STP_EN3_3)                      0.06       0.12 r
  U2629/X (STP_EO3_3)                      0.04       0.15 f
  U2623/X (STP_EO3_3)                      0.05       0.20 r
  U2622/X (STP_EN2_8)                      0.06       0.26 f
  U2535/X (STP_INV_18)                     0.02       0.28 r
  U2432/X (STP_NR2_G_12)                   0.01       0.29 f
  U1926/X (STP_INV_S_5)                    0.01       0.30 r
  U1969/X (STP_NR2_8)                      0.01       0.31 f
  U1942/X (STP_ND2_S_7)                    0.01       0.32 r
  U2342/X (STP_OAI211_4)                   0.02       0.34 f
  U2060/X (STP_OAI21_4)                    0.02       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.03       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[28]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[28] (in)                        0.00       0.00 r
  U1794/X (STP_EN2_S_2)                    0.07       0.07 f
  U1780/X (STP_EO3_0P5)                    0.10       0.16 f
  U2851/X (STP_EO3_3)                      0.09       0.25 f
  U2859/X (STP_INV_7P5)                    0.02       0.27 r
  U2302/X (STP_INV_2)                      0.02       0.28 f
  U1844/X (STP_ND2_G_3)                    0.01       0.29 r
  U2181/X (STP_NR2_1P5)                    0.01       0.30 f
  U1859/X (STP_AOI211_4)                   0.02       0.32 r
  U2495/X (STP_NR2_G_2)                    0.01       0.33 f
  U2590/X (STP_NR4_4)                      0.03       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.02       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: codeword[28]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[28] (in)                        0.00       0.00 r
  U1794/X (STP_EN2_S_2)                    0.07       0.07 f
  U1780/X (STP_EO3_0P5)                    0.10       0.16 f
  U2851/X (STP_EO3_3)                      0.09       0.25 f
  U2859/X (STP_INV_7P5)                    0.02       0.27 r
  U2302/X (STP_INV_2)                      0.02       0.28 f
  U1844/X (STP_ND2_G_3)                    0.01       0.29 r
  U2181/X (STP_NR2_1P5)                    0.01       0.30 f
  U1859/X (STP_AOI211_4)                   0.02       0.32 r
  U2495/X (STP_NR2_G_2)                    0.01       0.33 f
  U2590/X (STP_NR4_4)                      0.03       0.36 r
  U2827/X (STP_ND4_MM_8)                   0.02       0.39 f
  U2841/X (STP_BUF_S_12)                   0.02       0.41 f
  U2159/X (STP_INV_18)                     0.01       0.42 r
  U2824/X (STP_ND2_16)                     0.02       0.44 f
  U1488/X (STP_INV_4)                      0.01       0.46 r
  U2045/X (STP_ND2_7)                      0.01       0.47 f
  U1828/X (STP_INV_6)                      0.01       0.48 r
  U1425/X (STP_NR2_G_3P5)                  0.01       0.49 f
  U2398/X (STP_NR2_G_4)                    0.01       0.50 r
  U2412/X (STP_NR3_G_2)                    0.01       0.51 f
  U2397/X (STP_MUXI2_MG_0P75)              0.01       0.52 r
  message[32] (out)                        0.00       0.52 r
  data arrival time                                   0.52

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


1
