Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Oct 19 11:36:05 2025
| Host         : DESKTOP-0DKD4I4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          19          
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.143     -832.162                     19                  180        0.185        0.000                      0                  180        4.500        0.000                       0                    93  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -46.143     -832.162                     19                  159        0.185        0.000                      0                  159        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.890        0.000                      0                   21        0.479        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack      -46.143ns,  Total Violation     -832.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.143ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.032ns  (logic 33.581ns (59.932%)  route 22.451ns (40.068%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.479    61.064    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.124    61.188 r  dut/u_add16/result[5]_i_1/O
                         net (fo=1, routed)           0.000    61.188    dut/u_add16_n_10
    SLICE_X9Y45          FDCE                                         r  dut/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  dut/result_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.029    15.045    dut/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -61.188    
  -------------------------------------------------------------------
                         slack                                -46.143    

Slack (VIOLATED) :        -46.143ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.082ns  (logic 33.581ns (59.878%)  route 22.501ns (40.122%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.529    61.115    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    61.239 r  dut/u_add16/result[3]_i_1/O
                         net (fo=1, routed)           0.000    61.239    dut/u_add16_n_12
    SLICE_X10Y45         FDCE                                         r  dut/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  dut/result_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    15.096    dut/result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -61.239    
  -------------------------------------------------------------------
                         slack                                -46.143    

Slack (VIOLATED) :        -46.132ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.023ns  (logic 33.581ns (59.942%)  route 22.442ns (40.058%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.470    61.055    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X11Y42         LUT6 (Prop_lut6_I4_O)        0.124    61.179 r  dut/u_add16/result[11]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    61.179    dut/u_add16_n_4
    SLICE_X11Y42         FDCE                                         r  dut/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  dut/result_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y42         FDCE (Setup_fdce_C_D)        0.031    15.047    dut/result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -61.179    
  -------------------------------------------------------------------
                         slack                                -46.132    

Slack (VIOLATED) :        -46.132ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.073ns  (logic 33.581ns (59.888%)  route 22.492ns (40.112%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.520    61.106    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X10Y45         LUT6 (Prop_lut6_I1_O)        0.124    61.230 r  dut/u_add16/result[6]_i_1/O
                         net (fo=1, routed)           0.000    61.230    dut/u_add16_n_9
    SLICE_X10Y45         FDCE                                         r  dut/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  dut/result_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.081    15.098    dut/result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -61.230    
  -------------------------------------------------------------------
                         slack                                -46.132    

Slack (VIOLATED) :        -46.093ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.034ns  (logic 33.581ns (59.930%)  route 22.453ns (40.070%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.481    61.066    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124    61.190 r  dut/u_add16/result[8]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    61.190    dut/u_add16_n_7
    SLICE_X10Y42         FDCE                                         r  dut/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  dut/result_reg[8]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)        0.081    15.097    dut/result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -61.190    
  -------------------------------------------------------------------
                         slack                                -46.093    

Slack (VIOLATED) :        -46.070ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.012ns  (logic 33.581ns (59.953%)  route 22.431ns (40.047%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.459    61.044    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.124    61.168 r  dut/u_add16/result[13]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    61.168    dut/u_add16_n_2
    SLICE_X10Y44         FDCE                                         r  dut/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  dut/result_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y44         FDCE (Setup_fdce_C_D)        0.081    15.098    dut/result_reg[13]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -61.168    
  -------------------------------------------------------------------
                         slack                                -46.070    

Slack (VIOLATED) :        -46.068ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        56.006ns  (logic 33.581ns (59.960%)  route 22.425ns (40.040%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.681    60.749    dut/u_add16/u_div16/y114_out_alias
    SLICE_X10Y43         LUT6 (Prop_lut6_I4_O)        0.124    60.873 r  dut/u_add16/result[14]_i_5_comp_1/O
                         net (fo=1, routed)           0.165    61.038    dut/u_add16/result[14]_i_5_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.124    61.162 r  dut/u_add16/result[14]_i_1/O
                         net (fo=1, routed)           0.000    61.162    dut/u_add16_n_1
    SLICE_X10Y43         FDCE                                         r  dut/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  dut/result_reg[14]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y43         FDCE (Setup_fdce_C_D)        0.077    15.094    dut/result_reg[14]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -61.162    
  -------------------------------------------------------------------
                         slack                                -46.068    

Slack (VIOLATED) :        -45.960ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.899ns  (logic 33.581ns (60.075%)  route 22.318ns (39.925%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.393    60.461    dut/u_div16/y114_out
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    60.585 r  dut/result[6]_i_3_replica/O
                         net (fo=7, routed)           0.346    60.931    dut/u_add16/result[6]_i_3_n_0_repN_alias
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    61.055 r  dut/u_add16/result[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    61.055    dut/u_add16_n_13
    SLICE_X8Y44          FDCE                                         r  dut/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  dut/result_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.079    15.095    dut/result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -61.055    
  -------------------------------------------------------------------
                         slack                                -45.960    

Slack (VIOLATED) :        -45.922ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.814ns  (logic 33.581ns (60.166%)  route 22.233ns (39.834%))
  Logic Levels:           119  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.790    58.520    dut/u_div16/exp_work1
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.124    58.644 r  dut/result[6]_i_2/O
                         net (fo=3, routed)           1.003    59.647    dut/result[6]_i_2_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    59.771 f  dut/result[6]_i_37/O
                         net (fo=2, routed)           0.174    59.945    dut/u_div16/y213_in
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    60.069 f  dut/result[6]_i_14/O
                         net (fo=10, routed)          0.499    60.568    dut/u_div16/y114_out
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.124    60.692 r  dut/result[6]_i_3/O
                         net (fo=1, routed)           0.154    60.846    dut/u_add16/result_reg[3]_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I1_O)        0.124    60.970 r  dut/u_add16/result[4]_i_1/O
                         net (fo=1, routed)           0.000    60.970    dut/u_add16_n_11
    SLICE_X9Y44          FDCE                                         r  dut/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  dut/result_reg[4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.032    15.048    dut/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -60.970    
  -------------------------------------------------------------------
                         slack                                -45.922    

Slack (VIOLATED) :        -45.907ns  (required time - arrival time)
  Source:                 b16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.798ns  (logic 33.457ns (59.961%)  route 22.341ns (40.039%))
  Logic Levels:           118  (CARRY4=88 LUT1=1 LUT2=13 LUT3=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.635     5.156    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  b16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  b16_reg[0]/Q
                         net (fo=22, routed)          0.493     6.105    dut/Q[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  dut/result[6]_i_642/O
                         net (fo=2, routed)           0.526     6.755    dut/result[6]_i_642_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.281 r  dut/result_reg[6]_i_848/CO[3]
                         net (fo=1, routed)           0.000     7.281    dut/result_reg[6]_i_848_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  dut/result_reg[6]_i_843/CO[3]
                         net (fo=1, routed)           0.000     7.395    dut/result_reg[6]_i_843_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  dut/result_reg[6]_i_842/CO[3]
                         net (fo=14, routed)          1.102     8.612    dut/result_reg[6]_i_842_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124     8.736 r  dut/result[6]_i_856/O
                         net (fo=1, routed)           0.000     8.736    dut/result[6]_i_856_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.286 r  dut/result_reg[6]_i_832/CO[3]
                         net (fo=1, routed)           0.000     9.286    dut/result_reg[6]_i_832_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  dut/result_reg[6]_i_827/CO[3]
                         net (fo=1, routed)           0.000     9.400    dut/result_reg[6]_i_827_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  dut/result_reg[6]_i_826/CO[3]
                         net (fo=1, routed)           0.000     9.514    dut/result_reg[6]_i_826_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.785 r  dut/result_reg[6]_i_837/CO[0]
                         net (fo=14, routed)          0.815    10.600    dut/result_reg[6]_i_837_n_3
    SLICE_X6Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.444 r  dut/result_reg[6]_i_816/CO[3]
                         net (fo=1, routed)           0.000    11.444    dut/result_reg[6]_i_816_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  dut/result_reg[6]_i_811/CO[3]
                         net (fo=1, routed)           0.000    11.561    dut/result_reg[6]_i_811_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  dut/result_reg[6]_i_810/CO[3]
                         net (fo=1, routed)           0.000    11.678    dut/result_reg[6]_i_810_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.932 r  dut/result_reg[6]_i_821/CO[0]
                         net (fo=14, routed)          0.803    12.735    dut/result_reg[6]_i_821_n_3
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.367    13.102 r  dut/result[6]_i_822/O
                         net (fo=1, routed)           0.000    13.102    dut/result[6]_i_822_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.503 r  dut/result_reg[6]_i_800/CO[3]
                         net (fo=1, routed)           0.000    13.503    dut/result_reg[6]_i_800_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  dut/result_reg[6]_i_795/CO[3]
                         net (fo=1, routed)           0.000    13.617    dut/result_reg[6]_i_795_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  dut/result_reg[6]_i_794/CO[3]
                         net (fo=1, routed)           0.000    13.731    dut/result_reg[6]_i_794_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.002 r  dut/result_reg[6]_i_805/CO[0]
                         net (fo=14, routed)          0.586    14.588    dut/result_reg[6]_i_805_n_3
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.417 r  dut/result_reg[6]_i_784/CO[3]
                         net (fo=1, routed)           0.000    15.417    dut/result_reg[6]_i_784_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.531 r  dut/result_reg[6]_i_779/CO[3]
                         net (fo=1, routed)           0.000    15.531    dut/result_reg[6]_i_779_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.645 r  dut/result_reg[6]_i_778/CO[3]
                         net (fo=1, routed)           0.000    15.645    dut/result_reg[6]_i_778_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.916 r  dut/result_reg[6]_i_789/CO[0]
                         net (fo=14, routed)          0.750    16.665    dut/result_reg[6]_i_789_n_3
    SLICE_X6Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.509 r  dut/result_reg[6]_i_768/CO[3]
                         net (fo=1, routed)           0.000    17.509    dut/result_reg[6]_i_768_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.626 r  dut/result_reg[6]_i_763/CO[3]
                         net (fo=1, routed)           0.000    17.626    dut/result_reg[6]_i_763_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  dut/result_reg[6]_i_762/CO[3]
                         net (fo=1, routed)           0.000    17.743    dut/result_reg[6]_i_762_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.997 r  dut/result_reg[6]_i_773/CO[0]
                         net (fo=14, routed)          0.798    18.795    dut/result_reg[6]_i_773_n_3
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.367    19.162 r  dut/result[6]_i_772/O
                         net (fo=1, routed)           0.000    19.162    dut/result[6]_i_772_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.694 r  dut/result_reg[6]_i_747/CO[3]
                         net (fo=1, routed)           0.000    19.694    dut/result_reg[6]_i_747_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.916 r  dut/result_reg[6]_i_746/O[0]
                         net (fo=2, routed)           0.915    20.832    dut/result_reg[6]_i_746_n_7
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.299    21.131 r  dut/result[6]_i_750/O
                         net (fo=1, routed)           0.000    21.131    dut/result[6]_i_750_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.664 r  dut/result_reg[6]_i_730/CO[3]
                         net (fo=1, routed)           0.000    21.664    dut/result_reg[6]_i_730_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.918 r  dut/result_reg[6]_i_741/CO[0]
                         net (fo=14, routed)          0.847    22.765    dut/result_reg[6]_i_741_n_3
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.367    23.132 r  dut/result[6]_i_744/O
                         net (fo=1, routed)           0.000    23.132    dut/result[6]_i_744_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.682 r  dut/result_reg[6]_i_720/CO[3]
                         net (fo=1, routed)           0.000    23.682    dut/result_reg[6]_i_720_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  dut/result_reg[6]_i_715/CO[3]
                         net (fo=1, routed)           0.000    23.796    dut/result_reg[6]_i_715_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  dut/result_reg[6]_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.910    dut/result_reg[6]_i_714_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.181 r  dut/result_reg[6]_i_725/CO[0]
                         net (fo=14, routed)          0.566    24.747    dut/result_reg[6]_i_725_n_3
    SLICE_X5Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    25.576 r  dut/result_reg[6]_i_704/CO[3]
                         net (fo=1, routed)           0.000    25.576    dut/result_reg[6]_i_704_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.690 r  dut/result_reg[6]_i_699/CO[3]
                         net (fo=1, routed)           0.000    25.690    dut/result_reg[6]_i_699_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.804 r  dut/result_reg[6]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.804    dut/result_reg[6]_i_698_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.075 r  dut/result_reg[6]_i_709/CO[0]
                         net (fo=14, routed)          0.675    26.750    dut/result_reg[6]_i_709_n_3
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.373    27.123 r  dut/result[6]_i_712/O
                         net (fo=1, routed)           0.000    27.123    dut/result[6]_i_712_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.673 r  dut/result_reg[6]_i_687/CO[3]
                         net (fo=1, routed)           0.000    27.673    dut/result_reg[6]_i_687_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.787 r  dut/result_reg[6]_i_682/CO[3]
                         net (fo=1, routed)           0.000    27.787    dut/result_reg[6]_i_682_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.901 r  dut/result_reg[6]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.901    dut/result_reg[6]_i_681_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.172 r  dut/result_reg[6]_i_692/CO[0]
                         net (fo=15, routed)          0.638    28.810    dut/result_reg[6]_i_692_n_3
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.373    29.183 r  dut/result[6]_i_696/O
                         net (fo=1, routed)           0.000    29.183    dut/result[6]_i_696_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.733 r  dut/result_reg[6]_i_670/CO[3]
                         net (fo=1, routed)           0.000    29.733    dut/result_reg[6]_i_670_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  dut/result_reg[6]_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.847    dut/result_reg[6]_i_665_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  dut/result_reg[6]_i_664/CO[3]
                         net (fo=1, routed)           0.000    29.961    dut/result_reg[6]_i_664_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.232 r  dut/result_reg[6]_i_675/CO[0]
                         net (fo=15, routed)          0.479    30.711    dut/result_reg[6]_i_675_n_3
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.373    31.084 r  dut/result[6]_i_679/O
                         net (fo=1, routed)           0.000    31.084    dut/result[6]_i_679_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.634 r  dut/result_reg[6]_i_653/CO[3]
                         net (fo=1, routed)           0.000    31.634    dut/result_reg[6]_i_653_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  dut/result_reg[6]_i_648/CO[3]
                         net (fo=1, routed)           0.000    31.748    dut/result_reg[6]_i_648_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  dut/result_reg[6]_i_647/CO[3]
                         net (fo=1, routed)           0.009    31.871    dut/result_reg[6]_i_647_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.142 r  dut/result_reg[6]_i_658/CO[0]
                         net (fo=15, routed)          0.698    32.840    dut/result_reg[6]_i_658_n_3
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.373    33.213 r  dut/result[6]_i_662/O
                         net (fo=1, routed)           0.000    33.213    dut/result[6]_i_662_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.763 r  dut/result_reg[6]_i_620/CO[3]
                         net (fo=1, routed)           0.009    33.772    dut/result_reg[6]_i_620_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  dut/result_reg[6]_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.886    dut/result_reg[6]_i_615_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.000 r  dut/result_reg[6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    34.000    dut/result_reg[6]_i_614_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.271 r  dut/result_reg[6]_i_625/CO[0]
                         net (fo=15, routed)          0.819    35.090    dut/result_reg[6]_i_625_n_3
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.373    35.463 r  dut/result[6]_i_629/O
                         net (fo=1, routed)           0.000    35.463    dut/result[6]_i_629_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.996 r  dut/result_reg[6]_i_584/CO[3]
                         net (fo=1, routed)           0.009    36.005    dut/result_reg[6]_i_584_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  dut/result_reg[6]_i_579/CO[3]
                         net (fo=1, routed)           0.000    36.122    dut/result_reg[6]_i_579_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  dut/result_reg[6]_i_578/CO[3]
                         net (fo=1, routed)           0.000    36.239    dut/result_reg[6]_i_578_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.493 r  dut/result_reg[6]_i_589/CO[0]
                         net (fo=15, routed)          0.630    37.123    dut/result_reg[6]_i_589_n_3
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.367    37.490 r  dut/result[6]_i_593/O
                         net (fo=1, routed)           0.000    37.490    dut/result[6]_i_593_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.040 r  dut/result_reg[6]_i_551/CO[3]
                         net (fo=1, routed)           0.000    38.040    dut/result_reg[6]_i_551_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  dut/result_reg[6]_i_546/CO[3]
                         net (fo=1, routed)           0.000    38.154    dut/result_reg[6]_i_546_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.268 r  dut/result_reg[6]_i_545/CO[3]
                         net (fo=1, routed)           0.000    38.268    dut/result_reg[6]_i_545_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.539 r  dut/result_reg[6]_i_556/CO[0]
                         net (fo=15, routed)          0.467    39.006    dut/result_reg[6]_i_556_n_3
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.373    39.379 r  dut/result[6]_i_560/O
                         net (fo=1, routed)           0.000    39.379    dut/result[6]_i_560_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.929 r  dut/result_reg[6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    39.929    dut/result_reg[6]_i_518_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  dut/result_reg[6]_i_513/CO[3]
                         net (fo=1, routed)           0.000    40.043    dut/result_reg[6]_i_513_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  dut/result_reg[6]_i_512/CO[3]
                         net (fo=1, routed)           0.000    40.157    dut/result_reg[6]_i_512_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.428 r  dut/result_reg[6]_i_523/CO[0]
                         net (fo=15, routed)          0.799    41.227    dut/result_reg[6]_i_523_n_3
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.373    41.600 r  dut/result[6]_i_527/O
                         net (fo=1, routed)           0.000    41.600    dut/result[6]_i_527_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.133 r  dut/result_reg[6]_i_485/CO[3]
                         net (fo=1, routed)           0.000    42.133    dut/result_reg[6]_i_485_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.250 r  dut/result_reg[6]_i_480/CO[3]
                         net (fo=1, routed)           0.000    42.250    dut/result_reg[6]_i_480_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.367 r  dut/result_reg[6]_i_479/CO[3]
                         net (fo=1, routed)           0.000    42.367    dut/result_reg[6]_i_479_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.621 r  dut/result_reg[6]_i_490/CO[0]
                         net (fo=15, routed)          0.630    43.251    dut/result_reg[6]_i_490_n_3
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.367    43.618 r  dut/result[6]_i_494/O
                         net (fo=1, routed)           0.000    43.618    dut/result[6]_i_494_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.168 r  dut/result_reg[6]_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.168    dut/result_reg[6]_i_452_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.282 r  dut/result_reg[6]_i_447/CO[3]
                         net (fo=1, routed)           0.000    44.282    dut/result_reg[6]_i_447_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.396 r  dut/result_reg[6]_i_446/CO[3]
                         net (fo=1, routed)           0.000    44.396    dut/result_reg[6]_i_446_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.667 r  dut/result_reg[6]_i_457/CO[0]
                         net (fo=15, routed)          0.684    45.351    dut/result_reg[6]_i_457_n_3
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.373    45.724 r  dut/result[6]_i_461/O
                         net (fo=1, routed)           0.000    45.724    dut/result[6]_i_461_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.257 r  dut/result_reg[6]_i_418/CO[3]
                         net (fo=1, routed)           0.000    46.257    dut/result_reg[6]_i_418_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  dut/result_reg[6]_i_413/CO[3]
                         net (fo=1, routed)           0.000    46.374    dut/result_reg[6]_i_413_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  dut/result_reg[6]_i_412/CO[3]
                         net (fo=1, routed)           0.000    46.491    dut/result_reg[6]_i_412_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.745 r  dut/result_reg[6]_i_423/CO[0]
                         net (fo=15, routed)          0.653    47.398    dut/result_reg[6]_i_423_n_3
    SLICE_X7Y37          LUT2 (Prop_lut2_I1_O)        0.367    47.765 r  dut/result[6]_i_427/O
                         net (fo=1, routed)           0.000    47.765    dut/result[6]_i_427_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.315 r  dut/result_reg[6]_i_344/CO[3]
                         net (fo=1, routed)           0.000    48.315    dut/result_reg[6]_i_344_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.429 r  dut/result_reg[6]_i_339/CO[3]
                         net (fo=1, routed)           0.000    48.429    dut/result_reg[6]_i_339_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.543 r  dut/result_reg[6]_i_338/CO[3]
                         net (fo=1, routed)           0.000    48.543    dut/result_reg[6]_i_338_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.814 r  dut/result_reg[6]_i_349/CO[0]
                         net (fo=15, routed)          0.473    49.286    dut/result_reg[6]_i_349_n_3
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.373    49.659 r  dut/result[6]_i_353/O
                         net (fo=1, routed)           0.000    49.659    dut/result[6]_i_353_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.209 r  dut/result_reg[6]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.209    dut/result_reg[6]_i_233_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.323 r  dut/result_reg[6]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.323    dut/result_reg[6]_i_228_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.437 r  dut/result_reg[6]_i_227/CO[3]
                         net (fo=1, routed)           0.000    50.437    dut/result_reg[6]_i_227_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.708 r  dut/result_reg[6]_i_240/CO[0]
                         net (fo=15, routed)          0.501    51.209    dut/result_reg[6]_i_240_n_3
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.373    51.582 r  dut/result[6]_i_336/O
                         net (fo=1, routed)           0.000    51.582    dut/result[6]_i_336_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.115 r  dut/result_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000    52.115    dut/result_reg[6]_i_221_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.232 r  dut/result_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    52.232    dut/result_reg[6]_i_117_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.349 r  dut/result_reg[6]_i_116/CO[3]
                         net (fo=1, routed)           0.000    52.349    dut/result_reg[6]_i_116_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.603 r  dut/result_reg[6]_i_123/CO[0]
                         net (fo=15, routed)          0.573    53.176    dut/result_reg[6]_i_123_n_3
    SLICE_X7Y45          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    54.017 f  dut/result_reg[6]_i_220/O[1]
                         net (fo=4, routed)           0.605    54.622    dut/result_reg[6]_i_220_n_6
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.303    54.925 r  dut/result[6]_i_429/O
                         net (fo=1, routed)           0.416    55.340    dut/result[6]_i_429_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    55.464 r  dut/result[6]_i_357/O
                         net (fo=1, routed)           0.575    56.039    dut/result[6]_i_357_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    56.163 r  dut/result[6]_i_242/O
                         net (fo=1, routed)           0.292    56.455    dut/result[6]_i_242_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.124    56.579 r  dut/result[6]_i_126/O
                         net (fo=1, routed)           0.149    56.728    dut/result[6]_i_126_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    56.852 r  dut/result[6]_i_60/O
                         net (fo=1, routed)           0.319    57.171    dut/result[6]_i_60_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I5_O)        0.124    57.295 r  dut/result[6]_i_23/O
                         net (fo=2, routed)           0.311    57.606    dut/u_div16/grs1
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.124    57.730 r  dut/result[6]_i_7/O
                         net (fo=24, routed)          0.740    58.469    dut/u_div16/exp_work1
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    58.593 r  dut/result[6]_i_83/O
                         net (fo=2, routed)           1.031    59.625    dut/result[6]_i_83_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.124    59.749 f  dut/result[14]_i_50_comp/O
                         net (fo=7, routed)           0.667    60.415    dut/u_add16/u_div16/y1_alias
    SLICE_X8Y43          LUT6 (Prop_lut6_I4_O)        0.124    60.539 r  dut/u_add16/result[10]_i_3_comp/O
                         net (fo=1, routed)           0.291    60.830    dut/u_add16/result[10]_i_3_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I1_O)        0.124    60.954 r  dut/u_add16/result[10]_i_1/O
                         net (fo=1, routed)           0.000    60.954    dut/u_add16_n_5
    SLICE_X9Y43          FDCE                                         r  dut/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  dut/result_reg[10]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.031    15.047    dut/result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -60.954    
  -------------------------------------------------------------------
                         slack                                -45.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            view_flags_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  btn_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148     1.618 r  btn_d2_reg[0]/Q
                         net (fo=1, routed)           0.059     1.677    btn_d2_reg_n_0_[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.098     1.775 r  view_flags_i_1/O
                         net (fo=1, routed)           0.000     1.775    view_flags_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  view_flags_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  view_flags_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.590    view_flags_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dut/flags_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  dut/flags_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  dut/flags_reg[2]/Q
                         net (fo=1, routed)           0.082     1.694    dut/flags_w[2]
    SLICE_X9Y41          LUT3 (Prop_lut3_I0_O)        0.045     1.739 r  dut/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    dut_n_2
    SLICE_X9Y41          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.091     1.552    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dut/result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  dut/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  dut/result_reg[15]/Q
                         net (fo=1, routed)           0.116     1.725    y_w[15]
    SLICE_X9Y34          FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.070     1.528    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dut/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  dut/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  dut/result_reg[13]/Q
                         net (fo=1, routed)           0.116     1.729    y_w[13]
    SLICE_X11Y44         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.066     1.528    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 btn_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.785%)  route 0.180ns (49.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btn_d1_reg[1]/Q
                         net (fo=4, routed)           0.180     1.793    p_1_in
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  start_i_1/O
                         net (fo=1, routed)           0.000     1.838    start_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  start_reg/C
                         clock pessimism             -0.478     1.505    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.120     1.625    start_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 btn_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  btn_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  btn_d2_reg[4]/Q
                         net (fo=4, routed)           0.103     1.719    btn_d2_reg_n_0_[4]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.098     1.817 r  op_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    op_sel[0]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  op_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.853     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  op_sel_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.588    op_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dut/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.210ns (51.702%)  route 0.196ns (48.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  dut/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  dut/result_reg[1]/Q
                         net (fo=1, routed)           0.196     1.808    dut/y_w[1]
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.046     1.854 r  dut/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    dut_n_3
    SLICE_X8Y43          FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.131     1.596    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dut/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  dut/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  dut/result_reg[14]/Q
                         net (fo=1, routed)           0.188     1.801    y_w[14]
    SLICE_X11Y43         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.070     1.532    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 op_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  op_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  op_sel_reg[0]/Q
                         net (fo=45, routed)          0.186     1.818    op_sel[0]
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  op_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    op_sel[1]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  op_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.853     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  op_sel_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.121     1.589    op_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dut/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  dut/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  dut/result_reg[12]/Q
                         net (fo=1, routed)           0.223     1.813    y_w[12]
    SLICE_X11Y44         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.070     1.535    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    a16_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     a16_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     a16_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     a16_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     a16_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     a16_reg[13]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     a16_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   a16_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    a16_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    a16_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    a16_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    a16_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    a16_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     a16_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.518ns (19.491%)  route 2.140ns (80.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          2.140     7.735    dut/AR[0]
    SLICE_X9Y45          FDCE                                         f  dut/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  dut/result_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y45          FDCE (Recov_fdce_C_CLR)     -0.405    14.625    dut/result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.518ns (22.758%)  route 1.758ns (77.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.758     7.353    dut/AR[0]
    SLICE_X9Y44          FDCE                                         f  dut/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  dut/result_reg[4]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.625    dut/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.518ns (23.150%)  route 1.720ns (76.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.720     7.315    dut/AR[0]
    SLICE_X11Y46         FDCE                                         f  dut/result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  dut/result_reg[12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    dut/result_reg[12]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.518ns (22.758%)  route 1.758ns (77.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.758     7.353    dut/AR[0]
    SLICE_X8Y44          FDCE                                         f  dut/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  dut/result_reg[2]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.319    14.711    dut/result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.518ns (23.150%)  route 1.720ns (76.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.720     7.315    dut/AR[0]
    SLICE_X10Y46         FDCE                                         f  dut/flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  dut/flags_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    dut/flags_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.518ns (24.427%)  route 1.603ns (75.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.603     7.198    dut/AR[0]
    SLICE_X10Y44         FDCE                                         f  dut/result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  dut/result_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    dut/result_reg[13]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.518ns (25.424%)  route 1.519ns (74.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.519     7.115    dut/AR[0]
    SLICE_X9Y43          FDCE                                         f  dut/result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  dut/result_reg[10]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDCE (Recov_fdce_C_CLR)     -0.405    14.625    dut/result_reg[10]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.518ns (27.818%)  route 1.344ns (72.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.344     6.939    dut/AR[0]
    SLICE_X11Y42         FDCE                                         f  dut/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.450    14.791    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  dut/result_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.611    dut/result_reg[11]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.518ns (27.739%)  route 1.349ns (72.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.349     6.945    dut/AR[0]
    SLICE_X9Y42          FDCE                                         f  dut/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.449    14.790    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  dut/result_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.405    14.624    dut/result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.518ns (26.842%)  route 1.412ns (73.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.556     5.077    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 f  rst_reg/Q
                         net (fo=21, routed)          1.412     7.007    dut/AR[0]
    SLICE_X10Y45         FDCE                                         f  dut/flags_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.451    14.792    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  dut/flags_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.698    dut/flags_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  7.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.070%)  route 0.267ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.267     1.871    dut/AR[0]
    SLICE_X8Y34          FDCE                                         f  dut/result_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.957    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  dut/result_reg[15]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X8Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.392    dut/result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.411%)  route 0.327ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.327     1.931    dut/AR[0]
    SLICE_X8Y36          FDCE                                         f  dut/flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  dut/flags_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.393    dut/flags_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.636%)  route 0.354ns (68.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.354     1.959    dut/AR[0]
    SLICE_X11Y40         FDCE                                         f  dut/result_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  dut/result_reg[9]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    dut/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.072%)  route 0.420ns (71.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.420     2.024    dut/AR[0]
    SLICE_X10Y41         FDCE                                         f  dut/flags_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  dut/flags_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    dut/flags_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.072%)  route 0.420ns (71.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.420     2.024    dut/AR[0]
    SLICE_X10Y41         FDCE                                         f  dut/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  dut/result_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    dut/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.156%)  route 0.488ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.488     2.092    dut/AR[0]
    SLICE_X10Y43         FDCE                                         f  dut/result_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  dut/result_reg[14]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    dut/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.226%)  route 0.542ns (76.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.542     2.146    dut/AR[0]
    SLICE_X10Y42         FDCE                                         f  dut/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  dut/result_reg[8]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    dut/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.375%)  route 0.538ns (76.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.538     2.142    dut/AR[0]
    SLICE_X8Y41          FDCE                                         f  dut/flags_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  dut/flags_reg[2]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y41          FDCE (Remov_fdce_C_CLR)     -0.067     1.397    dut/flags_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.226%)  route 0.542ns (76.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.542     2.146    dut/AR[0]
    SLICE_X11Y42         FDCE                                         f  dut/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  dut/result_reg[11]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X11Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    dut/result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.164ns (22.988%)  route 0.549ns (77.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  rst_reg/Q
                         net (fo=21, routed)          0.549     2.154    dut/AR[0]
    SLICE_X8Y42          FDCE                                         f  dut/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     1.962    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  dut/result_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.397    dut/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.756    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 3.977ns (44.935%)  route 4.874ns (55.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  led_reg[15]/Q
                         net (fo=1, routed)           4.874    10.413    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.935 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.935    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 3.974ns (48.579%)  route 4.207ns (51.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.569     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_reg[12]/Q
                         net (fo=1, routed)           4.207     9.753    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.271 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.271    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 3.963ns (49.134%)  route 4.103ns (50.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.569     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_reg[13]/Q
                         net (fo=1, routed)           4.103     9.649    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.157 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.157    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 3.971ns (52.101%)  route 3.651ns (47.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.569     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_reg[14]/Q
                         net (fo=1, routed)           3.651     9.197    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.713 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.713    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.981ns (54.428%)  route 3.334ns (45.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  led_reg[10]/Q
                         net (fo=1, routed)           3.334     8.877    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.402 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.402    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.022ns (55.329%)  route 3.247ns (44.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  led_reg[11]/Q
                         net (fo=1, routed)           3.247     8.852    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.356 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.356    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 3.964ns (54.568%)  route 3.301ns (45.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_reg[9]/Q
                         net (fo=1, routed)           3.301     8.843    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.351 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.351    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.024ns (56.795%)  route 3.061ns (43.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.154    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  led_reg[6]/Q
                         net (fo=1, routed)           3.061     8.734    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.240 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.240    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.957ns (57.350%)  route 2.942ns (42.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.151    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  led_reg[7]/Q
                         net (fo=1, routed)           2.942     8.550    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.050 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.050    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 3.960ns (57.588%)  route 2.916ns (42.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.151    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  led_reg[8]/Q
                         net (fo=1, routed)           2.916     8.524    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.028 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.028    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.432ns (74.854%)  route 0.481ns (25.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148     1.597 r  led_reg[1]/Q
                         net (fo=1, routed)           0.481     2.078    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.362 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.362    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.357ns (65.613%)  route 0.711ns (34.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[5]/Q
                         net (fo=1, routed)           0.711     2.324    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.540 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.540    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.343ns (63.072%)  route 0.786ns (36.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_reg[2]/Q
                         net (fo=1, routed)           0.786     2.376    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.578 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.578    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.351ns (63.054%)  route 0.791ns (36.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_reg[4]/Q
                         net (fo=1, routed)           0.791     2.381    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.590 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.590    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.370ns (63.963%)  route 0.772ns (36.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  led_reg[0]/Q
                         net (fo=1, routed)           0.772     2.385    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.591 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.591    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.392ns (63.492%)  route 0.800ns (36.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.128     1.576 r  led_reg[3]/Q
                         net (fo=1, routed)           0.800     2.377    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     3.641 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.641    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.346ns (60.567%)  route 0.876ns (39.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[8]/Q
                         net (fo=1, routed)           0.876     2.490    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.695 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.695    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.343ns (60.183%)  route 0.888ns (39.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[7]/Q
                         net (fo=1, routed)           0.888     2.502    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.703 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.703    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.371ns (59.815%)  route 0.921ns (40.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  led_reg[6]/Q
                         net (fo=1, routed)           0.921     2.559    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.767 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.767    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.350ns (54.124%)  route 1.145ns (45.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_reg[9]/Q
                         net (fo=1, routed)           1.145     2.732    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.941 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.941    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            a16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.371ns  (logic 1.458ns (22.884%)  route 4.913ns (77.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.913     6.371    sw_IBUF[10]
    SLICE_X5Y4           FDRE                                         r  a16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  a16_reg[10]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            a16_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.469ns (24.365%)  route 4.559ns (75.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           4.559     6.028    sw_IBUF[12]
    SLICE_X5Y4           FDRE                                         r  a16_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  a16_reg[12]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            b16_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.911ns  (logic 1.464ns (24.766%)  route 4.447ns (75.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           4.447     5.911    sw_IBUF[11]
    SLICE_X5Y6           FDRE                                         r  b16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  b16_reg[11]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            a16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.453ns (24.769%)  route 4.413ns (75.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=3, routed)           4.413     5.866    sw_IBUF[13]
    SLICE_X5Y4           FDRE                                         r  a16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  a16_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            b16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.843ns  (logic 1.452ns (24.853%)  route 4.391ns (75.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           4.391     5.843    sw_IBUF[9]
    SLICE_X5Y6           FDRE                                         r  b16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  b16_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            b16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.458ns (25.264%)  route 4.313ns (74.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.313     5.771    sw_IBUF[10]
    SLICE_X4Y5           FDRE                                         r  b16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  b16_reg[10]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            a16_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.769ns  (logic 1.464ns (25.376%)  route 4.305ns (74.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           4.305     5.769    sw_IBUF[11]
    SLICE_X5Y4           FDRE                                         r  a16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  a16_reg[11]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            b16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.455ns (25.416%)  route 4.270ns (74.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           4.270     5.726    sw_IBUF[14]
    SLICE_X5Y6           FDRE                                         r  b16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  b16_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            b16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.706ns  (logic 1.456ns (25.521%)  route 4.250ns (74.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           4.250     5.706    sw_IBUF[15]
    SLICE_X8Y14          FDRE                                         r  b16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445     4.786    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  b16_reg[15]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            a16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.455ns (26.147%)  route 4.110ns (73.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           4.110     5.565    sw_IBUF[14]
    SLICE_X4Y3           FDRE                                         r  a16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.517     4.858    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  a16_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            btn_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.222ns (43.032%)  route 0.294ns (56.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.516    btnU_IBUF
    SLICE_X1Y15          FDRE                                         r  btn_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  btn_d1_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            b16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.218ns (36.927%)  route 0.372ns (63.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.372     0.590    sw_IBUF[6]
    SLICE_X3Y5           FDRE                                         r  b16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b16_reg[6]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            a16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.219ns (36.917%)  route 0.374ns (63.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.374     0.593    sw_IBUF[4]
    SLICE_X4Y7           FDRE                                         r  a16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  a16_reg[4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btn_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.221ns (37.057%)  route 0.375ns (62.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    btnD_IBUF
    SLICE_X0Y17          FDRE                                         r  btn_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  btn_d1_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b16_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.221ns (35.615%)  route 0.399ns (64.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.399     0.620    sw_IBUF[0]
    SLICE_X1Y14          FDRE                                         r  b16_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  b16_reg[0]_replica/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            b16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.227ns (36.005%)  route 0.403ns (63.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.403     0.630    sw_IBUF[7]
    SLICE_X3Y5           FDRE                                         r  b16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  b16_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a16_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.232ns (36.129%)  route 0.410ns (63.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.410     0.642    sw_IBUF[2]
    SLICE_X4Y9           FDRE                                         r  a16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  a16_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b16_reg[0]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.221ns (31.728%)  route 0.475ns (68.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           0.475     0.696    sw_IBUF[0]
    SLICE_X1Y6           FDRE                                         r  b16_reg[0]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  b16_reg[0]_replica_6/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            btn_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.219ns (31.251%)  route 0.483ns (68.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.483     0.702    btnL_IBUF
    SLICE_X0Y24          FDRE                                         r  btn_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.850     1.977    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  btn_d1_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            b16_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.232ns (30.436%)  route 0.530ns (69.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.530     0.762    sw_IBUF[2]
    SLICE_X4Y4           FDRE                                         r  b16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  b16_reg[2]/C





