
---------- Begin Simulation Statistics ----------
final_tick                               1423747306500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 536588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 947464                       # Number of bytes of host memory used
host_op_rate                                   937776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3913.61                       # Real time elapsed on the host
host_tick_rate                               57635755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000004                       # Number of instructions simulated
sim_ops                                    3670094214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.225564                       # Number of seconds simulated
sim_ticks                                225564147500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          211                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      5708008                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    106776172                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     56457199                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     73473720                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     17016521                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     122493018                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6100715                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4214405                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       486957591                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      671502155                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5708527                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93217252                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    147422578                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        81480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    168799476                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1710286700                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    425808262                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     4.016565                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.336471                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     94185002     22.12%     22.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     60937433     14.31%     36.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31313600      7.35%     43.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     31145686      7.31%     51.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25679972      6.03%     57.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     13487251      3.17%     60.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      7708938      1.81%     62.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13927802      3.27%     65.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    147422578     34.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    425808262                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        509833341                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4438179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1402097288                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           405805882                       # Number of loads committed
system.switch_cpus_1.commit.membars             54320                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5766398      0.34%      0.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    889862113     52.03%     52.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult     28475288      1.66%     54.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4999721      0.29%     54.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     83281834      4.87%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      3848070      0.22%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        10022      0.00%     59.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3086444      0.18%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     59.60% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     63108592      3.69%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp        69328      0.00%     63.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      6175607      0.36%     63.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      2105937      0.12%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    102221097      5.98%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt      1180697      0.07%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    248564937     14.53%     84.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     62716108      3.67%     88.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    157240945      9.19%     97.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     47573562      2.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1710286700                       # Class of committed instruction
system.switch_cpus_1.commit.refs            516095552                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1710286700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.451128                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.451128                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    120650794                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1976663217                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       48647896                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       229944243                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      5844869                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45613091                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         421879451                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              197393                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113923920                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               61454                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         122493018                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       111557079                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           420946726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       822813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          450                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1185226671                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         5305                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      11689738                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.271526                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     23902398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     62557914                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.627250                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    450700911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.571406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.449191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      122153108     27.10%     27.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19068944      4.23%     31.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14402177      3.20%     34.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34391049      7.63%     42.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       18508570      4.11%     46.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14237209      3.16%     49.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22951678      5.09%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       13545436      3.01%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      191442740     42.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    450700911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       661464247                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      464431366                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                427384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      7282240                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       97958099                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.978992                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          536651808                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113920440                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      19126812                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    434870496                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        85146                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1025282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    123752276                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1879077457                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    422731368                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     14913479                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1795035999                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        26287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4016211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      5844869                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      4184305                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       142164                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     51527350                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        30289                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       167377                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       315731                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29064600                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     13462604                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       167377                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      6396778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       885462                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2008703479                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1788220765                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.645376                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1296369120                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.963885                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1791916862                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2489755289                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1144751148                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.216664                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.216664                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      6887302      0.38%      0.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    955962979     52.82%     53.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult     29294463      1.62%     54.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5183843      0.29%     55.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     86592907      4.78%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         1898      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      3954929      0.22%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        10283      0.00%     60.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      3211685      0.18%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     63278611      3.50%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp        72374      0.00%     63.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      6354039      0.35%     64.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      2127720      0.12%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    102978781      5.69%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt      1202837      0.07%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    265170849     14.65%     84.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     67509293      3.73%     88.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    162086885      8.96%     97.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     48067805      2.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1809949483                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     529069655                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1050306756                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    517347718                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    547807026                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28930087                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015984                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       8817401     30.48%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd           20      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           16      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       173709      0.60%     31.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        84230      0.29%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      1360221      4.70%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt          104      0.00%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv          431      0.00%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     36.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      2285425      7.90%     43.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt         6092      0.02%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     11065662     38.25%     82.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1091097      3.77%     86.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3715245     12.84%     98.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       330434      1.14%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1302922613                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3052665090                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1270873047                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1500221290                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1878822925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1809949483                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       254532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    168790704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3441887                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       173052                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    273648140                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    450700911                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     4.015855                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.775849                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     74978050     16.64%     16.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     36587343      8.12%     24.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     41948797      9.31%     34.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46789899     10.38%     44.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     42663238      9.47%     53.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     48671152     10.80%     64.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     48809575     10.83%     75.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     39794169      8.83%     84.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     70458688     15.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    450700911                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 4.012050                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         111558545                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                8516                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     38103993                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     19256165                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    434870496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    123752276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     746057807                       # number of misc regfile reads
system.switch_cpus_1.numCycles              451128295                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      26070415                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2184508352                       # Number of HB maps that are committed
system.switch_cpus_1.rename.FullRegisterEvents         5175                       # Number of times there has been no free registers
system.switch_cpus_1.rename.IQFullEvents     25505058                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       67347799                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     41747117                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1831374                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4800954692                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1942868094                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2456479230                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       255341256                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     17586060                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      5844869                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     96093413                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      271970781                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    685399794                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2748240625                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3141                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1081                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       187835988                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1081                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2157471860                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3783415386                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 54509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          889                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6838125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13664916                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19327                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       228996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       457798                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1642                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2220                       # Transaction distribution
system.membus.trans_dist::CleanEvict              668                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1589                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         8654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         8654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       326592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       326592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  326592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2883                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15579500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15392750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1423747306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4276200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4986560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1909048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          180548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11334                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2550591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2550591                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1909048                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2367152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5727144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14775897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20503041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    244358144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    621839616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              866197760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          249365                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12035776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7087490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7067274     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20216      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7087490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13540007000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7382399264                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2866996138                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1871994                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4725995                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6597989                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1871994                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4725995                       # number of overall hits
system.l2.overall_hits::total                 6597989                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        37054                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       191748                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228802                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        37054                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       191748                       # number of overall misses
system.l2.overall_misses::total                228802                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    894758500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4225836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5120595000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    894758500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4225836500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5120595000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1909048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4917743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6826791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1909048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4917743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6826791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.019410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.038991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.019410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.038991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 24147.419982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 22038.490623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22380.027272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 24147.419982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 22038.490623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22380.027272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188059                       # number of writebacks
system.l2.writebacks::total                    188059                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        37054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       191748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        37054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       191748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    709488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   3267096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3976585000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    709488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   3267096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3976585000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.019410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.038991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.019410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.038991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033515                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 19147.419982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 17038.490623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 17380.027272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 19147.419982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 17038.490623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 17380.027272                       # average overall mshr miss latency
system.l2.replacements                         247723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4798501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4798501                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4798501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4798501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1908160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1908160                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1908160                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1908160                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        11334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11334                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        11334                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11334                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      2392137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2392137                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       158454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   3484686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3484686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2550591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2550591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.062124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.062124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 21991.783104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 21991.783104                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       158454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2692416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2692416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.062124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 16991.783104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 16991.783104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1871994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1871994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        37054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    894758500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    894758500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1909048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1909048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.019410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 24147.419982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 24147.419982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        37054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    709488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    709488500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.019410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 19147.419982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19147.419982                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2333858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2333858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        33294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data    741150500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    741150500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2367152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2367152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.014065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 22260.782724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 22260.782724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        33294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    574680500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    574680500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.014065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 17260.782724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 17260.782724                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    14887915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    251819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.121492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     367.363062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.071667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.091787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.115933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.977715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   611.016005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3110.363831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.149174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.759366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2984                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 109559939                       # Number of tag accesses
system.l2.tags.data_accesses                109559939                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  13663894                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims            247723                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       13664027                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        35757                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       190162                       # number of demand (read+write) hits
system.l3.demand_hits::total                   225919                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        35757                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       190162                       # number of overall hits
system.l3.overall_hits::total                  225919                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1297                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data         1586                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2883                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1297                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data         1586                       # number of overall misses
system.l3.overall_misses::total                  2883                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    110663500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data    116316000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        226979500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    110663500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data    116316000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       226979500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        37054                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       191748                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               228802                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        37054                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       191748                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              228802                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.035003                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.008271                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.012600                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.035003                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.008271                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.012600                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85322.667695                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 73339.218159                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 78730.315643                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85322.667695                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 73339.218159                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 78730.315643                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                2220                       # number of writebacks
system.l3.writebacks::total                      2220                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1297                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data         1586                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2883                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1297                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data         1586                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2883                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     97693500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data    100456000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    198149500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     97693500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data    100456000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    198149500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.035003                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.008271                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.012600                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.035003                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.008271                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.012600                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75322.667695                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 63339.218159                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 68730.315643                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75322.667695                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 63339.218159                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 68730.315643                       # average overall mshr miss latency
system.l3.replacements                           4047                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       188059                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           188059                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       188059                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       188059                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          483                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           483                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data       157160                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                157160                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data         1294                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                1294                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     91125000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      91125000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       158454                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            158454                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.008166                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.008166                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 70421.174652                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 70421.174652                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data         1294                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           1294                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     78185000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     78185000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.008166                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 60421.174652                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 60421.174652                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        35757                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        33002                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             68759                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         1297                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          292                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1589                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    110663500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     25191000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    135854500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        37054                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data        33294                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         70348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.035003                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.008770                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.022588                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 85322.667695                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 86270.547945                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 85496.853367                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         1297                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          292                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1589                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     97693500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     22271000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    119964500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.035003                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.008770                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.022588                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75322.667695                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76270.547945                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 75496.853367                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      798324                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     36815                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     21.684748                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    8425.544730                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst      4087.072797                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     19138.009006                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     1.005434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     7.056120                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   795.660849                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   313.651064                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.257127                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.124728                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.584046                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000215                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.024282                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.009572                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32759                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7328815                       # Number of tag accesses
system.l3.tags.data_accesses                  7328815                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                    457315                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims              4047                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                         457798                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             70348                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       190279                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           42764                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           158454                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          158454                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        70348                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       686600                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     26679104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            4047                       # Total snoops (count)
system.tol3bus.snoopTraffic                    142080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           232849                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.007052                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.083678                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 231207     99.29%     99.29% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1642      0.71%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             232849                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          416958000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         343203000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        83008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       101504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             184512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       142080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          142080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         1586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2220                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       368002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data       450001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                818002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       368002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           368002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         629887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               629887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         629887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       368002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data       450001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1447890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      1294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.079539414000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65253                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2220                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     33957750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                82539000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13106.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31856.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.466142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.373558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   129.863103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1728     68.03%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          532     20.94%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          148      5.83%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      2.40%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      1.06%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.59%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.43%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.31%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.555556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.176448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.033987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               1      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               7      5.56%      6.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             11      8.73%     15.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            13     10.32%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            33     26.19%     51.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            25     19.84%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            16     12.70%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             6      4.76%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      2.38%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             3      2.38%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      3.97%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.79%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.380952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.347846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     34.92%     34.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               74     58.73%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      5.56%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 165824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  140160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  184512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               142080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  225634706000                       # Total gap between requests
system.mem_ctrls.avgGap                   44216089.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        83008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        82816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       140160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 368001.745490160363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 367150.546387253329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 621375.345122167491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         1586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     44283500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     38255500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4966522703000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34143.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     24120.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2237172388.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8832180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4694415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9803220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6712920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17805506160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4060466820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      83197292160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       105093307875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.913174                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 216255496500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7531940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1776711000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9303420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4944885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8696520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4718880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17805506160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4217026440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83065452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       105115648785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.012218                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 215910884250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7531940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2121323250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1400419550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    143328597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    109544546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1653292693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1400419550                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    143328597                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    109544546                       # number of overall hits
system.cpu.icache.overall_hits::total      1653292693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2137048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       128723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2012520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4278291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2137048                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       128723                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2012520                       # number of overall misses
system.cpu.icache.overall_misses::total       4278291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    916317000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14679026494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15595343494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    916317000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14679026494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15595343494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1402556598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    143457320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    111557066                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1657570984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1402556598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    143457320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    111557066                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1657570984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.018040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.018040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7118.518058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7293.853723                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3645.227380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7118.518058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7293.853723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3645.227380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3282                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               161                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.385093                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4174307                       # number of writebacks
system.cpu.icache.writebacks::total           4174307                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       103472                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       103472                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       103472                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       103472                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       128723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1909048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2037771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       128723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1909048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2037771                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    851955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  13339581994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14191537494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    851955500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  13339581994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14191537494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.017113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.017113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6618.518058                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6987.557146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6964.245489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6618.518058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6987.557146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6964.245489                       # average overall mshr miss latency
system.cpu.icache.replacements                4174307                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1400419550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    143328597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    109544546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1653292693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2137048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       128723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2012520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4278291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    916317000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14679026494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15595343494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1402556598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    143457320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    111557066                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1657570984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.018040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7118.518058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7293.853723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3645.227380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       103472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       103472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       128723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1909048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2037771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    851955500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  13339581994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14191537494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.017113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6618.518058                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6987.557146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6964.245489                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1657467512                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4174819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            397.015418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.017956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.834093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    80.132683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.050457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.156509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6634458755                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6634458755                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1657467512                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      4174819                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1657570984                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    469280666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     52763374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    469735266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        991779306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    469909848                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     52763374                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    469735266                       # number of overall hits
system.cpu.dcache.overall_hits::total       992408488                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3925356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       610155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     10401112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14936623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3925590                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       610155                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     10401112                       # number of overall misses
system.cpu.dcache.overall_misses::total      14936857                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4448918500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  67349050061                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71797968561                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4448918500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  67349050061                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71797968561                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    473206022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     53373529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    480136378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1006715929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    473835438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     53373529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    480136378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1007345345                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.021663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.021663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7291.456269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data  6475.177852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4806.840781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7291.456269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data  6475.177852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4806.765477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       610786                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            157997                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.865808                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9210977                       # number of writebacks
system.cpu.dcache.writebacks::total           9210977                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5472094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5472094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5472094                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5472094                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       610155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4929018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5539173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       610155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4929018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5539173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4143841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  37612830579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41756671579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4143841000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  37612830579                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41756671579                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  6791.456269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data  7630.897387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7538.430661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  6791.456269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data  7630.897387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7538.430661                       # average overall mshr miss latency
system.cpu.dcache.replacements                9452232                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    358311928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     44312838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    362007902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       764632668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1970531                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       309230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7836657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10116418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2231873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  45051635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47283509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    360282459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     44622068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    369844559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    774749086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.021189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7217.519322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  5748.833399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4673.937850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5469315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5469315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       309230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2367342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2676572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2077258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  16610578000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18687836500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.006930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  6717.519322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7016.551897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6982.004034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    110968738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8450536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    107727364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227146638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1954825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       300925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2564455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4820205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2217045000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  22297414561                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24514459561                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112923563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8751461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    110291819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    231966843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.034386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7367.433746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data  8694.796579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5085.771157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2779                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       300925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2561676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2862601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2066582500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  21002252579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23068835079                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6867.433746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data  8198.637368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8058.697345                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        629182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       629416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000372                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993621                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1001875275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9452744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.987772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.001563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.879115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    81.112943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.769534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.072030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.158424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4038834124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4038834124                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1001875275                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      9452744                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1007345345                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1423747306500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1094711409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 329035897500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
