TimeQuest Timing Analyzer report for Lab11step1
Tue Apr 14 13:35:52 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 13. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst1|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst1|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'clk'
 34. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst1|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst1|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Lab11step1                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst1|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 572.08 MHz ; 420.17 MHz      ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 573.39 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 686.81 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 965.25 MHz ; 500.0 MHz       ; clock_generator:inst1|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -0.748 ; -3.752        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.744 ; -3.567        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.456 ; -1.645        ;
; clock_generator:inst1|inst7                             ; -0.036 ; -0.068        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -2.558 ; -2.558        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -2.185 ; -2.185        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -2.150 ; -2.150        ;
; clock_generator:inst1|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.748 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.784      ;
; -0.737 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.773      ;
; -0.718 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.754      ;
; -0.601 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.637      ;
; -0.577 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.613      ;
; -0.576 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.612      ;
; -0.561 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.597      ;
; -0.478 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.514      ;
; -0.478 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.514      ;
; -0.477 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.513      ;
; -0.473 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.509      ;
; -0.470 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.506      ;
; -0.470 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.506      ;
; -0.460 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.496      ;
; -0.458 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.494      ;
; -0.458 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.494      ;
; -0.457 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.493      ;
; -0.453 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.450 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.486      ;
; -0.450 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.486      ;
; -0.450 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.486      ;
; -0.343 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.379      ;
; -0.343 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.379      ;
; -0.342 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.378      ;
; -0.338 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.374      ;
; -0.335 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.371      ;
; -0.335 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.371      ;
; -0.250 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.286      ;
; -0.250 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.286      ;
; -0.247 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.283      ;
; -0.243 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.279      ;
; -0.212 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.248      ;
; -0.212 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.248      ;
; -0.211 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.247      ;
; -0.209 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.245      ;
; -0.207 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.243      ;
; -0.204 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.204 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.087 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.123      ;
; -0.080 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.116      ;
; -0.056 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.092      ;
; -0.054 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.090      ;
; 0.041  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.994      ;
; 0.045  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.828  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.699      ; 0.657      ;
; 3.328  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.699      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.744 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.780      ;
; -0.735 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.771      ;
; -0.723 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.759      ;
; -0.714 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.750      ;
; -0.655 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.691      ;
; -0.610 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.646      ;
; -0.601 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.637      ;
; -0.571 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.607      ;
; -0.471 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.507      ;
; -0.470 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.506      ;
; -0.469 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.505      ;
; -0.462 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.460 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.496      ;
; -0.459 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.495      ;
; -0.451 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.487      ;
; -0.450 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.486      ;
; -0.449 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.485      ;
; -0.448 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.484      ;
; -0.441 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.429 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.465      ;
; -0.337 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.337 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.336 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.335 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.371      ;
; -0.328 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.364      ;
; -0.315 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.351      ;
; -0.310 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.346      ;
; -0.254 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.290      ;
; -0.252 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.288      ;
; -0.231 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.267      ;
; -0.230 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.266      ;
; -0.187 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.223      ;
; -0.186 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.222      ;
; -0.185 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.221      ;
; -0.178 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.214      ;
; -0.153 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.189      ;
; -0.076 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.072 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.108      ;
; -0.071 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.107      ;
; -0.044 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.080      ;
; -0.044 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.080      ;
; 0.043  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.044  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.992      ;
; 0.046  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.420  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.291      ; 0.657      ;
; 2.920  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.291      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.456 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.455 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.418 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.454      ;
; -0.417 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.453      ;
; -0.417 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.453      ;
; -0.308 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.344      ;
; -0.307 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.343      ;
; -0.307 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.343      ;
; -0.207 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.155 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.191      ;
; -0.154 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.190      ;
; -0.154 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.190      ;
; -0.072 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.108      ;
; -0.072 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.108      ;
; -0.067 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.103      ;
; -0.033 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.069      ;
; -0.031 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.067      ;
; 0.041  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.041  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.379  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.455  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.326      ; 0.657      ;
; 2.955  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.326      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|inst7'                                                                                   ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.036 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; inst3     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.068      ;
; 0.238  ; inst4     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.798      ;
; 0.247  ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.789      ;
; 0.379  ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.699      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.991      ;
; 0.728  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.995      ;
; 0.824  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.090      ;
; 0.826  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.092      ;
; 0.850  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.116      ;
; 0.857  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.123      ;
; 0.974  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.240      ;
; 0.974  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.240      ;
; 0.977  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.243      ;
; 0.979  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.245      ;
; 0.981  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.247      ;
; 0.982  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.248      ;
; 0.982  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.248      ;
; 1.013  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.279      ;
; 1.017  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.283      ;
; 1.020  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.020  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.105  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.371      ;
; 1.105  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.371      ;
; 1.108  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.112  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.378      ;
; 1.113  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.113  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.220  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.220  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.220  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.223  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.227  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.493      ;
; 1.228  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.494      ;
; 1.230  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.240  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.240  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.243  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.247  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.513      ;
; 1.248  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.514      ;
; 1.248  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.514      ;
; 1.331  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.346  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.612      ;
; 1.347  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.613      ;
; 1.371  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.637      ;
; 1.488  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.754      ;
; 1.507  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.773      ;
; 1.518  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.784      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.185 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.326      ; 0.657      ;
; -1.685 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.326      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.728  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.729  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.801  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.067      ;
; 0.803  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.069      ;
; 0.837  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.103      ;
; 0.842  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.108      ;
; 0.924  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.190      ;
; 0.924  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.190      ;
; 0.925  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.191      ;
; 0.977  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 1.077  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.343      ;
; 1.077  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.343      ;
; 1.078  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.344      ;
; 1.187  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.453      ;
; 1.187  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.453      ;
; 1.188  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.454      ;
; 1.225  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.492      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.150 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.291      ; 0.657      ;
; -1.650 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.291      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.990      ;
; 0.726  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.992      ;
; 0.727  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.814  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.080      ;
; 0.841  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.923  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.189      ;
; 0.948  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.214      ;
; 0.955  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.221      ;
; 0.956  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.222      ;
; 0.957  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.223      ;
; 1.000  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.266      ;
; 1.001  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.267      ;
; 1.022  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.288      ;
; 1.024  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.290      ;
; 1.080  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.346      ;
; 1.085  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.351      ;
; 1.098  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.364      ;
; 1.105  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.371      ;
; 1.106  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.107  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.107  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.199  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.465      ;
; 1.211  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.477      ;
; 1.211  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.477      ;
; 1.218  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.484      ;
; 1.219  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.485      ;
; 1.220  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.487      ;
; 1.229  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.495      ;
; 1.230  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.496      ;
; 1.232  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.239  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.505      ;
; 1.240  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.506      ;
; 1.241  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.507      ;
; 1.341  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.607      ;
; 1.371  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.637      ;
; 1.380  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.646      ;
; 1.425  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.691      ;
; 1.484  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.750      ;
; 1.493  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.759      ;
; 1.505  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.771      ;
; 1.514  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.780      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.789      ;
; 0.532 ; inst4     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.798      ;
; 0.802 ; inst3     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.072      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 4.490 ; 4.490 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -4.151 ; -4.151 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 7.233 ; 7.233 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 7.224 ; 7.224 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 7.187 ; 7.187 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 6.636 ; 6.636 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 6.648 ; 6.648 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 6.621 ; 6.621 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 6.628 ; 6.628 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 7.044 ; 7.044 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 7.029 ; 7.029 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 7.039 ; 7.039 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 6.454 ; 6.454 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 6.461 ; 6.461 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 6.440 ; 6.440 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 6.444 ; 6.444 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.195 ; 0.000         ;
; clk                                                     ; 0.216 ; 0.000         ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.320 ; 0.000         ;
; clock_generator:inst1|inst7                             ; 0.505 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.599 ; -1.599        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.345 ; -1.345        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -1.319 ; -1.319        ;
; clock_generator:inst1|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.195 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.837      ;
; 0.201 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.831      ;
; 0.205 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.827      ;
; 0.211 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.821      ;
; 0.246 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.786      ;
; 0.255 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.777      ;
; 0.256 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.776      ;
; 0.300 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.732      ;
; 0.312 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.720      ;
; 0.313 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.719      ;
; 0.314 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.318 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.326 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.332 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.335 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.697      ;
; 0.338 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.694      ;
; 0.342 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.690      ;
; 0.348 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.684      ;
; 0.363 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.669      ;
; 0.364 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.371 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.661      ;
; 0.407 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.625      ;
; 0.409 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.623      ;
; 0.425 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.607      ;
; 0.427 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.605      ;
; 0.431 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.432 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.600      ;
; 0.449 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.583      ;
; 0.450 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.582      ;
; 0.451 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.581      ;
; 0.451 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.581      ;
; 0.457 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.575      ;
; 0.499 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.533      ;
; 0.504 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.504 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.512 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.545 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.548 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.699 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.393      ; 0.367      ;
; 2.199 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.393      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.216 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.816      ;
; 0.217 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.815      ;
; 0.228 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.804      ;
; 0.269 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.763      ;
; 0.278 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.754      ;
; 0.292 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.740      ;
; 0.295 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.737      ;
; 0.307 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.725      ;
; 0.308 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.724      ;
; 0.311 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.721      ;
; 0.314 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.316 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.317 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.715      ;
; 0.320 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.712      ;
; 0.321 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.711      ;
; 0.323 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.709      ;
; 0.323 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.709      ;
; 0.361 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.671      ;
; 0.361 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.671      ;
; 0.362 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.670      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.667      ;
; 0.368 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.424 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.608      ;
; 0.426 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; 0.426 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; 0.431 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.601      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.596      ;
; 0.439 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.593      ;
; 0.442 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.589      ;
; 0.493 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.539      ;
; 0.499 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.533      ;
; 0.504 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.526      ;
; 0.545 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.487      ;
; 0.547 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.549 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.979 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.673      ; 0.367      ;
; 2.479 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.673      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.320 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.321 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.321 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.340 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.692      ;
; 0.341 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.341 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.383 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.649      ;
; 0.384 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.648      ;
; 0.444 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.469 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.563      ;
; 0.470 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.562      ;
; 0.470 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.562      ;
; 0.504 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.504 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.518 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.514      ;
; 0.520 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.512      ;
; 0.544 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.665 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.725 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.419      ; 0.367      ;
; 2.225 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.419      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.505 ; inst3     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.527      ;
; 0.519 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.513      ;
; 0.635 ; inst4     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.397      ;
; 0.641 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.673      ; 0.367      ;
; -1.099 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.673      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.333  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.335  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.487      ;
; 0.374  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.381  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.387  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.437  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.441  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.444  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.449  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.601      ;
; 0.454  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.454  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.608      ;
; 0.512  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.518  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.519  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.671      ;
; 0.519  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.671      ;
; 0.557  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.709      ;
; 0.559  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.712      ;
; 0.563  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.566  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.569  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.572  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.725      ;
; 0.585  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.737      ;
; 0.588  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.740      ;
; 0.602  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.754      ;
; 0.611  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.763      ;
; 0.652  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.663  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.815      ;
; 0.664  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.816      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.345 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.419      ; 0.367      ;
; -0.845 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.419      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.335  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.336  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.360  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.514      ;
; 0.374  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.410  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.562      ;
; 0.410  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.562      ;
; 0.411  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.563      ;
; 0.436  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.496  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.649      ;
; 0.539  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.540  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.692      ;
; 0.559  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.711      ;
; 0.559  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.712      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.319 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.393      ; 0.367      ;
; -0.819 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.393      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.334  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.368  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.381  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.533      ;
; 0.423  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.575      ;
; 0.429  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.581      ;
; 0.429  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.581      ;
; 0.430  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.582      ;
; 0.431  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.583      ;
; 0.448  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.600      ;
; 0.449  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.453  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.605      ;
; 0.455  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.607      ;
; 0.471  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.623      ;
; 0.473  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.625      ;
; 0.509  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.661      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.669      ;
; 0.532  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.684      ;
; 0.538  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.690      ;
; 0.542  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.694      ;
; 0.545  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.697      ;
; 0.548  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.700      ;
; 0.554  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.560  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.566  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.720      ;
; 0.580  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.732      ;
; 0.624  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.776      ;
; 0.625  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.777      ;
; 0.634  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.786      ;
; 0.669  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.821      ;
; 0.675  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.827      ;
; 0.679  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.831      ;
; 0.685  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.837      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.245 ; inst4     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.397      ;
; 0.361 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.513      ;
; 0.375 ; inst3     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.527      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 2.574 ; 2.574 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -2.314 ; -2.314 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 3.901 ; 3.901 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 3.894 ; 3.894 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 3.890 ; 3.890 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 3.605 ; 3.605 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 3.610 ; 3.610 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 3.586 ; 3.586 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 3.591 ; 3.591 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 3.818 ; 3.818 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 3.833 ; 3.833 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 3.817 ; 3.817 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 3.533 ; 3.533 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 3.531 ; 3.531 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 3.513 ; 3.513 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 3.514 ; 3.514 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.748 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                     ; -0.748 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.744 ; -2.150 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.456 ; -2.185 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|inst7                             ; -0.036 ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -9.032 ; -6.893 ; 0.0      ; 0.0     ; -31.38              ;
;  clk                                                     ; -3.752 ; -2.558 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -3.567 ; -2.150 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.645 ; -2.185 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst1|inst7                             ; -0.068 ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 4.490 ; 4.490 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -2.314 ; -2.314 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 7.233 ; 7.233 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 7.224 ; 7.224 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 7.187 ; 7.187 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 6.636 ; 6.636 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 6.648 ; 6.648 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 6.621 ; 6.621 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 6.628 ; 6.628 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst1|inst7 ; 3.818 ; 3.818 ; Rise       ; clock_generator:inst1|inst7 ;
; b         ; clock_generator:inst1|inst7 ; 3.833 ; 3.833 ; Rise       ; clock_generator:inst1|inst7 ;
; c         ; clock_generator:inst1|inst7 ; 3.817 ; 3.817 ; Rise       ; clock_generator:inst1|inst7 ;
; d         ; clock_generator:inst1|inst7 ; 3.533 ; 3.533 ; Rise       ; clock_generator:inst1|inst7 ;
; e         ; clock_generator:inst1|inst7 ; 3.531 ; 3.531 ; Rise       ; clock_generator:inst1|inst7 ;
; f         ; clock_generator:inst1|inst7 ; 3.513 ; 3.513 ; Rise       ; clock_generator:inst1|inst7 ;
; g         ; clock_generator:inst1|inst7 ; 3.514 ; 3.514 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 14 13:35:48 2015
Info: Command: quartus_sta Lab11step1 -c Lab11step1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|inst7 clock_generator:inst1|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst102|inst10 clock_generator:inst1|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst101|inst10 clock_generator:inst1|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.748        -3.752 clk 
    Info (332119):    -0.744        -3.567 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.456        -1.645 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.036        -0.068 clock_generator:inst1|inst7 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 clk 
    Info (332119):    -2.185        -2.185 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.150        -2.150 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.195
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.195         0.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.216         0.000 clk 
    Info (332119):     0.320         0.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.505         0.000 clock_generator:inst1|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -1.599 clk 
    Info (332119):    -1.345        -1.345 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.319        -1.319 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Tue Apr 14 13:35:52 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


