xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1"
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
