#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 21 15:25:54 2022
# Process ID: 10092
# Current directory: /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1
# Command line: vivado -log lab_irq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab_irq_wrapper.tcl -notrace
# Log file: /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper.vdi
# Journal file: /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/vivado.jou
# Running On: hp6g4-inf-21.ictp.it, OS: Linux, CPU Frequency: 4299.553 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source lab_irq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top lab_irq_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/lab_irq_ZedboardOLED_v1_0_0_0.dcp' for cell 'lab_irq_i/ZedboardOLED_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_axi_gpio_0_0/lab_irq_axi_gpio_0_0.dcp' for cell 'lab_irq_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_processing_system7_0_0/lab_irq_processing_system7_0_0.dcp' for cell 'lab_irq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_rst_ps7_0_100M_0/lab_irq_rst_ps7_0_100M_0.dcp' for cell 'lab_irq_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_xbar_0/lab_irq_xbar_0.dcp' for cell 'lab_irq_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_auto_pc_0/lab_irq_auto_pc_0.dcp' for cell 'lab_irq_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/.Xil/Vivado-10092-hp6g4-inf-21.ictp.it/charLib/charLib.dcp' for cell 'lab_irq_i/ZedboardOLED_v1_0_0/U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2839.047 ; gain = 0.000 ; free physical = 5400 ; free virtual = 15246
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_processing_system7_0_0/lab_irq_processing_system7_0_0.xdc] for cell 'lab_irq_i/processing_system7_0/inst'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_processing_system7_0_0/lab_irq_processing_system7_0_0.xdc] for cell 'lab_irq_i/processing_system7_0/inst'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_rst_ps7_0_100M_0/lab_irq_rst_ps7_0_100M_0_board.xdc] for cell 'lab_irq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_rst_ps7_0_100M_0/lab_irq_rst_ps7_0_100M_0_board.xdc] for cell 'lab_irq_i/rst_ps7_0_100M/U0'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_rst_ps7_0_100M_0/lab_irq_rst_ps7_0_100M_0.xdc] for cell 'lab_irq_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_rst_ps7_0_100M_0/lab_irq_rst_ps7_0_100M_0.xdc] for cell 'lab_irq_i/rst_ps7_0_100M/U0'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_axi_gpio_0_0/lab_irq_axi_gpio_0_0_board.xdc] for cell 'lab_irq_i/axi_gpio_0/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_axi_gpio_0_0/lab_irq_axi_gpio_0_0_board.xdc] for cell 'lab_irq_i/axi_gpio_0/U0'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_axi_gpio_0_0/lab_irq_axi_gpio_0_0.xdc] for cell 'lab_irq_i/axi_gpio_0/U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_axi_gpio_0_0/lab_irq_axi_gpio_0_0.xdc] for cell 'lab_irq_i/axi_gpio_0/U0'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/constrs_1/imports/constraints/oled_constraint.xdc]
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/constrs_1/imports/constraints/oled_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2919.289 ; gain = 0.000 ; free physical = 5291 ; free virtual = 15137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2919.289 ; gain = 80.242 ; free physical = 5291 ; free virtual = 15137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2919.289 ; gain = 0.000 ; free physical = 5284 ; free virtual = 15131

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17c3f29d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.289 ; gain = 0.000 ; free physical = 4906 ; free virtual = 14752

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f6d9d5a

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.141 ; gain = 0.000 ; free physical = 4659 ; free virtual = 14505
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f6d9d5a

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3128.141 ; gain = 0.000 ; free physical = 4659 ; free virtual = 14505
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 122f7343d

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3128.141 ; gain = 0.000 ; free physical = 4659 ; free virtual = 14505
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 55 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 122f7343d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3160.156 ; gain = 32.016 ; free physical = 4658 ; free virtual = 14504
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 122f7343d

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3160.156 ; gain = 32.016 ; free physical = 4658 ; free virtual = 14504
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 122f7343d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3160.156 ; gain = 32.016 ; free physical = 4658 ; free virtual = 14504
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                              5  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              55  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3160.156 ; gain = 0.000 ; free physical = 4658 ; free virtual = 14504
Ending Logic Optimization Task | Checksum: 2a34772de

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3160.156 ; gain = 32.016 ; free physical = 4658 ; free virtual = 14504

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 2a34772de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.031 ; gain = 0.000 ; free physical = 4646 ; free virtual = 14492
Ending Power Optimization Task | Checksum: 2a34772de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3415.031 ; gain = 254.875 ; free physical = 4651 ; free virtual = 14498

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a34772de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.031 ; gain = 0.000 ; free physical = 4651 ; free virtual = 14498

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.031 ; gain = 0.000 ; free physical = 4651 ; free virtual = 14498
Ending Netlist Obfuscation Task | Checksum: 2a34772de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.031 ; gain = 0.000 ; free physical = 4651 ; free virtual = 14498
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3415.031 ; gain = 495.742 ; free physical = 4651 ; free virtual = 14498
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3415.031 ; gain = 0.000 ; free physical = 4639 ; free virtual = 14486
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab_irq_wrapper_drc_opted.rpt -pb lab_irq_wrapper_drc_opted.pb -rpx lab_irq_wrapper_drc_opted.rpx
Command: report_drc -file lab_irq_wrapper_drc_opted.rpt -pb lab_irq_wrapper_drc_opted.pb -rpx lab_irq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14425
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a9092e7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14425

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e92711d0

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4609 ; free virtual = 14457

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f69e3167

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4621 ; free virtual = 14468

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f69e3167

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4621 ; free virtual = 14468
Phase 1 Placer Initialization | Checksum: 1f69e3167

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4620 ; free virtual = 14468

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bc0c6922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4605 ; free virtual = 14453

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14720d24e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4610 ; free virtual = 14458

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14720d24e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4610 ; free virtual = 14458

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 200 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 0 LUT, combined 52 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14429

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             52  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             52  |                    52  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1f814c6f6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14429
Phase 2.4 Global Placement Core | Checksum: 1d25504c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4580 ; free virtual = 14428
Phase 2 Global Placement | Checksum: 1d25504c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc68f79d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4583 ; free virtual = 14431

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab5fe599

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14429

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24e4eae27

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dde021bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4582 ; free virtual = 14429

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f0b57b78

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14424

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24e88f0f0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14424

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1deda7c64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14424
Phase 3 Detail Placement | Checksum: 1deda7c64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4577 ; free virtual = 14424

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d91b527

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.090 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c7851ca

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4573 ; free virtual = 14421
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2407192a8

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4573 ; free virtual = 14421
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d91b527

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4573 ; free virtual = 14421

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1846c2bad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420
Phase 4.1 Post Commit Optimization | Checksum: 1846c2bad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1846c2bad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1846c2bad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420
Phase 4.3 Placer Reporting | Checksum: 1846c2bad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0305ea1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420
Ending Placer Task | Checksum: 1a52acd79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4572 ; free virtual = 14420
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4597 ; free virtual = 14444
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4589 ; free virtual = 14445
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab_irq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4581 ; free virtual = 14431
INFO: [runtcl-4] Executing : report_utilization -file lab_irq_wrapper_utilization_placed.rpt -pb lab_irq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab_irq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4593 ; free virtual = 14443
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4547 ; free virtual = 14406
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de8af3fc ConstDB: 0 ShapeSum: c69fd97d RouteDB: 0
Post Restoration Checksum: NetGraph: ee0a9594 NumContArr: bacfe11a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a8da76ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4429 ; free virtual = 14282

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a8da76ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4395 ; free virtual = 14247

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a8da76ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3426.074 ; gain = 0.000 ; free physical = 4395 ; free virtual = 14247
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 109defd67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4384 ; free virtual = 14237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.632  | TNS=0.000  | WHS=-0.187 | THS=-33.388|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4988
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4988
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e7a69394

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4380 ; free virtual = 14233

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e7a69394

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4380 ; free virtual = 14233
Phase 3 Initial Routing | Checksum: 14c7dedb6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4378 ; free virtual = 14231

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2014
 Number of Nodes with overlaps = 779
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d40d478

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14225
Phase 4 Rip-up And Reroute | Checksum: 19d40d478

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14225

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c05d322e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c05d322e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14224

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c05d322e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14224
Phase 5 Delay and Skew Optimization | Checksum: 1c05d322e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4372 ; free virtual = 14224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c870d636

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4374 ; free virtual = 14227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20c76631e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4374 ; free virtual = 14227
Phase 6 Post Hold Fix | Checksum: 20c76631e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4374 ; free virtual = 14227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32821 %
  Global Horizontal Routing Utilization  = 1.4902 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19fc2073c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4374 ; free virtual = 14227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fc2073c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.879 ; gain = 3.805 ; free physical = 4373 ; free virtual = 14226

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15fdb0ad8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3445.887 ; gain = 19.812 ; free physical = 4373 ; free virtual = 14225

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15fdb0ad8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3445.887 ; gain = 19.812 ; free physical = 4373 ; free virtual = 14225
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3445.887 ; gain = 19.812 ; free physical = 4414 ; free virtual = 14267

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3445.887 ; gain = 19.812 ; free physical = 4414 ; free virtual = 14267
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3445.887 ; gain = 0.000 ; free physical = 4403 ; free virtual = 14265
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab_irq_wrapper_drc_routed.rpt -pb lab_irq_wrapper_drc_routed.pb -rpx lab_irq_wrapper_drc_routed.rpx
Command: report_drc -file lab_irq_wrapper_drc_routed.rpt -pb lab_irq_wrapper_drc_routed.pb -rpx lab_irq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab_irq_wrapper_methodology_drc_routed.rpt -pb lab_irq_wrapper_methodology_drc_routed.pb -rpx lab_irq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab_irq_wrapper_methodology_drc_routed.rpt -pb lab_irq_wrapper_methodology_drc_routed.pb -rpx lab_irq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /scratch/smr3765/labs/lab_irq/lab_irq.runs/impl_1/lab_irq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab_irq_wrapper_power_routed.rpt -pb lab_irq_wrapper_power_summary_routed.pb -rpx lab_irq_wrapper_power_routed.rpx
Command: report_power -file lab_irq_wrapper_power_routed.rpt -pb lab_irq_wrapper_power_summary_routed.pb -rpx lab_irq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab_irq_wrapper_route_status.rpt -pb lab_irq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lab_irq_wrapper_timing_summary_routed.rpt -pb lab_irq_wrapper_timing_summary_routed.pb -rpx lab_irq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab_irq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab_irq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab_irq_wrapper_bus_skew_routed.rpt -pb lab_irq_wrapper_bus_skew_routed.pb -rpx lab_irq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force lab_irq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab_irq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3794.434 ; gain = 254.684 ; free physical = 4349 ; free virtual = 14216
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 15:27:26 2022...
