Reading OpenROAD database at '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/41-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading library file at '/home/felix/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 67770 78490 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     271
Number of terminals:      15
Number of snets:          2
Number of nets:           195

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 89.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7179.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1020.
[INFO DRT-0033] via shape region query size = 105.
[INFO DRT-0033] met2 shape region query size = 64.
[INFO DRT-0033] via2 shape region query size = 84.
[INFO DRT-0033] met3 shape region query size = 75.
[INFO DRT-0033] via3 shape region query size = 84.
[INFO DRT-0033] met4 shape region query size = 25.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 285 pins.
[INFO DRT-0081]   Complete 83 unique inst patterns.
[INFO DRT-0084]   Complete 100 groups.
#scanned instances     = 271
#unique  instances     = 89
#stdCellGenAp          = 2289
#stdCellValidPlanarAp  = 30
#stdCellValidViaAp     = 1714
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 576
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:05, memory = 138.12 (MB), peak = 137.77 (MB)

[INFO DRT-0157] Number of guides:     1149

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 417.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 313.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 151.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 568 vertical wires in 1 frboxes and 326 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 37 vertical wires in 1 frboxes and 91 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.90 (MB), peak = 141.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.96 (MB), peak = 141.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 151.31 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:01, memory = 156.75 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:02, memory = 161.21 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:02, memory = 161.21 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3
Metal Spacing       12      1      9
Recheck             10      4      1
Short               26      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 518.99 (MB), peak = 518.55 (MB)
Total wire length = 2763 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1443 um.
Total wire length on LAYER met2 = 1283 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1103.
Up-via summary (total 1103):

-----------------------
 FR_MASTERSLICE       0
            li1     546
           met1     543
           met2      14
           met3       0
           met4       0
-----------------------
                   1103


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 530.56 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 536.62 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:01, memory = 536.62 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:01, memory = 536.62 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2   met3
Metal Spacing        1      1      5
Short                4      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 536.62 (MB), peak = 536.17 (MB)
Total wire length = 2742 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1438 um.
Total wire length on LAYER met2 = 1265 um.
Total wire length on LAYER met3 = 38 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1103.
Up-via summary (total 1103):

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     544
           met2      14
           met3       0
           met4       0
-----------------------
                   1103


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 536.62 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 537.38 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 541.90 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 541.90 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 541.90 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 554.24 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        5      1
Short               17      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 554.24 (MB), peak = 574.10 (MB)
Total wire length = 2713 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1399 um.
Total wire length on LAYER met2 = 1270 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1087.
Up-via summary (total 1087):

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     528
           met2      14
           met3       0
           met4       0
-----------------------
                   1087


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:02, memory = 575.97 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:02, memory = 575.97 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:02, memory = 575.97 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:02, memory = 575.97 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 575.97 (MB), peak = 575.60 (MB)
Total wire length = 2714 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1397 um.
Total wire length on LAYER met2 = 1267 um.
Total wire length on LAYER met3 = 49 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1095.
Up-via summary (total 1095):

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     534
           met2      16
           met3       0
           met4       0
-----------------------
                   1095


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 581.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 581.14 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 581.14 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 581.14 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 581.14 (MB), peak = 580.72 (MB)
Total wire length = 2715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1394 um.
Total wire length on LAYER met2 = 1270 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1101.
Up-via summary (total 1101):

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     538
           met2      18
           met3       0
           met4       0
-----------------------
                   1101


[INFO DRT-0198] Complete detail routing.
Total wire length = 2715 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1394 um.
Total wire length on LAYER met2 = 1270 um.
Total wire length on LAYER met3 = 51 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1101.
Up-via summary (total 1101):

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     538
           met2      18
           met3       0
           met4       0
-----------------------
                   1101


[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:10, memory = 581.14 (MB), peak = 580.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Clock buffer                              6     138.88
  Timing Repair Buffer                     38     289.03
  Inverter                                 39     146.39
  Clock inverter                            2      35.03
  Sequential cell                          31     779.50
  Multi-Input combinational cell           71     554.28
  Total                                   271    2148.31
Writing OpenROAD database to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/43-openroad-detailedrouting/top.odb'…
Writing netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/43-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/43-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/43-openroad-detailedrouting/top.def'…
Writing timing constraints to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-55-55/43-openroad-detailedrouting/top.sdc'…
