Invalidate all instruction caches to PoU.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>&nbsp; This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit write-only register located at 0xE000EF50.<BR>&nbsp; Secure software can access the Non-secure view of this register via ICIALLU_NS located at 0xE002EF50. The location 0xE002EF50 is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp; This register is not banked between Security states.
<P></P>
<P>The ICIALLU bit assignments are:<BR>Ignored, bits [31:0]<BR>The value written to this field is ignored. Ignored.