{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544778091225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544778091230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 07:01:30 2018 " "Processing started: Fri Dec 14 07:01:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544778091230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778091230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778091231 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1544778093404 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1544778093404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WeightPos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WeightPos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WeightPos-archWeightPos " "Found design unit 1: WeightPos-archWeightPos" {  } { { "WeightPos.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/WeightPos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141595 ""} { "Info" "ISGN_ENTITY_NAME" "1 WeightPos " "Found entity 1: WeightPos" {  } { { "WeightPos.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/WeightPos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NodePos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NodePos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NodePos-archNodePos " "Found design unit 1: NodePos-archNodePos" {  } { { "NodePos.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NodePos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141597 ""} { "Info" "ISGN_ENTITY_NAME" "1 NodePos " "Found entity 1: NodePos" {  } { { "NodePos.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NodePos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterLayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InterLayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterLayer-il1 " "Found design unit 1: InterLayer-il1" {  } { { "InterLayer.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141598 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterLayer " "Found entity 1: InterLayer" {  } { { "InterLayer.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point/slogic_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fixed_point/slogic_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slogic_package " "Found design unit 1: slogic_package" {  } { { "fixed_point/slogic_package.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/fixed_point/slogic_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 slogic_package-body " "Found design unit 2: slogic_package-body" {  } { { "fixed_point/slogic_package.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/fixed_point/slogic_package.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NeuralNetwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NeuralNetwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NeuralNetwork-nn " "Found design unit 1: NeuralNetwork-nn" {  } { { "NeuralNetwork.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NeuralNetwork.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141601 ""} { "Info" "ISGN_ENTITY_NAME" "1 NeuralNetwork " "Found entity 1: NeuralNetwork" {  } { { "NeuralNetwork.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NeuralNetwork.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NetworkConstants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file NetworkConstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NetworkConstants " "Found design unit 1: NetworkConstants" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NetworkConstants-body " "Found design unit 2: NetworkConstants-body" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file Utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils " "Found design unit 1: Utils" {  } { { "Utils.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/Utils.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "Utils.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/Utils.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ActivationFunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ActivationFunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ActivationFunction-archReLU " "Found design unit 1: ActivationFunction-archReLU" {  } { { "ActivationFunction.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/ActivationFunction.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141604 ""} { "Info" "ISGN_ENTITY_NAME" "1 ActivationFunction " "Found entity 1: ActivationFunction" {  } { { "ActivationFunction.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/ActivationFunction.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterLayerCore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InterLayerCore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterLayerCore-archInterLayerCore " "Found design unit 1: InterLayerCore-archInterLayerCore" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141605 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterLayerCore " "Found entity 1: InterLayerCore" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544778141605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778141605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InterLayer " "Elaborating entity \"InterLayer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544778141909 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Number of Layers: 3\" NetworkConstants.vhd(87) " "VHDL Report Statement at NetworkConstants.vhd(87): \"Number of Layers: 3\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 87 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141911 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Layer 0 starting at 40\" NetworkConstants.vhd(93) " "VHDL Report Statement at NetworkConstants.vhd(93): \"Layer 0 starting at 40\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 93 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141911 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Layer 1 starting at 70\" NetworkConstants.vhd(93) " "VHDL Report Statement at NetworkConstants.vhd(93): \"Layer 1 starting at 70\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 93 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141911 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Layer 2 starting at 90\" NetworkConstants.vhd(93) " "VHDL Report Statement at NetworkConstants.vhd(93): \"Layer 2 starting at 90\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 93 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141911 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Number of Nodes: 90\" NetworkConstants.vhd(50) " "VHDL Report Statement at NetworkConstants.vhd(50): \"Number of Nodes: 90\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 50 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141912 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Number of Weights: 1870\" NetworkConstants.vhd(63) " "VHDL Report Statement at NetworkConstants.vhd(63): \"Number of Weights: 1870\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 63 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141912 "|InterLayer"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Maximum layer size: 40\" NetworkConstants.vhd(78) " "VHDL Report Statement at NetworkConstants.vhd(78): \"Maximum layer size: 40\" (NOTE)" {  } { { "NetworkConstants.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd" 78 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1544778141912 "|InterLayer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_all_done InterLayer.vhd(49) " "VHDL Process Statement warning at InterLayer.vhd(49): signal \"w_all_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InterLayer.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayer.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544778142062 "|InterLayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterLayerCore InterLayerCore:\\u_cores:0:u_interlayer_core " "Elaborating entity \"InterLayerCore\" for hierarchy \"InterLayerCore:\\u_cores:0:u_interlayer_core\"" {  } { { "InterLayer.vhd" "\\u_cores:0:u_interlayer_core" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544778163365 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_llayer InterLayerCore.vhd(68) " "VHDL Process Statement warning at InterLayerCore.vhd(68): signal \"i_llayer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544778163460 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rlayer InterLayerCore.vhd(78) " "VHDL Process Statement warning at InterLayerCore.vhd(78): signal \"i_rlayer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544778163460 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163717 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163717 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163717 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163717 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163717 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163718 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163719 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[0\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[0\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163720 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163721 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163722 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163723 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[1\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[1\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163723 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163723 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163723 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163723 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163724 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163725 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[2\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[2\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163726 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163727 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163728 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[3\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[3\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163729 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163730 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[4\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[4\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163731 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163732 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163733 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[5\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[5\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163734 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163735 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163736 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[6\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[6\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163737 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163738 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163739 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[7\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[7\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163740 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163741 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163742 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[8\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[8\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163743 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163744 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163745 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[9\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[9\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163746 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163747 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163748 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163749 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163749 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163749 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163749 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[10\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[10\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163750 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163750 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163750 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163750 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163750 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163751 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163751 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163751 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163751 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163752 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163752 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163752 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163752 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163753 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163753 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163753 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163753 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163753 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[11\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[11\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163754 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163755 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163755 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163755 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163755 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163755 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163756 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[12\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[12\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163757 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163758 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163758 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163758 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163758 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163758 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163759 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163759 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163759 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163759 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163759 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163760 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[13\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[13\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163761 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163762 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163763 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[14\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[14\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163764 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163765 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163766 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[15\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[15\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163767 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163768 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163769 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[16\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[16\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163770 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163771 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163772 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[17\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[17\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163773 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163774 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163775 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[18\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[18\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163776 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163777 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163778 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[19\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[19\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163779 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163780 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163781 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[20\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[20\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163782 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163783 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163784 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163785 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[21\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[21\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163786 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163787 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163788 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[22\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[22\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163789 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163790 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163791 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163791 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163791 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163791 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163791 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[23\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[23\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163792 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163793 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163794 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[24\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[24\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163795 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163796 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163797 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[25\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[25\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163798 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163799 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163800 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163801 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[26\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[26\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163802 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163803 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163804 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163805 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163805 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[27\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[27\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163805 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163805 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163805 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163806 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163807 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[28\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[28\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163808 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163809 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163809 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163809 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163809 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163809 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163810 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163811 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[29\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[29\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163812 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163813 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163813 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163813 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163813 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163813 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163814 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[30\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[30\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163815 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163816 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163816 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163816 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163816 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163816 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163817 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163818 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163818 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163818 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163818 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163818 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[31\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[31\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163819 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163820 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163821 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163821 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163821 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163821 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163821 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163822 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[32\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[32\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163823 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163824 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163824 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163824 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163824 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163824 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163825 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163826 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163826 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[33\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[33\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163826 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163826 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163826 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163827 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163828 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163829 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163829 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163829 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163829 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[34\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[34\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163829 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163830 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163831 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163832 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163833 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[35\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[35\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163833 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163833 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163833 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163833 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163834 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163835 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[36\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[36\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163836 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163837 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163838 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163838 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163838 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163838 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163838 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163839 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[37\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[37\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163840 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163843 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163843 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163843 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163844 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163844 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163844 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163844 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163845 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163845 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163845 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163845 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163845 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163846 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163846 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163846 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[38\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[38\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163846 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163846 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163847 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163847 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163847 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163847 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163847 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163848 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163849 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[39\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[39\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163850 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163851 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163852 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163852 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163852 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163852 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163852 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[40\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[40\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163853 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163854 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163855 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163855 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163855 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163855 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163856 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163856 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163856 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163857 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163857 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163857 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163857 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163857 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[41\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[41\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163858 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163858 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163858 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163858 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163859 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163859 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163859 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163859 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163860 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163860 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163860 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163860 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163860 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163861 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163861 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163861 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163861 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163861 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163862 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163862 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[42\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[42\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163862 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163862 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163862 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163863 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163863 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163863 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163863 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163863 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163864 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163865 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163865 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163865 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163865 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163865 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163866 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[43\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[43\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163866 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163866 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163866 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163866 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163867 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163867 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163867 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163867 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163867 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163868 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163868 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163868 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163868 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163868 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163869 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[44\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[44\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163870 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163870 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163870 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163870 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163870 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163871 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163871 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163871 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163871 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163871 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163872 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163872 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163872 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163872 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163872 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163873 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163873 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163873 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163873 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163873 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[45\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[45\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163874 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163874 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163874 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163874 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163875 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163875 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163875 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163875 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163876 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163876 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163876 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163876 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163878 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163879 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163879 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163879 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163879 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163880 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163880 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163880 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[46\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[46\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163880 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163880 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163881 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163881 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163881 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163881 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163881 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163882 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163882 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163882 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163882 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163883 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163883 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163883 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163883 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163883 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[47\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[47\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163884 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163885 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163886 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163887 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163887 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163887 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163887 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163887 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[48\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[48\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163888 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163889 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163890 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163890 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163890 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163890 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163890 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[49\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[49\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163891 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163892 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163893 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163894 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[50\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[50\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163895 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163895 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163895 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163895 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163895 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163896 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163897 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[51\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[51\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163898 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163899 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163900 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163901 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163901 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163901 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163901 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163901 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[52\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[52\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163902 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163903 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163903 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163903 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163903 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163903 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163904 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163905 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163905 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163905 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[53\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[53\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163905 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163905 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163906 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163906 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163906 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163906 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163906 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163907 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163907 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163907 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163907 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163907 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163908 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163908 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163908 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163908 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163908 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163909 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163909 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163909 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[54\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[54\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163909 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163909 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163910 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163910 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163910 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163910 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163910 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163911 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163911 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163911 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163911 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163911 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163912 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163912 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163912 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163912 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163912 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163913 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163913 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163913 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[55\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[55\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163913 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163913 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163914 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163914 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163914 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163914 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163914 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163915 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163915 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163915 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163915 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163915 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163916 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163916 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163916 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163916 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163916 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163917 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163917 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163917 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[56\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[56\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163917 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163917 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163918 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163918 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163918 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163918 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163918 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163919 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163919 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163919 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163919 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163919 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163920 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163920 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163920 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163920 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163920 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163921 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163921 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163921 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[57\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[57\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163921 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163921 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163922 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163922 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163922 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163922 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163922 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163923 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163923 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163923 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163923 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163923 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163924 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163924 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163924 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163924 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163924 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163925 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163925 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163925 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[58\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[58\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163925 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163925 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163926 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163926 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163926 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163927 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163927 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163927 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163928 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163928 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163929 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163929 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163930 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163930 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163930 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163930 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163930 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163931 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163931 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163931 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[59\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[59\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163931 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163932 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163932 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163932 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163932 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163932 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163933 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163933 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163933 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163933 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163933 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163934 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163934 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163934 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163934 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163934 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[60\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[60\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163935 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163936 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163936 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163936 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163936 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163936 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163937 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163937 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163937 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163937 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163937 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163938 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163939 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163939 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[61\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[61\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163939 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163939 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163939 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163940 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163941 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163941 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163941 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163941 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163941 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163942 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163942 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163942 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163942 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163942 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[62\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[62\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163943 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163944 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163944 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163944 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163944 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163944 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163945 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163945 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163945 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163945 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163945 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163946 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163946 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163946 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163946 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163946 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[63\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[63\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163947 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163947 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163947 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163947 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163947 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163948 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163948 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163948 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163948 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163948 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163949 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163949 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163949 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163949 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163949 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163950 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163950 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163950 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163950 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163950 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[64\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[64\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163951 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163952 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163952 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163952 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163952 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163952 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163953 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163953 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163953 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163953 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163953 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163954 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163954 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163954 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163954 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[65\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[65\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163954 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163955 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163955 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163955 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163955 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163955 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163956 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163956 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163956 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163956 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163956 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163957 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163957 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163957 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163957 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163957 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[66\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[66\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163958 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163959 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163959 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163959 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163959 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163959 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163960 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163961 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163961 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163961 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163961 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163961 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163962 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163962 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[67\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[67\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163962 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163962 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163962 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163963 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163963 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163963 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163963 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163963 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163964 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163965 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163965 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163965 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163965 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163965 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[68\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[68\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163966 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163967 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163967 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163967 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163967 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163967 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163968 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163969 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163969 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163969 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163969 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[69\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[69\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163969 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163970 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163970 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163970 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163970 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163970 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163971 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163972 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163972 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163972 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163972 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163972 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163973 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163973 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163973 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[70\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[70\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163973 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163973 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163974 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163974 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163975 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163975 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163975 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163976 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163976 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163976 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163976 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163977 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163977 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163977 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163977 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163978 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163978 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163978 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163978 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163978 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[71\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[71\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163979 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163979 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163979 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163979 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163979 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163980 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163980 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163980 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163980 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163981 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163981 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163981 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163981 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163981 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163982 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[72\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[72\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163983 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163983 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163983 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163983 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163983 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163984 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163984 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163984 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163984 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163984 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163985 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163985 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163985 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163985 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163985 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163986 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163986 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163986 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163986 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163986 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[73\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[73\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163987 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163988 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163988 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163988 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163988 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163988 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163989 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163989 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163989 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163989 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163989 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163990 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163990 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163990 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163990 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[74\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[74\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163990 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163991 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163991 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163991 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163991 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163991 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163992 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163993 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163993 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163993 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163993 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163994 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163994 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163994 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163994 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[75\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[75\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163995 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163995 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163995 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163995 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163995 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163996 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163996 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163996 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163996 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163997 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163997 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163997 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163997 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163997 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163998 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163998 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163998 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163998 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163999 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163999 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[76\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[76\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163999 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163999 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778163999 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164000 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164000 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164000 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164000 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164000 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164001 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164001 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164001 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164001 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164001 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164002 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164002 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164002 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164002 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164002 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164003 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164003 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[77\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[77\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164003 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164003 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164003 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164004 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164004 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164004 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164004 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164004 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164005 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164005 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164005 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164005 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164005 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164006 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164006 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164006 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164006 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164007 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164007 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164007 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[78\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[78\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164007 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164008 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164008 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164008 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164008 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164008 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164009 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164009 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164009 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164009 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164010 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164010 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164010 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164010 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164010 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164011 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164011 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164011 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164011 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164012 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[79\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[79\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164012 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164012 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164012 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164013 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164013 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164013 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164013 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164014 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164014 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164014 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164014 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164015 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164015 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164015 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164015 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164016 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164016 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164016 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164016 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164016 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[80\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[80\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164017 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164017 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164017 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164017 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164018 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164018 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164018 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164018 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164018 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164019 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164019 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164019 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164019 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164020 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164020 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164020 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164020 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164020 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164021 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164021 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[81\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[81\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164021 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164021 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164022 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164022 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164022 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164022 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164023 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164023 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164023 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164023 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164023 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164024 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164024 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164024 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164024 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164025 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164025 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164025 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164025 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164025 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[82\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[82\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164026 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164026 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164026 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164026 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164026 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164027 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164027 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164027 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164027 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164028 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164028 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164028 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164028 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164028 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164029 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164029 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164029 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164029 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164029 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164030 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[83\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[83\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164030 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164030 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164030 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164030 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164031 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164031 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164031 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164031 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164032 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164032 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164032 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164032 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164032 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164033 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164033 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164033 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164033 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164033 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164034 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164034 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[84\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[84\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164034 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164034 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164034 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164035 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164035 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164035 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164035 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164036 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164036 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164036 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164036 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164036 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164037 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164037 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164037 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164037 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164037 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164038 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164038 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164038 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[85\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[85\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164038 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164038 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164039 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164039 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164039 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164039 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164040 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164040 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164040 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164040 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164040 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164041 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164041 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164041 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164041 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164041 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164042 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164042 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164042 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164042 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[86\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[86\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164043 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164043 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164043 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164043 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164043 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164044 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164044 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164044 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164044 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164044 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164045 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164045 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164045 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164045 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164045 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164046 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164046 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164046 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164046 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164047 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[87\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[87\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164047 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164047 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164047 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164047 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164048 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164048 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164048 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164048 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164048 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164049 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164049 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[10\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[10\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164049 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[11\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[11\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164049 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[12\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[12\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164050 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[13\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[13\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164050 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[14\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[14\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164050 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[15\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[15\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164050 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[16\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[16\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164050 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[17\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[17\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164051 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[18\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[18\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164051 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[88\]\[19\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[88\]\[19\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164051 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[0\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[0\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164051 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[1\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[1\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164051 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[2\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[2\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164052 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[3\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[3\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164052 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[4\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[4\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164052 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[5\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[5\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164052 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[6\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[6\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164052 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[7\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[7\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164053 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[8\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[8\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164053 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_Nodes\[89\]\[9\] InterLayerCore.vhd(123) " "Inferred latch for \"io_Nodes\[89\]\[9\]\" at InterLayerCore.vhd(123)" {  } { { "InterLayerCore.vhd" "" { Text "/home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/InterLayerCore.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544778164053 "|InterLayer|InterLayerCore:\u_cores:0:u_interlayer_core"}