# Reading E:/altera/modelsim_ase/tcl/vsim/pref.tcl
# do Sixteen_Bit_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying E:/altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:/altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/MAREG.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:25 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/MAREG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MAREG
# -- Compiling architecture vhd_marge of MAREG
# End time: 00:47:26 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/IREG.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:26 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/IREG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IREG
# -- Compiling architecture vhd_ireg of IREG
# End time: 00:47:26 on Jul 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:26 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity COUNTER
# -- Compiling architecture vhd_counter of COUNTER
# End time: 00:47:27 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:27 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture vhd_alu of ALU
# End time: 00:47:27 on Jul 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/DREG.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:27 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/DREG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DREG
# -- Compiling architecture vhd_dreg of DREG
# End time: 00:47:28 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/CTRL.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:28 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CTRL
# -- Compiling architecture vhd_ctrl of CTRL
# End time: 00:47:28 on Jul 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:28 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CLOCK
# -- Compiling architecture vhd of CLOCK
# End time: 00:47:29 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:29 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PC
# -- Compiling architecture vhd_pc of PC
# End time: 00:47:29 on Jul 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/RAM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:29 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAM
# -- Compiling architecture vhd_ram of RAM
# End time: 00:47:30 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:30 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Sixteen_Bit_CPU
# -- Compiling architecture vhd of Sixteen_Bit_CPU
# End time: 00:47:30 on Jul 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {F:/Code/Quartus/Sixteen_Bit/TB/ms_cpu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:47:30 on Jul 13,2020
# vcom -reportprogress 300 -93 -work work F:/Code/Quartus/Sixteen_Bit/TB/ms_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ms_cpu
# -- Compiling architecture modelsim of ms_cpu
# End time: 00:47:31 on Jul 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ms_cpu
# vsim -gui "+altera" -l msim_transcript -do "Sixteen_Bit_CPU_run_msim_rtl_vhdl.do" 
# Start time: 00:47:31 on Jul 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ms_cpu(modelsim)
# Loading work.sixteen_bit_cpu(vhd)
# Loading work.clock(vhd)
# Loading work.counter(vhd_counter)
# Loading work.ctrl(vhd_ctrl)
# Loading work.ireg(vhd_ireg)
# Loading work.dreg(vhd_dreg)
# Loading work.pc(vhd_pc)
# Loading work.mareg(vhd_marge)
# Loading work.ram(vhd_ram)
# Loading work.alu(vhd_alu)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /ms_cpu/CPU/CTRLM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2700 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3900 ns  Iteration: 7  Instance: /ms_cpu/CPU/A
# End time: 00:51:21 on Jul 13,2020, Elapsed time: 0:03:50
# Errors: 0, Warnings: 22
