0.7
2020.2
Nov  8 2024
22:36:57
C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1762820162,vhdl,,,,c_addsub_0,,,,,,,,
C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.srcs/sim_1/new/four_bit_tb.v,1762820962,verilog,,,,four_bit_tb,,,,,,,,
C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.srcs/sources_1/new/four_bit.v,1762820478,verilog,,C:/programming/testcode/vivado/4-Bit Full Adder/4-Bit Full Adder.srcs/sim_1/new/four_bit_tb.v,,four_bit,,,,,,,,
