INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab3/project_1/project_1.srcs/sim_1/new/frequency_divider_tb_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frequency_divider_tb_2'
