\BOOKMARK [0][-]{chapter.1}{Atmega328P Basics}{}% 1
\BOOKMARK [1][-]{section.1.1}{Features}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Block Diagram}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Pins}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.3.1}{Power Pins}{section.1.3}% 5
\BOOKMARK [2][-]{subsection.1.3.2}{PORTB - PB7:PB0}{section.1.3}% 6
\BOOKMARK [2][-]{subsection.1.3.3}{PORTC - PC5:PB0}{section.1.3}% 7
\BOOKMARK [2][-]{subsection.1.3.4}{PC6/}{section.1.3}% 8
\BOOKMARK [2][-]{subsection.1.3.5}{PORTD - PD7:PD0}{section.1.3}% 9
\BOOKMARK [2][-]{subsection.1.3.6}{}{section.1.3}% 10
\BOOKMARK [2][-]{subsection.1.3.7}{AREF}{section.1.3}% 11
\BOOKMARK [2][-]{subsection.1.3.8}{ADC7:ADC6}{section.1.3}% 12
\BOOKMARK [1][-]{section.1.4}{Modes}{chapter.1}% 13
\BOOKMARK [2][-]{subsection.1.4.1}{Idle Mode}{section.1.4}% 14
\BOOKMARK [2][-]{subsection.1.4.2}{Power-Down Mode}{section.1.4}% 15
\BOOKMARK [2][-]{subsection.1.4.3}{Power-Save Mode}{section.1.4}% 16
\BOOKMARK [2][-]{subsection.1.4.4}{ADC Noise reduction mode}{section.1.4}% 17
\BOOKMARK [2][-]{subsection.1.4.5}{Standby Mode}{section.1.4}% 18
\BOOKMARK [1][-]{section.1.5}{AVR CPU Core}{chapter.1}% 19
\BOOKMARK [2][-]{subsection.1.5.1}{Reset and Interrupt vectors}{section.1.5}% 20
\BOOKMARK [2][-]{subsection.1.5.2}{Interrupt Handling}{section.1.5}% 21
\BOOKMARK [1][-]{section.1.6}{AVR Memories}{chapter.1}% 22
\BOOKMARK [2][-]{subsection.1.6.1}{In-System Reprogrammable Flash Program Memory}{section.1.6}% 23
\BOOKMARK [2][-]{subsection.1.6.2}{SRAM Data Memory}{section.1.6}% 24
\BOOKMARK [2][-]{subsection.1.6.3}{EEPROM Data Memory}{section.1.6}% 25
\BOOKMARK [2][-]{subsection.1.6.4}{I/O Memory}{section.1.6}% 26
\BOOKMARK [1][-]{section.1.7}{System Clock and Clock Options}{chapter.1}% 27
\BOOKMARK [2][-]{subsection.1.7.1}{Clock Systems}{section.1.7}% 28
\BOOKMARK [2][-]{subsection.1.7.2}{Clock Sources}{section.1.7}% 29
\BOOKMARK [2][-]{subsection.1.7.3}{System Clock Prescalar}{section.1.7}% 30
\BOOKMARK [1][-]{section.1.8}{Power Management and Sleep modes}{chapter.1}% 31
\BOOKMARK [2][-]{subsection.1.8.1}{Sleep Modes}{section.1.8}% 32
\BOOKMARK [2][-]{subsection.1.8.2}{Power Reduction Register}{section.1.8}% 33
\BOOKMARK [2][-]{subsection.1.8.3}{Minimizing Power Consumption}{section.1.8}% 34
\BOOKMARK [1][-]{section.1.9}{RESETTING AVR}{chapter.1}% 35
\BOOKMARK [2][-]{subsection.1.9.1}{Reset Sources}{section.1.9}% 36
\BOOKMARK [0][-]{chapter.2}{Compiling and Running}{}% 37
\BOOKMARK [1][-]{section.2.1}{GCC}{chapter.2}% 38
\BOOKMARK [1][-]{section.2.2}{GNU Binutils}{chapter.2}% 39
\BOOKMARK [1][-]{section.2.3}{avr-lib}{chapter.2}% 40
\BOOKMARK [1][-]{section.2.4}{Compiler Options}{chapter.2}% 41
\BOOKMARK [1][-]{section.2.5}{Compilation}{chapter.2}% 42
\BOOKMARK [1][-]{section.2.6}{Linking}{chapter.2}% 43
\BOOKMARK [1][-]{section.2.7}{Generating the hex file}{chapter.2}% 44
\BOOKMARK [1][-]{section.2.8}{AVRDUDE}{chapter.2}% 45
\BOOKMARK [2][-]{subsection.2.8.1}{Introduction}{section.2.8}% 46
\BOOKMARK [2][-]{subsection.2.8.2}{Command Line Options}{section.2.8}% 47
\BOOKMARK [2][-]{subsection.2.8.3}{Example}{section.2.8}% 48
\BOOKMARK [2][-]{subsection.2.8.4}{Writing the High fuse}{section.2.8}% 49
\BOOKMARK [0][-]{chapter.3}{Input/Output Ports}{}% 50
\BOOKMARK [1][-]{section.3.1}{Introduction}{chapter.3}% 51
\BOOKMARK [1][-]{section.3.2}{General Digital I/O}{chapter.3}% 52
\BOOKMARK [2][-]{subsection.3.2.1}{DDR Registers}{section.3.2}% 53
\BOOKMARK [2][-]{subsection.3.2.2}{PORT registers}{section.3.2}% 54
\BOOKMARK [2][-]{subsection.3.2.3}{PIN Registers}{section.3.2}% 55
\BOOKMARK [1][-]{section.3.3}{Alternate Port Functions}{chapter.3}% 56
\BOOKMARK [0][-]{chapter.4}{Interrupts}{}% 57
\BOOKMARK [1][-]{section.4.1}{Introduction}{chapter.4}% 58
\BOOKMARK [2][-]{subsection.4.1.1}{Register Description}{section.4.1}% 59
\BOOKMARK [1][-]{section.4.2}{External Interrupts}{chapter.4}% 60
\BOOKMARK [2][-]{subsection.4.2.1}{Register Description}{section.4.2}% 61
\BOOKMARK [1][-]{section.4.3}{Configuring External Interupt}{chapter.4}% 62
\BOOKMARK [1][-]{section.4.4}{Configuring Pin Change Interupt}{chapter.4}% 63
\BOOKMARK [0][-]{chapter.5}{Timer/Counter 0}{}% 64
\BOOKMARK [1][-]{section.5.1}{Features}{chapter.5}% 65
\BOOKMARK [1][-]{section.5.2}{Block Diagram}{chapter.5}% 66
\BOOKMARK [1][-]{section.5.3}{Terminologies and Registers}{chapter.5}% 67
\BOOKMARK [1][-]{section.5.4}{Timer/Counter0 Units}{chapter.5}% 68
\BOOKMARK [2][-]{subsection.5.4.1}{Clock Source/Select Unit}{section.5.4}% 69
\BOOKMARK [2][-]{subsection.5.4.2}{Counter Unit}{section.5.4}% 70
\BOOKMARK [2][-]{subsection.5.4.3}{Output Compare Unit}{section.5.4}% 71
\BOOKMARK [2][-]{subsection.5.4.4}{Compare Match Output Unit}{section.5.4}% 72
\BOOKMARK [1][-]{section.5.5}{Modes of Operation}{chapter.5}% 73
\BOOKMARK [2][-]{subsection.5.5.1}{Normal Mode - Non-PWM Mode}{section.5.5}% 74
\BOOKMARK [2][-]{subsection.5.5.2}{Clear Timer on Compare Match\(CTC\) Mode - Non-PWM Mode}{section.5.5}% 75
\BOOKMARK [2][-]{subsection.5.5.3}{Fast PWM Mode}{section.5.5}% 76
\BOOKMARK [2][-]{subsection.5.5.4}{Phase Correct PWM Mode}{section.5.5}% 77
\BOOKMARK [1][-]{section.5.6}{Register Description}{chapter.5}% 78
\BOOKMARK [1][-]{section.5.7}{Configuring the Timer/Counter}{chapter.5}% 79
\BOOKMARK [2][-]{subsection.5.7.1}{Normal Mode}{section.5.7}% 80
\BOOKMARK [2][-]{subsection.5.7.2}{CTC Mode}{section.5.7}% 81
\BOOKMARK [2][-]{subsection.5.7.3}{Fast PWM Mode}{section.5.7}% 82
\BOOKMARK [2][-]{subsection.5.7.4}{Phase Corrected PWM Mode}{section.5.7}% 83
\BOOKMARK [0][-]{chapter.6}{Timer/Counter 1}{}% 84
\BOOKMARK [1][-]{section.6.1}{Features}{chapter.6}% 85
\BOOKMARK [1][-]{section.6.2}{Block Diagram}{chapter.6}% 86
\BOOKMARK [1][-]{section.6.3}{Terminologies and Registers}{chapter.6}% 87
\BOOKMARK [1][-]{section.6.4}{Timer/Counter1 Units}{chapter.6}% 88
\BOOKMARK [2][-]{subsection.6.4.1}{Clock Source/Select Unit}{section.6.4}% 89
\BOOKMARK [2][-]{subsection.6.4.2}{Counter Unit}{section.6.4}% 90
\BOOKMARK [2][-]{subsection.6.4.3}{Input Capture Unit}{section.6.4}% 91
\BOOKMARK [2][-]{subsection.6.4.4}{Output Compare Unit}{section.6.4}% 92
\BOOKMARK [2][-]{subsection.6.4.5}{Compare Match Output Unit}{section.6.4}% 93
\BOOKMARK [1][-]{section.6.5}{Modes of Operation}{chapter.6}% 94
\BOOKMARK [2][-]{subsection.6.5.1}{Normal Mode - Non-PWM Mode}{section.6.5}% 95
\BOOKMARK [2][-]{subsection.6.5.2}{Clear Timer on Compare Match\(CTC\) Mode - Non-PWM Mode}{section.6.5}% 96
\BOOKMARK [2][-]{subsection.6.5.3}{Fast PWM Mode}{section.6.5}% 97
\BOOKMARK [2][-]{subsection.6.5.4}{Phase Correct PWM Mode}{section.6.5}% 98
\BOOKMARK [2][-]{subsection.6.5.5}{Phase and Frequency Corrected PWM Mode}{section.6.5}% 99
\BOOKMARK [1][-]{section.6.6}{Register Description}{chapter.6}% 100
\BOOKMARK [1][-]{section.6.7}{Configuring the Timer/Counter}{chapter.6}% 101
\BOOKMARK [2][-]{subsection.6.7.1}{Normal Mode}{section.6.7}% 102
\BOOKMARK [2][-]{subsection.6.7.2}{CTC Mode}{section.6.7}% 103
\BOOKMARK [2][-]{subsection.6.7.3}{Application I - Delay}{section.6.7}% 104
\BOOKMARK [2][-]{subsection.6.7.4}{Fast PWM Mode}{section.6.7}% 105
\BOOKMARK [2][-]{subsection.6.7.5}{Phase Corrected PWM Mode}{section.6.7}% 106
\BOOKMARK [0][-]{chapter.7}{Timer/Counter 2}{}% 107
\BOOKMARK [1][-]{section.7.1}{Features}{chapter.7}% 108
\BOOKMARK [1][-]{section.7.2}{Block Diagram}{chapter.7}% 109
\BOOKMARK [1][-]{section.7.3}{Terminologies and Registers}{chapter.7}% 110
\BOOKMARK [1][-]{section.7.4}{Timer/Counter2 Units}{chapter.7}% 111
\BOOKMARK [2][-]{subsection.7.4.1}{Clock Source/Select Unit}{section.7.4}% 112
\BOOKMARK [2][-]{subsection.7.4.2}{Counter Unit}{section.7.4}% 113
\BOOKMARK [2][-]{subsection.7.4.3}{Output Compare Unit}{section.7.4}% 114
\BOOKMARK [2][-]{subsection.7.4.4}{Compare Match Output Unit}{section.7.4}% 115
\BOOKMARK [1][-]{section.7.5}{Modes of Operation}{chapter.7}% 116
\BOOKMARK [2][-]{subsection.7.5.1}{Normal Mode - Non-PWM Mode}{section.7.5}% 117
\BOOKMARK [2][-]{subsection.7.5.2}{Clear Timer on Compare Match\(CTC\) Mode - Non-PWM Mode}{section.7.5}% 118
\BOOKMARK [2][-]{subsection.7.5.3}{Fast PWM Mode}{section.7.5}% 119
\BOOKMARK [2][-]{subsection.7.5.4}{Phase Correct PWM Mode}{section.7.5}% 120
\BOOKMARK [1][-]{section.7.6}{Register Description}{chapter.7}% 121
\BOOKMARK [1][-]{section.7.7}{Configuring the Timer/Counter}{chapter.7}% 122
\BOOKMARK [2][-]{subsection.7.7.1}{Normal Mode}{section.7.7}% 123
\BOOKMARK [2][-]{subsection.7.7.2}{CTC Mode}{section.7.7}% 124
\BOOKMARK [2][-]{subsection.7.7.3}{Fast PWM Mode}{section.7.7}% 125
\BOOKMARK [2][-]{subsection.7.7.4}{Phase Corrected PWM Mode}{section.7.7}% 126
\BOOKMARK [0][-]{chapter.8}{Serial Peripheral Interface}{}% 127
\BOOKMARK [1][-]{section.8.1}{Features}{chapter.8}% 128
\BOOKMARK [1][-]{section.8.2}{Block Diagram}{chapter.8}% 129
\BOOKMARK [1][-]{section.8.3}{SPI Master-Slave Interconnection}{chapter.8}% 130
\BOOKMARK [2][-]{subsection.8.3.1}{SPI Pins}{section.8.3}% 131
\BOOKMARK [2][-]{subsection.8.3.2}{Basic Operation}{section.8.3}% 132
\BOOKMARK [2][-]{subsection.8.3.3}{Clock Phase and Clock polarity}{section.8.3}% 133
\BOOKMARK [2][-]{subsection.8.3.4}{Data Frame Format}{section.8.3}% 134
\BOOKMARK [1][-]{section.8.4}{Register Description}{chapter.8}% 135
\BOOKMARK [1][-]{section.8.5}{Configuring the SPI}{chapter.8}% 136
\BOOKMARK [0][-]{chapter.9}{Universal Synchronous and Asynchronous serial Receiver and Transmitter 0}{}% 137
\BOOKMARK [1][-]{section.9.1}{Features}{chapter.9}% 138
\BOOKMARK [1][-]{section.9.2}{Block Diagram}{chapter.9}% 139
\BOOKMARK [2][-]{subsection.9.2.1}{Clock Generator Block}{section.9.2}% 140
\BOOKMARK [2][-]{subsection.9.2.2}{Transmitte Block}{section.9.2}% 141
\BOOKMARK [2][-]{subsection.9.2.3}{Receiver Block}{section.9.2}% 142
\BOOKMARK [1][-]{section.9.3}{Clock Genration}{chapter.9}% 143
\BOOKMARK [2][-]{subsection.9.3.1}{Internal Clock Generation - The Baud Rate Generator}{section.9.3}% 144
\BOOKMARK [2][-]{subsection.9.3.2}{External Clock}{section.9.3}% 145
\BOOKMARK [1][-]{section.9.4}{Frame Format}{chapter.9}% 146
\BOOKMARK [1][-]{section.9.5}{Register Description}{chapter.9}% 147
\BOOKMARK [1][-]{section.9.6}{Configurint USART}{chapter.9}% 148
\BOOKMARK [0][-]{chapter.10}{Two Wire Interface}{}% 149
\BOOKMARK [1][-]{section.10.1}{Features}{chapter.10}% 150
\BOOKMARK [1][-]{section.10.2}{2-wire Serial Interface}{chapter.10}% 151
\BOOKMARK [2][-]{subsection.10.2.1}{ Pins}{section.10.2}% 152
\BOOKMARK [2][-]{subsection.10.2.2}{Terminology}{section.10.2}% 153
\BOOKMARK [2][-]{subsection.10.2.3}{Electrical Interconnection}{section.10.2}% 154
\BOOKMARK [1][-]{section.10.3}{Data Transfer and Frame Format}{chapter.10}% 155
\BOOKMARK [2][-]{subsection.10.3.1}{Transferring Bits}{section.10.3}% 156
\BOOKMARK [2][-]{subsection.10.3.2}{START and STOP Conditions}{section.10.3}% 157
\BOOKMARK [2][-]{subsection.10.3.3}{Address Packet format}{section.10.3}% 158
\BOOKMARK [2][-]{subsection.10.3.4}{Data Packet format}{section.10.3}% 159
\BOOKMARK [2][-]{subsection.10.3.5}{Overall Operation}{section.10.3}% 160
\BOOKMARK [1][-]{section.10.4}{TWI Module}{chapter.10}% 161
\BOOKMARK [2][-]{subsection.10.4.1}{Block Diagram}{section.10.4}% 162
\BOOKMARK [2][-]{subsection.10.4.2}{Bit Rate Generation Unit}{section.10.4}% 163
\BOOKMARK [2][-]{subsection.10.4.3}{Bus Interface Unit}{section.10.4}% 164
\BOOKMARK [2][-]{subsection.10.4.4}{Address Match Unit}{section.10.4}% 165
\BOOKMARK [2][-]{subsection.10.4.5}{Control Unit}{section.10.4}% 166
\BOOKMARK [1][-]{section.10.5}{TWI Usage}{chapter.10}% 167
\BOOKMARK [2][-]{subsection.10.5.1}{An Example - Master transmits single data byte to slave}{section.10.5}% 168
\BOOKMARK [1][-]{section.10.6}{Transmission Modes}{chapter.10}% 169
\BOOKMARK [2][-]{subsection.10.6.1}{Master Transmitter Mode \(MT\)}{section.10.6}% 170
\BOOKMARK [2][-]{subsection.10.6.2}{Master Receiver Mode \(MR\)}{section.10.6}% 171
\BOOKMARK [2][-]{subsection.10.6.3}{Slave Receiver Mode \(SR\)}{section.10.6}% 172
\BOOKMARK [2][-]{subsection.10.6.4}{Slave Transmitter Mode \(ST\)}{section.10.6}% 173
\BOOKMARK [1][-]{section.10.7}{Register Desciption}{chapter.10}% 174
\BOOKMARK [1][-]{section.10.8}{Configuring the I2c}{chapter.10}% 175
\BOOKMARK [2][-]{subsection.10.8.1}{Master Transmitter and Receiver}{section.10.8}% 176
\BOOKMARK [2][-]{subsection.10.8.2}{Slave Transmitter and Receiver}{section.10.8}% 177
\BOOKMARK [0][-]{chapter.11}{Analog Comparator}{}% 178
\BOOKMARK [1][-]{section.11.1}{Overview}{chapter.11}% 179
\BOOKMARK [1][-]{section.11.2}{Block Diagram}{chapter.11}% 180
\BOOKMARK [1][-]{section.11.3}{Analog Compartors Input}{chapter.11}% 181
\BOOKMARK [1][-]{section.11.4}{Register Description}{chapter.11}% 182
\BOOKMARK [1][-]{section.11.5}{Configuring the Analog Comparator}{chapter.11}% 183
\BOOKMARK [2][-]{subsection.11.5.1}{Using AIN1 as positive input and AIN0 as Negative Input}{section.11.5}% 184
\BOOKMARK [0][-]{chapter.12}{Analog to Digital Converter}{}% 185
\BOOKMARK [1][-]{section.12.1}{Features}{chapter.12}% 186
\BOOKMARK [1][-]{section.12.2}{Overview}{chapter.12}% 187
\BOOKMARK [1][-]{section.12.3}{Block Diagram}{chapter.12}% 188
\BOOKMARK [1][-]{section.12.4}{Starting Conversion}{chapter.12}% 189
\BOOKMARK [2][-]{subsection.12.4.1}{Single Conversion}{section.12.4}% 190
\BOOKMARK [2][-]{subsection.12.4.2}{Triggered Conversion}{section.12.4}% 191
\BOOKMARK [1][-]{section.12.5}{Register Description}{chapter.12}% 192
\BOOKMARK [1][-]{section.12.6}{Configuring the ADC}{chapter.12}% 193
\BOOKMARK [2][-]{subsection.12.6.1}{Single Conversion}{section.12.6}% 194
\BOOKMARK [2][-]{subsection.12.6.2}{Free Running Conversion}{section.12.6}% 195
\BOOKMARK [0][-]{chapter.13}{Miscellaneous}{}% 196
\BOOKMARK [1][-]{section.13.1}{Fuse Bits}{chapter.13}% 197
\BOOKMARK [2][-]{subsection.13.1.1}{Extended Fuse Byte}{section.13.1}% 198
\BOOKMARK [2][-]{subsection.13.1.2}{High Fuse Byte}{section.13.1}% 199
\BOOKMARK [2][-]{subsection.13.1.3}{Low Fuse Byte}{section.13.1}% 200
\BOOKMARK [1][-]{section.13.2}{Signature Bytes}{chapter.13}% 201
\BOOKMARK [1][-]{section.13.3}{Calibration Byte}{chapter.13}% 202
