=====
SETUP
-27.498
51.572
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_5_G[0]_s0
51.572
=====
SETUP
-27.475
51.549
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_7_G[0]_s0
51.549
=====
SETUP
-27.475
51.549
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_29_G[0]_s0
51.549
=====
SETUP
-27.475
51.549
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_9_G[0]_s0
51.549
=====
SETUP
-27.475
51.549
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_3_G[0]_s0
51.549
=====
SETUP
-27.469
51.543
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_24_G[0]_s0
51.543
=====
SETUP
-27.469
51.543
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_21_G[0]_s0
51.543
=====
SETUP
-27.469
51.543
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_s1044
37.815
38.317
dmem/RAM_s1011
38.317
38.480
dmem/RAM_DOL_7_G[3]_s41
38.809
39.908
dmem/RAM_DOL_7_G[3]_s33
39.908
40.057
dmem/RAM_DOL_7_G[3]_s28
40.057
40.220
rvsingle/dp/resultmux/Result_0_s9
42.333
43.155
rvsingle/dp/resultmux/Result_0_s0
45.263
45.889
rvsingle/dp/resultmux/Result_0_s
47.028
48.127
rvsingle/dp/rf/rf_rf_RAMREG_1_G[0]_s0
51.543
=====
SETUP
-27.417
51.491
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_60_G[0]_s12
39.539
40.165
dmem/RAM_DOL_60_G[0]_s4
40.165
40.314
dmem/RAM_DOL_60_G[0]_s2
40.314
40.477
dmem/RAM_DOL_60_G[0]_s0
40.477
40.640
rvsingle/dp/resultmux/Result_4_s7
43.402
44.434
rvsingle/dp/resultmux/Result_4_s1
45.573
46.375
rvsingle/dp/resultmux/Result_4_s
46.794
47.420
rvsingle/dp/rf/rf_rf_RAMREG_24_G[4]_s0
51.491
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_9_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_8_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_7_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_6_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_5_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_4_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_3_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_2_G[6]_s0
51.458
=====
SETUP
-27.384
51.458
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_1_G[6]_s0
51.458
=====
SETUP
-27.379
51.453
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_17_G[6]_s0
51.453
=====
SETUP
-27.379
51.453
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_15_G[6]_s0
51.453
=====
SETUP
-27.375
51.448
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_31_G[6]_s0
51.448
=====
SETUP
-27.375
51.448
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_22_G[6]_s0
51.448
=====
SETUP
-27.375
51.448
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_13_G[6]_s0
51.448
=====
SETUP
-27.375
51.448
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_1_s
37.326
37.585
dmem/RAM_DOL_90_G[0]_s12
39.038
39.860
dmem/RAM_DOL_90_G[0]_s4
39.860
40.009
dmem/RAM_DOL_90_G[0]_s2
40.009
40.172
dmem/RAM_DOL_90_G[0]_s0
40.172
40.335
rvsingle/dp/resultmux/Result_6_s8
44.561
45.593
rvsingle/dp/resultmux/Result_6_s1
45.599
46.421
rvsingle/dp/resultmux/Result_6_s
46.911
48.010
rvsingle/dp/rf/rf_rf_RAMREG_0_G[6]_s0
51.448
=====
SETUP
-27.324
51.398
24.074
clk_ibuf
0.000
4.230
rvsingle/dp/pcreg/q_5_s0
4.474
4.932
imem/RAM_2_RAM_2_14_0_s
9.347
9.606
imem/RAM_2_DOL_30_G[0]_s10
12.193
13.225
imem/RAM_2_DOL_30_G[0]_s4
13.225
13.374
imem/RAM_2_DOL_30_G[0]_s1
13.374
13.537
imem/RAM_2_DOL_30_G[0]_s0
13.537
13.700
rvsingle/dp/rf/rf_rf_1_0_s
17.611
17.892
rvsingle/dp/rf/SrcA_0_s1
18.679
19.778
rvsingle/dp/rf/SrcA_0_s
22.056
23.155
rvsingle/dp/alu/S_0_s
25.263
26.308
rvsingle/dp/alu/S_1_s
26.308
26.365
rvsingle/dp/alu/S_2_s
26.365
26.422
rvsingle/dp/alu/S_3_s
26.422
26.479
rvsingle/dp/alu/S_4_s
26.479
27.007
rvsingle/dp/alu/DataAdr_4_s0
27.430
28.056
dmem/RAM_RAM_7_2_s
37.330
37.590
dmem/RAM_DOL_165_G[0]_s14
39.528
40.154
dmem/RAM_DOL_165_G[0]_s6
40.154
40.303
dmem/RAM_DOL_165_G[0]_s2
40.303
40.466
dmem/RAM_DOL_165_G[0]_s0
40.466
40.629
rvsingle/dp/resultmux/Result_11_s1
44.353
45.385
rvsingle/dp/resultmux/Result_11_s
45.391
46.490
rvsingle/dp/rf/rf_rf_RAMREG_27_G[11]_s0
51.398
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
ur1/urx1/c_235_0_s3
3.311
3.644
ur1/urx1/n68_s13
3.647
4.019
ur1/urx1/c_235_0_s3
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
ur1/urx1/conta10_2_s0
3.311
3.644
ur1/urx1/n80_s8
3.647
4.019
ur1/urx1/conta10_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
ur1/urx1/c_235_4_s0
3.311
3.644
ur1/urx1/n64_s10
3.647
4.019
ur1/urx1/c_235_4_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
ur1/urx1/c_235_6_s0
3.311
3.644
ur1/urx1/n62_s10
3.647
4.019
ur1/urx1/c_235_6_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
ur1/retar_7_s0
3.311
3.644
ur1/n399_s18
3.647
4.019
ur1/retar_7_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
spi_0/bit_count_1_s1
3.311
3.644
spi_0/n430_s2
3.647
4.019
spi_0/bit_count_1_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
spi_0/bit_count_3_s1
3.311
3.644
spi_0/n428_s2
3.647
4.019
spi_0/bit_count_3_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
imem/cnt_1seg_0_s0
3.311
3.644
imem/n352_s7
3.647
4.019
imem/cnt_1seg_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
imem/cnt_1seg_3_s0
3.311
3.644
imem/n349_s6
3.647
4.019
imem/cnt_1seg_3_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
imem/cnt_1seg_18_s0
3.311
3.644
imem/n334_s6
3.647
4.019
imem/cnt_1seg_18_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
imem/cnt_1seg_22_s0
3.311
3.644
imem/n330_s6
3.647
4.019
imem/cnt_1seg_22_s0
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/ut1/bits_cnt_0_s1
3.311
3.644
ur1/ut1/n55_s3
3.648
4.020
ur1/ut1/bits_cnt_0_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/ut1/cnt_0_s1
3.311
3.644
ur1/ut1/n36_s3
3.648
4.020
ur1/ut1/cnt_0_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/ut1/bits_cnt_3_s0
3.311
3.644
ur1/ut1/n52_s0
3.648
4.020
ur1/ut1/bits_cnt_3_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/urx1/state_1_s3
3.311
3.644
ur1/urx1/n50_s16
3.648
4.020
ur1/urx1/state_1_s3
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/punt_2_s0
3.311
3.644
ur1/n410_s18
3.648
4.020
ur1/punt_2_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/punt_3_s0
3.311
3.644
ur1/n409_s18
3.648
4.020
ur1/punt_3_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/retar_0_s0
3.311
3.644
ur1/n406_s18
3.648
4.020
ur1/retar_0_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/retar_2_s0
3.311
3.644
ur1/n404_s18
3.648
4.020
ur1/retar_2_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/retar_5_s0
3.311
3.644
ur1/n401_s18
3.648
4.020
ur1/retar_5_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
ur1/cnt_crc_1_s0
3.311
3.644
ur1/n377_s19
3.648
4.020
ur1/cnt_crc_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
spi_0/cont_1_s0
3.311
3.644
spi_0/n164_s2
3.648
4.020
spi_0/cont_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
spi_0/cont_4_s0
3.311
3.644
spi_0/n161_s2
3.648
4.020
spi_0/cont_4_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
spi_0/cont_6_s0
3.311
3.644
spi_0/n159_s2
3.648
4.020
spi_0/cont_6_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
spi_0/cont_7_s0
3.311
3.644
spi_0/n158_s2
3.648
4.020
spi_0/cont_7_s0
4.020
