Info Session started: Sat Nov 11 20:07:02 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32I
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         I
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:02 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x0000001e 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x000010b4 0x000010b4 R-E   1000
Info (OR_PD) LOAD           0x00003000 0x80002000 0x80002000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80003010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800032c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80003010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80003010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800032c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80003010 bytes 4 0xa01ef000
Info (ICV_FN) Finishing coverage at 0x80001080
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/I/AUIPC-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 963
Info   Unique instructions   : 5/39 :  12.82%
Info   Coverage points hit   : 166/2540 :   6.54%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
a01ef000
69d27000
ede3d000
19a51000
8d5fd000
00000000
6250f000
ffa64000
7ad3a000
c8c1e000
00000000
2dadf000
3c847000
a7ae7000
b62bf000
0a3d1000
80fd4000
f5ff4000
67ad9000
454c0000
d3492000
d663e000
3f1c5000
d39ae000
3a4dd000
00000000
c88d5000
00000000
b3c30000
c7dd8000
00000000
fffff000
fffff000
fffff000
00001000
fffff000
fffff000
00000000
00000000
fffff000
00001000
00002000
00004000
00008000
00010000
00020000
00040000
00080000
00100000
00200000
00400000
00800000
01000000
02000000
04000000
08000000
10000000
20000000
40000000
80000000
ffffe000
ffffd000
ffffb000
ffff7000
fffef000
fffdf000
fffbf000
fff7f000
ffeff000
ffdff000
ffbff000
ff7ff000
fefff000
fdfff000
fbfff000
f7fff000
effff000
dffff000
bffff000
7ffff000
ffffe000
ffffd000
ffffb000
ffff7000
fffef000
fffdf000
fffbf000
fff7f000
ffeff000
ffdff000
ffbff000
ff7ff000
fefff000
fdfff000
fbfff000
f7fff000
effff000
dffff000
bffff000
7ffff000
ffffe000
ffffd000
ffffb000
ffff7000
00001000
00002000
00004000
00008000
00010000
00020000
00040000
00080000
00100000
00200000
00400000
00800000
01000000
02000000
04000000
08000000
10000000
20000000
40000000
80000000
ffffe000
ffffd000
ffffb000
ffff7000
fffef000
fffdf000
fffbf000
fff7f000
ffeff000
ffdff000
ffbff000
ff7ff000
fefff000
fdfff000
fbfff000
f7fff000
effff000
dffff000
bffff000
7ffff000
ffffe000
ffffd000
ffffb000
ffff7000
fffef000
fffdf000
fffbf000
fff7f000
ffeff000
ffdff000
ffbff000
ff7ff000
fefff000
fdfff000
fbfff000
f7fff000
effff000
dffff000
bffff000
7ffff000
ffffe000
ffffd000
ffffb000
ffff7000
00000000
deadbeef
deadbeef
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 1,046
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.04 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:03 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:03 2023

