#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe5d120b470 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fe5d1205a10 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fe5d121fe40_0 .var "a", 2 0;
v0x7fe5d121fef0_0 .var "b", 2 0;
v0x7fe5d121ff80_0 .var "cin", 0 0;
v0x7fe5d1220070_0 .net "cout", 2 0, L_0x7fe5d1221fe0;  1 drivers
v0x7fe5d1220100_0 .var/i "mismatch_count", 31 0;
v0x7fe5d12201d0_0 .net "sum", 2 0, L_0x7fe5d1221e70;  1 drivers
S_0x7fe5d120f5d0 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7fe5d120b470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7fe5d121fa70_0 .net "a", 2 0, v0x7fe5d121fe40_0;  1 drivers
v0x7fe5d121fb00_0 .net "b", 2 0, v0x7fe5d121fef0_0;  1 drivers
v0x7fe5d121fb90_0 .net "cin", 0 0, v0x7fe5d121ff80_0;  1 drivers
v0x7fe5d121fc40_0 .net "cout", 2 0, L_0x7fe5d1221fe0;  alias, 1 drivers
v0x7fe5d121fcd0_0 .net "sum", 2 0, L_0x7fe5d1221e70;  alias, 1 drivers
L_0x7fe5d1220940 .part v0x7fe5d121fe40_0, 0, 1;
L_0x7fe5d1220a60 .part v0x7fe5d121fef0_0, 0, 1;
L_0x7fe5d1221160 .part v0x7fe5d121fe40_0, 1, 1;
L_0x7fe5d1221280 .part v0x7fe5d121fef0_0, 1, 1;
L_0x7fe5d12213a0 .part L_0x7fe5d1221fe0, 0, 1;
L_0x7fe5d1221ab0 .part v0x7fe5d121fe40_0, 2, 1;
L_0x7fe5d1221c50 .part v0x7fe5d121fef0_0, 2, 1;
L_0x7fe5d1221660 .part L_0x7fe5d1221fe0, 1, 1;
L_0x7fe5d1221e70 .concat8 [ 1 1 1 0], L_0x7fe5d1220350, L_0x7fe5d1220bf0, L_0x7fe5d12214e0;
L_0x7fe5d1221fe0 .concat8 [ 1 1 1 0], L_0x7fe5d12207f0, L_0x7fe5d1221010, L_0x7fe5d1221960;
S_0x7fe5d120f740 .scope module, "fa0" "full_adder" 3 8, 3 34 0, S_0x7fe5d120f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fe5d1220260 .functor XOR 1, L_0x7fe5d1220940, L_0x7fe5d1220a60, C4<0>, C4<0>;
L_0x7fe5d1220350 .functor XOR 1, L_0x7fe5d1220260, v0x7fe5d121ff80_0, C4<0>, C4<0>;
L_0x7fe5d1220440 .functor AND 1, L_0x7fe5d1220940, L_0x7fe5d1220a60, C4<1>, C4<1>;
L_0x7fe5d1220550 .functor AND 1, L_0x7fe5d1220a60, v0x7fe5d121ff80_0, C4<1>, C4<1>;
L_0x7fe5d1220660 .functor OR 1, L_0x7fe5d1220440, L_0x7fe5d1220550, C4<0>, C4<0>;
L_0x7fe5d1220780 .functor AND 1, L_0x7fe5d1220940, v0x7fe5d121ff80_0, C4<1>, C4<1>;
L_0x7fe5d12207f0 .functor OR 1, L_0x7fe5d1220660, L_0x7fe5d1220780, C4<0>, C4<0>;
v0x7fe5d120ad90_0 .net *"_ivl_0", 0 0, L_0x7fe5d1220260;  1 drivers
v0x7fe5d121dfd0_0 .net *"_ivl_10", 0 0, L_0x7fe5d1220780;  1 drivers
v0x7fe5d121e070_0 .net *"_ivl_4", 0 0, L_0x7fe5d1220440;  1 drivers
v0x7fe5d121e120_0 .net *"_ivl_6", 0 0, L_0x7fe5d1220550;  1 drivers
v0x7fe5d121e1d0_0 .net *"_ivl_8", 0 0, L_0x7fe5d1220660;  1 drivers
v0x7fe5d121e2c0_0 .net "a", 0 0, L_0x7fe5d1220940;  1 drivers
v0x7fe5d121e360_0 .net "b", 0 0, L_0x7fe5d1220a60;  1 drivers
v0x7fe5d121e400_0 .net "cin", 0 0, v0x7fe5d121ff80_0;  alias, 1 drivers
v0x7fe5d121e4a0_0 .net "cout", 0 0, L_0x7fe5d12207f0;  1 drivers
v0x7fe5d121e5b0_0 .net "sum", 0 0, L_0x7fe5d1220350;  1 drivers
S_0x7fe5d121e6c0 .scope module, "fa1" "full_adder" 3 16, 3 34 0, S_0x7fe5d120f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fe5d1220b80 .functor XOR 1, L_0x7fe5d1221160, L_0x7fe5d1221280, C4<0>, C4<0>;
L_0x7fe5d1220bf0 .functor XOR 1, L_0x7fe5d1220b80, L_0x7fe5d12213a0, C4<0>, C4<0>;
L_0x7fe5d1220ca0 .functor AND 1, L_0x7fe5d1221160, L_0x7fe5d1221280, C4<1>, C4<1>;
L_0x7fe5d1220db0 .functor AND 1, L_0x7fe5d1221280, L_0x7fe5d12213a0, C4<1>, C4<1>;
L_0x7fe5d1220e60 .functor OR 1, L_0x7fe5d1220ca0, L_0x7fe5d1220db0, C4<0>, C4<0>;
L_0x7fe5d1220fa0 .functor AND 1, L_0x7fe5d1221160, L_0x7fe5d12213a0, C4<1>, C4<1>;
L_0x7fe5d1221010 .functor OR 1, L_0x7fe5d1220e60, L_0x7fe5d1220fa0, C4<0>, C4<0>;
v0x7fe5d121e900_0 .net *"_ivl_0", 0 0, L_0x7fe5d1220b80;  1 drivers
v0x7fe5d121e990_0 .net *"_ivl_10", 0 0, L_0x7fe5d1220fa0;  1 drivers
v0x7fe5d121ea30_0 .net *"_ivl_4", 0 0, L_0x7fe5d1220ca0;  1 drivers
v0x7fe5d121eaf0_0 .net *"_ivl_6", 0 0, L_0x7fe5d1220db0;  1 drivers
v0x7fe5d121eba0_0 .net *"_ivl_8", 0 0, L_0x7fe5d1220e60;  1 drivers
v0x7fe5d121ec90_0 .net "a", 0 0, L_0x7fe5d1221160;  1 drivers
v0x7fe5d121ed30_0 .net "b", 0 0, L_0x7fe5d1221280;  1 drivers
v0x7fe5d121edd0_0 .net "cin", 0 0, L_0x7fe5d12213a0;  1 drivers
v0x7fe5d121ee70_0 .net "cout", 0 0, L_0x7fe5d1221010;  1 drivers
v0x7fe5d121ef80_0 .net "sum", 0 0, L_0x7fe5d1220bf0;  1 drivers
S_0x7fe5d121f090 .scope module, "fa2" "full_adder" 3 24, 3 34 0, S_0x7fe5d120f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fe5d1220d30 .functor XOR 1, L_0x7fe5d1221ab0, L_0x7fe5d1221c50, C4<0>, C4<0>;
L_0x7fe5d12214e0 .functor XOR 1, L_0x7fe5d1220d30, L_0x7fe5d1221660, C4<0>, C4<0>;
L_0x7fe5d12215d0 .functor AND 1, L_0x7fe5d1221ab0, L_0x7fe5d1221c50, C4<1>, C4<1>;
L_0x7fe5d1221700 .functor AND 1, L_0x7fe5d1221c50, L_0x7fe5d1221660, C4<1>, C4<1>;
L_0x7fe5d12217b0 .functor OR 1, L_0x7fe5d12215d0, L_0x7fe5d1221700, C4<0>, C4<0>;
L_0x7fe5d12218f0 .functor AND 1, L_0x7fe5d1221ab0, L_0x7fe5d1221660, C4<1>, C4<1>;
L_0x7fe5d1221960 .functor OR 1, L_0x7fe5d12217b0, L_0x7fe5d12218f0, C4<0>, C4<0>;
v0x7fe5d121f2d0_0 .net *"_ivl_0", 0 0, L_0x7fe5d1220d30;  1 drivers
v0x7fe5d121f360_0 .net *"_ivl_10", 0 0, L_0x7fe5d12218f0;  1 drivers
v0x7fe5d121f410_0 .net *"_ivl_4", 0 0, L_0x7fe5d12215d0;  1 drivers
v0x7fe5d121f4d0_0 .net *"_ivl_6", 0 0, L_0x7fe5d1221700;  1 drivers
v0x7fe5d121f580_0 .net *"_ivl_8", 0 0, L_0x7fe5d12217b0;  1 drivers
v0x7fe5d121f670_0 .net "a", 0 0, L_0x7fe5d1221ab0;  1 drivers
v0x7fe5d121f710_0 .net "b", 0 0, L_0x7fe5d1221c50;  1 drivers
v0x7fe5d121f7b0_0 .net "cin", 0 0, L_0x7fe5d1221660;  1 drivers
v0x7fe5d121f850_0 .net "cout", 0 0, L_0x7fe5d1221960;  1 drivers
v0x7fe5d121f960_0 .net "sum", 0 0, L_0x7fe5d12214e0;  1 drivers
    .scope S_0x7fe5d120b470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe5d1220100_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe5d121fe40_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe5d121fef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5d121ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fe5d1220070_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fe5d12201d0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fe5d1220070_0, v0x7fe5d12201d0_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fe5d1220100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe5d1220100_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe5d121fe40_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe5d121fef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5d121ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fe5d1220070_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fe5d12201d0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fe5d1220070_0, v0x7fe5d12201d0_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fe5d1220100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe5d1220100_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe5d121fe40_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe5d121fef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5d121ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fe5d1220070_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fe5d12201d0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fe5d1220070_0, v0x7fe5d12201d0_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fe5d1220100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe5d1220100_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe5d121fe40_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe5d121fef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5d121ff80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fe5d1220070_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fe5d12201d0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fe5d1220070_0, v0x7fe5d12201d0_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fe5d1220100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe5d1220100_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fe5d1220100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fe5d1220100_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "Zero-shot/modules/Adder3.v";
