
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests WORKDIR=comb_dir TESTMODE=FULLSCAN EXPERIMENT=exp_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Saturday May 02 16:39:05 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 15059.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=comb_dir
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=comb_dir/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_050215163905-853876000
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539         0         0         0     24539   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):     32      32      15702    64.23%   64.23%          0       8743     00:00.03     00:00.40        00:01.35    [end TDA_220] 
INFO (TDA-220):     64      64       1709    72.23%   72.23%          3       6694     00:00.04     00:00.88        00:02.48    [end TDA_220] 
INFO (TDA-220):     96      96       1599    81.31%   81.31%          7       4371     00:00.05     00:01.75        00:04.34    [end TDA_220] 
INFO (TDA-220):    128     128        785    87.16%   87.16%         10       2915     00:00.05     00:02.27        00:05.42    [end TDA_220] 
INFO (TDA-220):    160     160        485    92.48%   92.48%         11       1648     00:00.06     00:02.77        00:06.37    [end TDA_220] 
INFO (TDA-220):    192     192        438    95.97%   95.97%         12        870     00:00.07     00:02.99        00:06.77    [end TDA_220] 
INFO (TDA-220):    224     223        232    97.04%   97.04%         12        638     00:00.07     00:03.00        00:06.78    [end TDA_220] 
INFO (TDA-220):    256     254        183    97.89%   97.89%         12        455     00:00.07     00:03.01        00:06.79    [end TDA_220] 
INFO (TDA-220):    288     284        161    98.64%   98.64%         12        294     00:00.08     00:03.01        00:06.80    [end TDA_220] 
INFO (TDA-220):    320     314        111    99.15%   99.15%         12        183     00:00.08     00:03.02        00:06.81    [end TDA_220] 
INFO (TDA-220):    352     344         73    99.49%   99.49%         12        110     00:00.08     00:03.02        00:06.82    [end TDA_220] 
INFO (TDA-220):    384     370         47    99.71%   99.71%         12         63     00:00.08     00:03.02        00:06.82    [end TDA_220] 
INFO (TDA-220):    416     399         45    99.92%   99.92%         12         18     00:00.08     00:03.02        00:06.83    [end TDA_220] 
INFO (TDA-220):    423     405          7    99.95%   99.95%         12         11     00:00.08     00:03.03        00:06.83    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21577         0      2951        11  87.93  99.95

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static               24539     21577         0      2951        11  87.93  99.95
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          405
----------------------------------------------------------
 Total                                          405

(I) File(s) generated (bytes and name):

         151552 comb_dir/tbdata/faultStatus.FULLSCAN.exp_comb
         245315 comb_dir/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           10,514,544  bytes

                      CPU Time =    0:00:03.04
                  Elapsed Time =    0:00:07.26                    [end TDA_001]

     Date Ended:  Saturday May 02 16:39:13 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     16 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
