{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 08:03:25 2010 " "Info: Processing started: Wed Jul 07 08:03:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff register fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 241.78 MHz 4.136 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 241.78 MHz between source register \"fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff\" and destination register \"fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff\" (period= 4.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.872 ns + Longest register register " "Info: + Longest register to register delay is 3.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 1 REG LCFF_X49_Y34_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.623 ns) 1.402 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|valid_rreq 2 COMB LCCOMB_X50_Y34_N16 11 " "Info: 2: + IC(0.779 ns) + CELL(0.623 ns) = 1.402 ns; Loc. = LCCOMB_X50_Y34_N16; Fanout = 11; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|valid_rreq'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.651 ns) 2.461 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~66 3 COMB LCCOMB_X50_Y34_N20 2 " "Info: 3: + IC(0.408 ns) + CELL(0.651 ns) = 2.461 ns; Loc. = LCCOMB_X50_Y34_N20; Fanout = 2; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 } "NODE_NAME" } } { "db/scfifo_bn21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/scfifo_bn21.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.623 ns) 3.764 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~0 4 COMB LCCOMB_X49_Y34_N4 1 " "Info: 4: + IC(0.680 ns) + CELL(0.623 ns) = 3.764 ns; Loc. = LCCOMB_X49_Y34_N4; Fanout = 1; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 } "NODE_NAME" } } { "db/scfifo_bn21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/scfifo_bn21.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.872 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 5 REG LCFF_X49_Y34_N5 13 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.872 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 51.78 % ) " "Info: Total cell delay = 2.005 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.867 ns ( 48.22 % ) " "Info: Total interconnect delay = 1.867 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.872 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.779ns 0.408ns 0.680ns 0.000ns } { 0.000ns 0.623ns 0.651ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.195 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns CLK~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 3.195 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 3 REG LCFF_X49_Y34_N5 13 " "Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.96 % ) " "Info: Total cell delay = 1.756 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.439 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.195 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns CLK~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 3.195 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 3 REG LCFF_X49_Y34_N5 13 " "Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.96 % ) " "Info: Total cell delay = 1.756 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.439 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.872 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.779ns 0.408ns 0.680ns 0.000ns } { 0.000ns 0.623ns 0.651ns 0.623ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff WR CLK 6.584 ns register " "Info: tsu for register \"fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff\" (data pin = \"WR\", clock pin = \"CLK\") is 6.584 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.819 ns + Longest pin register " "Info: + Longest pin to register delay is 9.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns WR 1 PIN PIN_C14 15 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_C14; Fanout = 15; PIN Node = 'WR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 88 -8 160 104 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.804 ns) + CELL(0.370 ns) 7.088 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|valid_wreq~26 2 COMB LCCOMB_X49_Y34_N6 43 " "Info: 2: + IC(5.804 ns) + CELL(0.370 ns) = 7.088 ns; Loc. = LCCOMB_X49_Y34_N6; Fanout = 43; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|valid_wreq~26'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { WR fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 8.408 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~66 3 COMB LCCOMB_X50_Y34_N20 2 " "Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 8.408 ns; Loc. = LCCOMB_X50_Y34_N20; Fanout = 2; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 } "NODE_NAME" } } { "db/scfifo_bn21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/scfifo_bn21.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.623 ns) 9.711 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~0 4 COMB LCCOMB_X49_Y34_N4 1 " "Info: 4: + IC(0.680 ns) + CELL(0.623 ns) = 9.711 ns; Loc. = LCCOMB_X49_Y34_N4; Fanout = 1; COMB Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|_~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 } "NODE_NAME" } } { "db/scfifo_bn21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/scfifo_bn21.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.819 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 5 REG LCFF_X49_Y34_N5 13 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.819 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.639 ns ( 26.88 % ) " "Info: Total cell delay = 2.639 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.180 ns ( 73.12 % ) " "Info: Total interconnect delay = 7.180 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.819 ns" { WR fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.819 ns" { WR {} WR~combout {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 5.804ns 0.696ns 0.680ns 0.000ns } { 0.000ns 0.914ns 0.370ns 0.624ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.195 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns CLK~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 3.195 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff 3 REG LCFF_X49_Y34_N5 13 " "Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|empty_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_it21.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/a_dpfifo_it21.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.96 % ) " "Info: Total cell delay = 1.756 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 45.04 % ) " "Info: Total interconnect delay = 1.439 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.819 ns" { WR fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.819 ns" { WR {} WR~combout {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0 {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 5.804ns 0.696ns 0.680ns 0.000ns } { 0.000ns 0.914ns 0.370ns 0.624ns 0.623ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff {} } { 0.000ns 0.000ns 0.239ns 1.200ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[5\] fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\] 11.133 ns memory " "Info: tco from clock \"CLK\" to destination pin \"Q\[5\]\" through memory \"fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\]\" is 11.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.262 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 3.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns CLK~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.815 ns) 3.262 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\] 3 MEM M4K_X52_Y34 1 " "Info: 3: + IC(1.118 ns) + CELL(0.815 ns) = 3.262 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] } "NODE_NAME" } } { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.905 ns ( 58.40 % ) " "Info: Total cell delay = 1.905 ns ( 58.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 41.60 % ) " "Info: Total interconnect delay = 1.357 ns ( 41.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] {} } { 0.000ns 0.000ns 0.239ns 1.118ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.611 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\] 1 MEM M4K_X52_Y34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] } "NODE_NAME" } } { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.296 ns) + CELL(3.206 ns) 7.611 ns Q\[5\] 2 PIN PIN_Y14 0 " "Info: 2: + IC(4.296 ns) + CELL(3.206 ns) = 7.611 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'Q\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] Q[5] } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 128 440 616 144 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 43.56 % ) " "Info: Total cell delay = 3.315 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 56.44 % ) " "Info: Total interconnect delay = 4.296 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.611 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] Q[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.611 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] {} Q[5] {} } { 0.000ns 4.296ns } { 0.109ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] {} } { 0.000ns 0.000ns 0.239ns 1.118ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.611 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] Q[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.611 ns" { fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] {} Q[5] {} } { 0.000ns 4.296ns } { 0.109ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5 D\[5\] CLK -3.381 ns memory " "Info: th for memory \"fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5\" (data pin = \"D\[5\]\", clock pin = \"CLK\") is -3.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.305 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 3.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns CLK~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 208 -8 160 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.858 ns) 3.305 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5 3 MEM M4K_X52_Y34 1 " "Info: 3: + IC(1.118 ns) + CELL(0.858 ns) = 3.305 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 58.94 % ) " "Info: Total cell delay = 1.948 ns ( 58.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 41.06 % ) " "Info: Total interconnect delay = 1.357 ns ( 41.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.305 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 {} } { 0.000ns 0.000ns 0.239ns 1.118ns } { 0.000ns 1.090ns 0.000ns 0.858ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.953 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns D\[5\] 1 PIN PIN_D15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 1; PIN Node = 'D\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "FIFO.bdf" "" { Schematic "c:/altera/72/quartus/FIFO/FIFO.bdf" { { 56 -8 160 72 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.909 ns) + CELL(0.130 ns) 6.953 ns fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5 2 MEM M4K_X52_Y34 1 " "Info: 2: + IC(5.909 ns) + CELL(0.130 ns) = 6.953 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_it21:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|ram_block2a0~portb_datain_reg5'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { D[5] fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_mbj1.tdf" "" { Text "c:/altera/72/quartus/FIFO/db/altsyncram_mbj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.044 ns ( 15.02 % ) " "Info: Total cell delay = 1.044 ns ( 15.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.909 ns ( 84.98 % ) " "Info: Total interconnect delay = 5.909 ns ( 84.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { D[5] fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { D[5] {} D[5]~combout {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 {} } { 0.000ns 0.000ns 5.909ns } { 0.000ns 0.914ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { CLK CLK~clkctrl fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.305 ns" { CLK {} CLK~combout {} CLK~clkctrl {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 {} } { 0.000ns 0.000ns 0.239ns 1.118ns } { 0.000ns 1.090ns 0.000ns 0.858ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.953 ns" { D[5] fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.953 ns" { D[5] {} D[5]~combout {} fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 {} } { 0.000ns 0.000ns 5.909ns } { 0.000ns 0.914ns 0.130ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Allocated 117 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 08:03:27 2010 " "Info: Processing ended: Wed Jul 07 08:03:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
