srcscan starts
INFO: analyzing module alu_control_ex (VERI-9002)
INFO: analyzing module alu_ex (VERI-9002)
INFO: analyzing module control_unit (VERI-9002)
INFO: analyzing module data_memory (VERI-9002)
INFO: analyzing module ex_mem_reg (VERI-9002)
INFO: analyzing module ex_stage (VERI-9002)
INFO: analyzing module id_ex_reg (VERI-9002)
INFO: analyzing module id_stage (VERI-9002)
INFO: analyzing module if_id_reg (VERI-9002)
INFO: analyzing module if_stage (VERI-9002)
INFO: analyzing module incr4 (VERI-9002)
INFO: analyzing module inst_memory (VERI-9002)
INFO: analyzing module mem_and_gate (VERI-9002)
INFO: analyzing module mem_stage (VERI-9002)
INFO: analyzing module mem_wb_reg (VERI-9002)
INFO: analyzing module mux2_ex (VERI-9002)
INFO: analyzing module mux2to1 (VERI-9002)
INFO: analyzing module pc_reg (VERI-9002)
INFO: analyzing module pipeline_top (VERI-9002)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1365044304134301826.tmp(86): WARNING: redeclaration of ANSI port 'ex_mem_pc_branch' is not allowed (VERI-1372)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1365044304134301826.tmp(87): WARNING: redeclaration of ANSI port 'ex_mem_zero' is not allowed (VERI-1372)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1365044304134301826.tmp(88): WARNING: redeclaration of ANSI port 'ex_mem_alu_result' is not allowed (VERI-1372)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1365044304134301826.tmp(89): WARNING: redeclaration of ANSI port 'ex_mem_write_data' is not allowed (VERI-1372)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1365044304134301826.tmp(90): WARNING: redeclaration of ANSI port 'ex_mem_write_reg' is not allowed (VERI-1372)
INFO: analyzing module reg_file (VERI-9002)
INFO: analyzing module sign_extend (VERI-9002)
INFO: analyzing module pipeline_top_tb (VERI-9002)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist4534254041106693420.tmp(76): WARNING: identifier 'mem_wb_wb_ctl' is used before its declaration (VERI-1875)
srcscan exits with return value 0
