{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:31:41 2014 " "Info: Processing started: Fri Jan 24 19:31:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project6 -c Project6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project6 -c Project6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRAFFICLIGHT_FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRAFFICLIGHT_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAFFICLIGHT_FSM-BEHAVIORAL " "Info: Found design unit 1: TRAFFICLIGHT_FSM-BEHAVIORAL" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRAFFICLIGHT_FSM " "Info: Found entity 1: TRAFFICLIGHT_FSM" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COUNTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file COUNTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEHAVIORAL_EX19B-BEHAVIORAL " "Info: Found design unit 1: BEHAVIORAL_EX19B-BEHAVIORAL" {  } { { "COUNTER.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/COUNTER.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEHAVIORAL_EX19B " "Info: Found entity 1: BEHAVIORAL_EX19B" {  } { { "COUNTER.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/COUNTER.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Project6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project6 " "Info: Found entity 1: Project6" {  } { { "Project6.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEHzCLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEHzCLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRAFFICLIGHT_FSM2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRAFFICLIGHT_FSM2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAFFICLIGHT_FSM2-BEHAVIORAL " "Info: Found design unit 1: TRAFFICLIGHT_FSM2-BEHAVIORAL" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRAFFICLIGHT_FSM2 " "Info: Found entity 1: TRAFFICLIGHT_FSM2" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project6 " "Info: Elaborating entity \"Project6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAFFICLIGHT_FSM TRAFFICLIGHT_FSM:inst " "Info: Elaborating entity \"TRAFFICLIGHT_FSM\" for hierarchy \"TRAFFICLIGHT_FSM:inst\"" {  } { { "Project6.bdf" "inst" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 192 328 536 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM.vhd(106) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM.vhd(106): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM.vhd(111) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM.vhd(111): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst10 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst10\"" {  } { { "Project6.bdf" "inst10" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 136 40 208 232 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEHAVIORAL_EX19B BEHAVIORAL_EX19B:inst1 " "Info: Elaborating entity \"BEHAVIORAL_EX19B\" for hierarchy \"BEHAVIORAL_EX19B:inst1\"" {  } { { "Project6.bdf" "inst1" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 352 328 528 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAFFICLIGHT_FSM2 TRAFFICLIGHT_FSM2:inst11 " "Info: Elaborating entity \"TRAFFICLIGHT_FSM2\" for hierarchy \"TRAFFICLIGHT_FSM2:inst11\"" {  } { { "Project6.bdf" "inst11" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_Project6/Project6.bdf" { { 464 328 536 592 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM2.vhd(104) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM2.vhd(104): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RED_STATE TRAFFICLIGHT_FSM2.vhd(109) " "Warning (10492): VHDL Process Statement warning at TRAFFICLIGHT_FSM2.vhd(109): signal \"RED_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRAFFICLIGHT_FSM2.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/TRAFFICLIGHT_FSM2.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst10\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst10\|Add0\"" {  } { { "ONEHzCLK.vhd" "Add0" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst10\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CLK_GEN:inst10\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst10\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "a:/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "ONEHzCLK.vhd" "" { Text "C:/Github/Quartus_Projects/ENGN_4070_Project6/ONEHzCLK.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Info: Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Info: Implemented 78 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:31:42 2014 " "Info: Processing ended: Fri Jan 24 19:31:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
