Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec 14 02:37:11 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     954         
LUTAR-1    Warning           LUT drives async reset alert    21          
TIMING-20  Warning           Non-clocked latch               81          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2184)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2442)
5. checking no_input_delay (9)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2184)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 413 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P4 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: debounce_kill_00111111_1/button_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/Clock_generator_uart_1/standard_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/already_use_level_3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/process_begin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/uart_tx_1/Clock_Creator_50hz_1/standard_clock_reg/Q (HIGH)

 There are 299 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2442)
---------------------------------------------------
 There are 2442 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2483          inf        0.000                      0                 2483           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2483 Endpoints
Min Delay          2483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.703ns  (logic 10.374ns (34.925%)  route 19.329ns (65.075%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/Q
                         net (fo=37, routed)          3.644     4.100    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31/O
                         net (fo=1, routed)           0.000     4.224    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.756    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.870    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.183 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_155/O[3]
                         net (fo=34, routed)          2.282     7.465    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[11]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.306     7.771 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058/O
                         net (fo=2, routed)           0.998     8.768    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.892 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062/O
                         net (fo=1, routed)           0.000     8.892    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.425 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000     9.425    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.542    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/O[1]
                         net (fo=3, routed)           1.034    10.899    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_6
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.306    11.205 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711/O
                         net (fo=1, routed)           0.536    11.741    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.126 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    12.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.240    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/O[0]
                         net (fo=5, routed)           0.760    13.222    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_7
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.521 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.521    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.768 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.804    14.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_7
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.299    14.871 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158/O
                         net (fo=1, routed)           0.000    14.871    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/O[3]
                         net (fo=7, routed)           1.363    16.877    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_4
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    17.560 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.814 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          1.636    19.450    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.367    19.817 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216/O
                         net (fo=1, routed)           0.000    19.817    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.218 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.218    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.332    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.112    21.778    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.303    22.081 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314/O
                         net (fo=1, routed)           0.000    22.081    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.479 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.479    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.701 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.118    23.819    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    24.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.543    24.661    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.187 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.187    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.458 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.465    25.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.373    26.296 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           1.173    27.469    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    27.593 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_18/O
                         net (fo=2, routed)           0.812    28.406    main_state_switcher_1/second_time_switcher_for_strong_standby/strong_standby_minute_0[0]
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.530 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_7/O
                         net (fo=1, routed)           1.050    29.579    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_3
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    29.703 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.703    main_state_switcher_1/content_4[1]
    SLICE_X49Y39         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.651ns  (logic 10.374ns (34.987%)  route 19.277ns (65.013%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/Q
                         net (fo=37, routed)          3.644     4.100    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31/O
                         net (fo=1, routed)           0.000     4.224    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.756    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.870    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.183 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_155/O[3]
                         net (fo=34, routed)          2.282     7.465    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[11]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.306     7.771 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058/O
                         net (fo=2, routed)           0.998     8.768    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.892 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062/O
                         net (fo=1, routed)           0.000     8.892    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.425 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000     9.425    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.542    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/O[1]
                         net (fo=3, routed)           1.034    10.899    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_6
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.306    11.205 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711/O
                         net (fo=1, routed)           0.536    11.741    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.126 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    12.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.240    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/O[0]
                         net (fo=5, routed)           0.760    13.222    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_7
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.521 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.521    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.768 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.804    14.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_7
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.299    14.871 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158/O
                         net (fo=1, routed)           0.000    14.871    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/O[3]
                         net (fo=7, routed)           1.363    16.877    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_4
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    17.560 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.814 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          1.636    19.450    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.367    19.817 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216/O
                         net (fo=1, routed)           0.000    19.817    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.218 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.218    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.332    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.112    21.778    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.303    22.081 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314/O
                         net (fo=1, routed)           0.000    22.081    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.479 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.479    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.701 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.118    23.819    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    24.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.543    24.661    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.187 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.187    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.458 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.465    25.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.373    26.296 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           1.173    27.469    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    27.593 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_18/O
                         net (fo=2, routed)           0.943    28.536    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[0]
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    28.660 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[0]_i_5/O
                         net (fo=1, routed)           0.867    29.527    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3_reg[0]_1
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    29.651 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    29.651    main_state_switcher_1/content_3[0]
    SLICE_X49Y40         FDRE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.515ns  (logic 10.652ns (36.090%)  route 18.863ns (63.910%))
  Logic Levels:           35  (CARRY4=20 FDPE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[4]/C
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[4]/Q
                         net (fo=54, routed)          3.320     3.776    main_state_switcher_1/second_time_switcher_for_self_clean/Q[4]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6[2]_i_114/O
                         net (fo=1, routed)           0.000     3.900    main_state_switcher_1/second_time_switcher_for_self_clean/content_6[2]_i_114_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.432 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.432    main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.745 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_95/O[3]
                         net (fo=34, routed)          2.919     7.664    main_state_switcher_1/second_time_switcher_for_self_clean/total_seconds04_out[11]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.306     7.970 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_982/O
                         net (fo=2, routed)           0.938     8.908    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_982_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.124     9.032 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_986/O
                         net (fo=1, routed)           0.000     9.032    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_986_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     9.565    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000     9.682    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000     9.799    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000     9.916    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.239 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_358/O[1]
                         net (fo=3, routed)           0.989    11.228    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_358_n_6
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.306    11.534 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_346/O
                         net (fo=1, routed)           0.336    11.870    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_346_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.255 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    12.255    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.494 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187/O[2]
                         net (fo=3, routed)           1.104    13.598    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187_n_5
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.302    13.900 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_268/O
                         net (fo=1, routed)           0.000    13.900    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_268_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.480 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186/O[2]
                         net (fo=1, routed)           0.814    15.294    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.302    15.596 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_96/O
                         net (fo=1, routed)           0.000    15.596    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_96_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.972 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.972    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.191 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_188/O[0]
                         net (fo=1, routed)           1.074    17.265    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_188_n_7
    SLICE_X28Y48         LUT1 (Prop_lut1_I0_O)        0.295    17.560 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_100/O
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_100_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.924 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39/CO[0]
                         net (fo=44, routed)          1.199    19.123    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39_n_3
    SLICE_X29Y45         LUT4 (Prop_lut4_I1_O)        0.373    19.496 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_138/O
                         net (fo=1, routed)           0.000    19.496    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_138_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.046 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.046    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.160    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.494 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28/O[1]
                         net (fo=8, routed)           0.992    21.486    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.303    21.789 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_254/O
                         net (fo=1, routed)           0.000    21.789    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_254_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.187 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.187    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.521 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52/O[1]
                         net (fo=3, routed)           0.802    23.324    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52_n_6
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.303    23.627 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147/O
                         net (fo=1, routed)           0.689    24.316    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.836 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.836    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.090 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21/CO[0]
                         net (fo=3, routed)           0.594    25.683    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21_n_3
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.367    26.050 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29/O
                         net (fo=5, routed)           0.842    26.892    main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    27.016 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[3]_i_7/O
                         net (fo=1, routed)           1.454    28.470    main_state_switcher_1/second_time_switcher_for_level_3/self_clean_minute_1[0]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.124    28.594 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2/O
                         net (fo=1, routed)           0.797    29.391    main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.515 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.515    main_state_switcher_1/content_4[3]
    SLICE_X47Y40         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.126ns  (logic 10.374ns (35.617%)  route 18.752ns (64.383%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/Q
                         net (fo=37, routed)          3.644     4.100    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31/O
                         net (fo=1, routed)           0.000     4.224    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.756    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.870    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.183 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_155/O[3]
                         net (fo=34, routed)          2.282     7.465    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[11]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.306     7.771 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058/O
                         net (fo=2, routed)           0.998     8.768    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.892 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062/O
                         net (fo=1, routed)           0.000     8.892    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.425 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000     9.425    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.542    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/O[1]
                         net (fo=3, routed)           1.034    10.899    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_6
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.306    11.205 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711/O
                         net (fo=1, routed)           0.536    11.741    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.126 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    12.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.240    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/O[0]
                         net (fo=5, routed)           0.760    13.222    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_7
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.521 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.521    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.768 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.804    14.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_7
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.299    14.871 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158/O
                         net (fo=1, routed)           0.000    14.871    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/O[3]
                         net (fo=7, routed)           1.363    16.877    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_4
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    17.560 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.814 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          1.636    19.450    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.367    19.817 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216/O
                         net (fo=1, routed)           0.000    19.817    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.218 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.218    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.332    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.112    21.778    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.303    22.081 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314/O
                         net (fo=1, routed)           0.000    22.081    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.479 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.479    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.701 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.118    23.819    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    24.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.543    24.661    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.187 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.187    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.458 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.465    25.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.373    26.296 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.979    27.276    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124    27.400 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[2]_i_14/O
                         net (fo=1, routed)           1.051    28.451    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[1]
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.124    28.575 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[2]_i_5/O
                         net (fo=1, routed)           0.427    29.002    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4_reg[2]_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    29.126 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    29.126    main_state_switcher_1/content_4[2]
    SLICE_X48Y40         FDRE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.021ns  (logic 10.374ns (35.747%)  route 18.647ns (64.253%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/Q
                         net (fo=37, routed)          3.644     4.100    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31/O
                         net (fo=1, routed)           0.000     4.224    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.756    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.870    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.183 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_155/O[3]
                         net (fo=34, routed)          2.282     7.465    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[11]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.306     7.771 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058/O
                         net (fo=2, routed)           0.998     8.768    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.892 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062/O
                         net (fo=1, routed)           0.000     8.892    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.425 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000     9.425    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.542    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/O[1]
                         net (fo=3, routed)           1.034    10.899    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_6
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.306    11.205 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711/O
                         net (fo=1, routed)           0.536    11.741    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.126 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    12.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.240    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/O[0]
                         net (fo=5, routed)           0.760    13.222    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_7
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.521 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.521    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.768 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.804    14.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_7
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.299    14.871 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158/O
                         net (fo=1, routed)           0.000    14.871    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/O[3]
                         net (fo=7, routed)           1.363    16.877    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_4
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    17.560 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.814 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          1.636    19.450    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.367    19.817 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216/O
                         net (fo=1, routed)           0.000    19.817    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.218 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.218    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.332    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.112    21.778    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.303    22.081 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314/O
                         net (fo=1, routed)           0.000    22.081    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.479 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.479    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.701 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.118    23.819    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    24.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.543    24.661    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.187 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.187    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.458 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.465    25.923    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.373    26.296 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           1.029    27.325    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I3_O)        0.124    27.449 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_10/O
                         net (fo=1, routed)           0.665    28.114    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[1]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.124    28.238 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2/O
                         net (fo=1, routed)           0.659    28.897    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I0_O)        0.124    29.021 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    29.021    main_state_switcher_1/content_3[2]
    SLICE_X48Y38         FDRE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.792ns  (logic 10.652ns (36.996%)  route 18.140ns (63.004%))
  Logic Levels:           35  (CARRY4=20 FDPE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDPE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[4]/C
    SLICE_X4Y23          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  main_state_switcher_1/self_clean_timer_standard_reg[4]/Q
                         net (fo=54, routed)          3.320     3.776    main_state_switcher_1/second_time_switcher_for_self_clean/Q[4]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     3.900 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6[2]_i_114/O
                         net (fo=1, routed)           0.000     3.900    main_state_switcher_1/second_time_switcher_for_self_clean/content_6[2]_i_114_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.432 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.432    main_state_switcher_1/second_time_switcher_for_self_clean/content_6_reg[2]_i_67_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.745 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_95/O[3]
                         net (fo=34, routed)          2.919     7.664    main_state_switcher_1/second_time_switcher_for_self_clean/total_seconds04_out[11]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.306     7.970 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_982/O
                         net (fo=2, routed)           0.938     8.908    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_982_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I3_O)        0.124     9.032 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_986/O
                         net (fo=1, routed)           0.000     9.032    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_986_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.565 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868/CO[3]
                         net (fo=1, routed)           0.000     9.565    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_868_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000     9.682    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_751_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000     9.799    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_613_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.916 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000     9.916    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_454_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.239 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_358/O[1]
                         net (fo=3, routed)           0.989    11.228    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_358_n_6
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.306    11.534 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_346/O
                         net (fo=1, routed)           0.336    11.870    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_346_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.255 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    12.255    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_263_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.494 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187/O[2]
                         net (fo=3, routed)           1.104    13.598    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_187_n_5
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.302    13.900 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_268/O
                         net (fo=1, routed)           0.000    13.900    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_268_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.480 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186/O[2]
                         net (fo=1, routed)           0.814    15.294    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_186_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.302    15.596 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_96/O
                         net (fo=1, routed)           0.000    15.596    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_96_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.972 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.972    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_38_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.191 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_188/O[0]
                         net (fo=1, routed)           1.074    17.265    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_188_n_7
    SLICE_X28Y48         LUT1 (Prop_lut1_I0_O)        0.295    17.560 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_100/O
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[0]_i_100_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.924 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39/CO[0]
                         net (fo=44, routed)          1.199    19.123    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[0]_i_39_n_3
    SLICE_X29Y45         LUT4 (Prop_lut4_I1_O)        0.373    19.496 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_138/O
                         net (fo=1, routed)           0.000    19.496    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_138_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.046 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.046    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_43_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.160    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_18_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.494 f  main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28/O[1]
                         net (fo=8, routed)           0.992    21.486    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[2]_i_28_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.303    21.789 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_254/O
                         net (fo=1, routed)           0.000    21.789    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_254_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.187 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139/CO[3]
                         net (fo=1, routed)           0.000    22.187    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_139_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.521 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52/O[1]
                         net (fo=3, routed)           0.802    23.324    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_52_n_6
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.303    23.627 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147/O
                         net (fo=1, routed)           0.689    24.316    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_147_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.836 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.836    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_55_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.090 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21/CO[0]
                         net (fo=3, routed)           0.594    25.683    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_i_21_n_3
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.367    26.050 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29/O
                         net (fo=5, routed)           0.752    26.802    main_state_switcher_1/second_time_switcher_for_self_clean/content_3[2]_i_29_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124    26.926 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[1]_i_8/O
                         net (fo=1, routed)           1.323    28.249    main_state_switcher_1/second_time_switcher_for_level_3/self_clean_minute_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.124    28.373 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_2/O
                         net (fo=1, routed)           0.295    28.668    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    28.792 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.792    main_state_switcher_1/content_3[1]
    SLICE_X47Y39         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.464ns  (logic 10.250ns (36.010%)  route 18.214ns (63.990%))
  Logic Levels:           33  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/C
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[0]/Q
                         net (fo=37, routed)          3.644     4.100    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[0]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.224 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31/O
                         net (fo=1, routed)           0.000     4.224    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7[1]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.756 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.756    main_state_switcher_1/second_time_switcher_for_strong_standby/content_7_reg[1]_i_18_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.870    main_state_switcher_1/second_time_switcher_for_strong_standby/content_6_reg[2]_i_57_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.183 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_155/O[3]
                         net (fo=34, routed)          2.282     7.465    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[11]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.306     7.771 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058/O
                         net (fo=2, routed)           0.998     8.768    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1058_n_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.892 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062/O
                         net (fo=1, routed)           0.000     8.892    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_1062_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.425 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952/CO[3]
                         net (fo=1, routed)           0.000     9.425    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_952_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.542    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/O[1]
                         net (fo=3, routed)           1.034    10.899    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_6
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.306    11.205 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711/O
                         net (fo=1, routed)           0.536    11.741    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_711_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.126 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    12.126    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_564_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.240    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_429_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.462 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/O[0]
                         net (fo=5, routed)           0.760    13.222    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_7
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.521 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.521    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.768 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[0]
                         net (fo=1, routed)           0.804    14.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_7
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.299    14.871 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158/O
                         net (fo=1, routed)           0.000    14.871    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_158_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.514 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/O[3]
                         net (fo=7, routed)           1.363    16.877    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_4
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    17.560 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.560    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_73_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.814 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          1.636    19.450    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X41Y37         LUT4 (Prop_lut4_I1_O)        0.367    19.817 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216/O
                         net (fo=1, routed)           0.000    19.817    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_216_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.218 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.218    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_103_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.332    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[1]
                         net (fo=8, routed)           1.112    21.778    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_6
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.303    22.081 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314/O
                         net (fo=1, routed)           0.000    22.081    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_314_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.479 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.479    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.701 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.118    23.819    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.299    24.118 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.543    24.661    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.187 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.187    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.458 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.744    26.202    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.373    26.575 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_20/O
                         net (fo=1, routed)           0.992    27.567    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[0]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.124    27.691 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_5/O
                         net (fo=1, routed)           0.649    28.340    main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4_reg[0]_1
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    28.464 r  main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    28.464    main_state_switcher_1/content_4[0]
    SLICE_X49Y40         FDRE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.396ns  (logic 9.367ns (34.192%)  route 18.029ns (65.808%))
  Logic Levels:           32  (CARRY4=17 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.591     5.047    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418/O
                         net (fo=4, routed)           0.790     5.961    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.085 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025/O
                         net (fo=1, routed)           0.000     6.085    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.617 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000     6.617    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920/CO[3]
                         net (fo=1, routed)           0.000     6.731    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806/CO[3]
                         net (fo=1, routed)           0.000     6.845    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.084 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677/O[2]
                         net (fo=2, routed)           1.164     8.248    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677_n_5
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.328     8.576 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522/O
                         net (fo=2, routed)           0.849     9.425    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.757 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526/O
                         net (fo=1, routed)           0.000     9.757    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.289 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.289    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.403    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.737 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232/O[1]
                         net (fo=3, routed)           1.038    11.775    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232_n_6
    SLICE_X53Y24         LUT4 (Prop_lut4_I1_O)        0.303    12.078 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.078    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.658 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.814    13.472    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.302    13.774 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.774    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.150 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.009    14.159    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.378 f  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233/O[0]
                         net (fo=1, routed)           1.189    15.567    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233_n_7
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.295    15.862 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143/O
                         net (fo=1, routed)           0.000    15.862    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.226 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.522    17.748    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.373    18.121 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157/O
                         net (fo=1, routed)           0.000    18.121    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.519 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.519    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.633    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.855 r  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[0]
                         net (fo=10, routed)          1.161    20.015    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_7
    SLICE_X52Y30         LUT2 (Prop_lut2_I0_O)        0.299    20.314 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162/O
                         net (fo=1, routed)           0.000    20.314    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.847 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.847    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.066 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25/O[0]
                         net (fo=3, routed)           0.960    22.026    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25_n_7
    SLICE_X51Y28         LUT4 (Prop_lut4_I0_O)        0.295    22.321 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71/O
                         net (fo=1, routed)           0.465    22.786    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.179 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           1.182    24.361    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.367    24.728 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.445    25.174    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.124    25.298 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[2]_i_12/O
                         net (fo=2, routed)           1.377    26.674    main_state_switcher_1/second_time_switcher_for_clock/minute_1[2]
    SLICE_X57Y39         LUT6 (Prop_lut6_I4_O)        0.124    26.798 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_7/O
                         net (fo=1, routed)           0.473    27.272    main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_7_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.396 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_1/O
                         net (fo=1, routed)           0.000    27.396    main_state_switcher_1/second_time_switcher_for_clock_n_7
    SLICE_X57Y39         FDRE                                         r  main_state_switcher_1/data_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.329ns  (logic 9.367ns (34.275%)  route 17.962ns (65.725%))
  Logic Levels:           32  (CARRY4=17 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.591     5.047    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418/O
                         net (fo=4, routed)           0.790     5.961    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.085 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025/O
                         net (fo=1, routed)           0.000     6.085    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.617 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000     6.617    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920/CO[3]
                         net (fo=1, routed)           0.000     6.731    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806/CO[3]
                         net (fo=1, routed)           0.000     6.845    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.084 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677/O[2]
                         net (fo=2, routed)           1.164     8.248    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677_n_5
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.328     8.576 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522/O
                         net (fo=2, routed)           0.849     9.425    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.757 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526/O
                         net (fo=1, routed)           0.000     9.757    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.289 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.289    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.403    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.737 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232/O[1]
                         net (fo=3, routed)           1.038    11.775    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232_n_6
    SLICE_X53Y24         LUT4 (Prop_lut4_I1_O)        0.303    12.078 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.078    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.658 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.814    13.472    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.302    13.774 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.774    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.150 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.009    14.159    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.378 f  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233/O[0]
                         net (fo=1, routed)           1.189    15.567    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233_n_7
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.295    15.862 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143/O
                         net (fo=1, routed)           0.000    15.862    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.226 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.522    17.748    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.373    18.121 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157/O
                         net (fo=1, routed)           0.000    18.121    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.519 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.519    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.633    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.855 r  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[0]
                         net (fo=10, routed)          1.161    20.015    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_7
    SLICE_X52Y30         LUT2 (Prop_lut2_I0_O)        0.299    20.314 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162/O
                         net (fo=1, routed)           0.000    20.314    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.847 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.847    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.066 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25/O[0]
                         net (fo=3, routed)           0.960    22.026    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25_n_7
    SLICE_X51Y28         LUT4 (Prop_lut4_I0_O)        0.295    22.321 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71/O
                         net (fo=1, routed)           0.465    22.786    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.179 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           1.182    24.361    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.367    24.728 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.869    25.597    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124    25.721 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[3]_i_8/O
                         net (fo=2, routed)           0.552    26.273    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_0[0]
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.124    26.397 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[3]_i_6/O
                         net (fo=1, routed)           0.808    27.205    main_state_switcher_1/second_time_switcher_for_total_working_time/data_next_reg[3]_1
    SLICE_X57Y40         LUT5 (Prop_lut5_I4_O)        0.124    27.329 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[3]_i_1/O
                         net (fo=1, routed)           0.000    27.329    main_state_switcher_1/second_time_switcher_for_total_working_time_n_0
    SLICE_X57Y40         FDRE                                         r  main_state_switcher_1/data_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.163ns  (logic 9.367ns (34.484%)  route 17.796ns (65.516%))
  Logic Levels:           32  (CARRY4=17 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.591     5.047    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.124     5.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418/O
                         net (fo=4, routed)           0.790     5.961    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_418_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.085 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025/O
                         net (fo=1, routed)           0.000     6.085    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_1025_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.617 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921/CO[3]
                         net (fo=1, routed)           0.000     6.617    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_921_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920/CO[3]
                         net (fo=1, routed)           0.000     6.731    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_920_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806/CO[3]
                         net (fo=1, routed)           0.000     6.845    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_806_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.084 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677/O[2]
                         net (fo=2, routed)           1.164     8.248    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_677_n_5
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.328     8.576 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522/O
                         net (fo=2, routed)           0.849     9.425    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_522_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.757 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526/O
                         net (fo=1, routed)           0.000     9.757    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_526_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.289 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.289    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    10.403    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.737 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232/O[1]
                         net (fo=3, routed)           1.038    11.775    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_232_n_6
    SLICE_X53Y24         LUT4 (Prop_lut4_I1_O)        0.303    12.078 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.078    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.658 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.814    13.472    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X52Y24         LUT2 (Prop_lut2_I1_O)        0.302    13.774 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.774    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.150 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.009    14.159    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.378 f  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233/O[0]
                         net (fo=1, routed)           1.189    15.567    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_233_n_7
    SLICE_X53Y31         LUT1 (Prop_lut1_I0_O)        0.295    15.862 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143/O
                         net (fo=1, routed)           0.000    15.862    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_143_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.226 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.522    17.748    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.373    18.121 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157/O
                         net (fo=1, routed)           0.000    18.121    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_157_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.519 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.519    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.633 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.633    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.855 r  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[0]
                         net (fo=10, routed)          1.161    20.015    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_7
    SLICE_X52Y30         LUT2 (Prop_lut2_I0_O)        0.299    20.314 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162/O
                         net (fo=1, routed)           0.000    20.314    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_162_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.847 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.847    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.066 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25/O[0]
                         net (fo=3, routed)           0.960    22.026    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_25_n_7
    SLICE_X51Y28         LUT4 (Prop_lut4_I0_O)        0.295    22.321 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71/O
                         net (fo=1, routed)           0.465    22.786    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_71_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    23.179 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           1.182    24.361    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.367    24.728 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.878    25.606    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.730 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[1]_i_12/O
                         net (fo=1, routed)           0.882    26.612    main_state_switcher_1/second_time_switcher_for_clock/minute_1[1]
    SLICE_X56Y39         LUT6 (Prop_lut6_I4_O)        0.124    26.736 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[1]_i_7/O
                         net (fo=1, routed)           0.303    27.039    main_state_switcher_1/second_time_switcher_for_clock/data_next[1]_i_7_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    27.163 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[1]_i_1/O
                         net (fo=1, routed)           0.000    27.163    main_state_switcher_1/second_time_switcher_for_clock_n_8
    SLICE_X56Y40         FDRE                                         r  main_state_switcher_1/data_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/C
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.233    main_state_switcher_1/state_in_transfer_next[3]
    SLICE_X60Y40         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[17]/C
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[17]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/self_clean_timer_standard_next[17]
    SLICE_X4Y25          FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[24]/C
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[24]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/self_clean_timer_standard_next[24]
    SLICE_X4Y26          FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/self_clean_timer_standard_next[14]
    SLICE_X4Y24          FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/C
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/Q
                         net (fo=2, routed)           0.110     0.251    main_state_switcher_1/total_working_time_standard_next[21]
    SLICE_X57Y36         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.161%)  route 0.110ns (43.839%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[11]/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/strong_standby_timer_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.110     0.251    main_state_switcher_1/strong_standby_timer_standard_next[11]
    SLICE_X40Y12         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/data_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/data_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE                         0.000     0.000 r  main_state_switcher_1/data_next_reg[5]/C
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/data_next_reg[5]/Q
                         net (fo=2, routed)           0.113     0.254    main_state_switcher_1/data_next[5]
    SLICE_X65Y41         FDCE                                         r  main_state_switcher_1/data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/C
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    main_state_switcher_1/state_in_transfer_next[0]
    SLICE_X60Y37         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[1]/C
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    main_state_switcher_1/state_in_transfer_next[1]
    SLICE_X60Y39         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[3]/C
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[3]/Q
                         net (fo=2, routed)           0.094     0.258    main_state_switcher_1/total_working_time_standard_next[3]
    SLICE_X55Y34         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[3]/D
  -------------------------------------------------------------------    -------------------





