Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb_to_ycrcb_sim_behav xil_defaultlib.rgb_to_ycrcb_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.dsp_mult [\dsp_mult(awidth=8)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=2)\]
Compiling architecture behavioral of entity xil_defaultlib.dsp_madd [\dsp_madd(awidth=8,cwidth=24)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dsp_madd [\dsp_madd(awidth=8,cwidth=25)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [data_delay_reg_default]
Compiling architecture rtl of entity xil_defaultlib.dsp_presub_mult [\dsp_presub_mult(awidth=9,bwidth...]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=4)\]
Compiling architecture behavioral of entity xil_defaultlib.data_delay_reg [\data_delay_reg(shift_depth=13,d...]
Compiling architecture behavioral of entity xil_defaultlib.rgb_to_ycrcb [rgb_to_ycrcb_default]
Compiling architecture sim of entity xil_defaultlib.rgb_to_ycrcb_sim
Built simulation snapshot rgb_to_ycrcb_sim_behav
