
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001040                       # Number of seconds simulated
sim_ticks                                  1040443500                       # Number of ticks simulated
final_tick                                 1040443500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135801                       # Simulator instruction rate (inst/s)
host_op_rate                                   272126                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67523373                       # Simulator tick rate (ticks/s)
host_mem_usage                                 698288                       # Number of bytes of host memory used
host_seconds                                    15.41                       # Real time elapsed on the host
sim_insts                                     2092499                       # Number of instructions simulated
sim_ops                                       4193089                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            64192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           120384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              184576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        64192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          64192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         9280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             9280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1003                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1881                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2884                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            145                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 145                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            61696767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           115704505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              177401272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       61696767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          61696767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks          8919273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8919273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks          8919273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           61696767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          115704505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             186320545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2884                       # Number of read requests accepted
system.mem_ctrl.avgNetLat                        0.00                       # Average network latency to DRAM controller
system.mem_ctrl.writeReqs                         145                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       145                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  184000                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      576                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     8192                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   184576                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  9280                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                309                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1040298500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2884                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   145                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1786                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      695                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      279                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      104                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          515                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     369.335922                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    217.190825                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    360.107142                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           166     32.23%     32.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          106     20.58%     52.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61     11.84%     64.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           26      5.05%     69.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.24%     74.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      4.47%     79.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      1.55%     80.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.75%     82.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           89     17.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           515                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      359.250000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     124.208692                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     774.478580                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              6     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            1     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2176-2303            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              8                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              8                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                      43284500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 97190750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14375000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15055.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33805.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        176.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          7.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     177.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       8.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.06                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.65                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2370                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      110                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.43                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.86                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      343446.19                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2034900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1066395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11531100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  501120                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22921980                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                758880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         68744280                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         11179200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         195656520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               334062855                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             321.077286                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             988151750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        983500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8338000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     808332750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     29107750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       42928250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    150753250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1699320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    888030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8996400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  167040                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              23619090                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                792480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         49753020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17171040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         201519120                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               322430100                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             309.896715                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             986378750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1054000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7558000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     832759500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     44715500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       45249750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    109106750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  593514                       # Number of BP lookups
system.cpu.branchPred.condPredicted            593514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               552524                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22766                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3858                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          552524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277346                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           275178                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4709                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                 1092                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2080888                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             289742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2410636                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      593514                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             300112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1709064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20695                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           639                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    197735                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3019                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2009947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.397041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.289568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1227519     61.07%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22963      1.14%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21222      1.06%     63.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29615      1.47%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   198562      9.88%     74.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28589      1.42%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49151      2.45%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    27033      1.34%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   405293     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2009947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285222                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.158465                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   305368                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1050166                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    339039                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                305027                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10347                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4736549                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10347                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   381138                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  514524                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          24384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    451645                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                627909                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4680194                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                282103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  82015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 110287                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90645                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5455537                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11208002                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          6353207                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            100049                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4885067                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   570470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1201                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1209                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1938549                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               703070                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              207598                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             54378                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14747                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4606599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3363                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4424840                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1486                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          416873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       664437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2271                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2009947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.201471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.034167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              554837     27.60%     27.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              324134     16.13%     43.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              328612     16.35%     60.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              309552     15.40%     75.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              228205     11.35%     86.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              104210      5.18%     92.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               72398      3.60%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               57424      2.86%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30575      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2009947                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28392     82.23%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    54      0.16%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2928      8.48%     90.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2940      8.52%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                29      0.08%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              183      0.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16082      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3455882     78.10%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17242      0.39%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 32673      0.74%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               39964      0.90%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               661691     14.95%     95.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              194232      4.39%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6132      0.14%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            942      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4424840                       # Type of FU issued
system.cpu.iq.rate                           2.126419                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       34526                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007803                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           10788850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4964030                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4335975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              106789                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              62952                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        52158                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4389877                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   53407                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            73145                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        76827                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        22700                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10347                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  103751                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8994                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4609962                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2063                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                703070                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               207598                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1917                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1146                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7627                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            155                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4504                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6951                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11455                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4403554                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                661944                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21286                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       855342                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   551548                       # Number of branches executed
system.cpu.iew.exec_stores                     193398                       # Number of stores executed
system.cpu.iew.exec_rate                     2.116190                       # Inst execution rate
system.cpu.iew.wb_sent                        4395836                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4388133                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3244810                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5186877                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.108779                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625581                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          416943                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10228                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1948450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.152013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.919856                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       898599     46.12%     46.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       327301     16.80%     62.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        85465      4.39%     67.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235283     12.08%     79.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28483      1.46%     80.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        24832      1.27%     82.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11740      0.60%     82.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        13499      0.69%     83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       323248     16.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1948450                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2092499                       # Number of instructions committed
system.cpu.commit.committedOps                4193089                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         811141                       # Number of memory references committed
system.cpu.commit.loads                        626243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     536090                       # Number of branches committed
system.cpu.commit.fp_insts                      49378                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4141338                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14964                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13832      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3280349     78.23%     78.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           16949      0.40%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            32647      0.78%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          38171      0.91%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          621471     14.82%     95.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         184514      4.40%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4772      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4193089                       # Class of committed instruction
system.cpu.commit.bw_lim_events                323248                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6235234                       # The number of ROB reads
system.cpu.rob.rob_writes                     9281839                       # The number of ROB writes
system.cpu.timesIdled                             965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           70941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2092499                       # Number of Instructions Simulated
system.cpu.committedOps                       4193089                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.994451                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.994451                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.005580                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.005580                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5831384                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3674319                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     91009                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    47053                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2357462                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1382062                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2130535                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              7202                       # number of replacements
system.cpu.dcache.tags.tagsinuse           205.236504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              587681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.405621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          50354000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   205.236504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.801705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.801705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1208928                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1208928                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       404812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          404812                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       182714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182714                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        587526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           587526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       587526                       # number of overall hits
system.cpu.dcache.overall_hits::total          587526                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10939                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2173                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13112                       # number of overall misses
system.cpu.dcache.overall_misses::total         13112                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    418733000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418733000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79165499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79165499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    497898499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    497898499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    497898499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    497898499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       415751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       415751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       184887                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       184887                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       600638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       600638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       600638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       600638                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026311                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011753                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011753                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.021830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.021830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021830                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38278.910321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38278.910321                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36431.430741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36431.430741                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 37972.734823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37972.734823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 37972.734823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37972.734823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               230                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.795652                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5156                       # number of writebacks
system.cpu.dcache.writebacks::total              5156                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4444                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4444                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4450                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         6495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6495                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2167                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         8662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         8662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    156267501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156267501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     76789999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76789999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    233057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    233057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    233057500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    233057500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014421                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24059.661432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24059.661432                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35436.086294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35436.086294                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26905.737705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26905.737705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26905.737705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26905.737705                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2717                       # number of replacements
system.cpu.icache.tags.tagsinuse           475.677011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              193130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.034193                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   475.677011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.929057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            399697                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           399697                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       193130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193130                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        193130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       193130                       # number of overall hits
system.cpu.icache.overall_hits::total          193130                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4605                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4605                       # number of overall misses
system.cpu.icache.overall_misses::total          4605                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    137787999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137787999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    137787999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137787999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    137787999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137787999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       197735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       197735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       197735                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       197735                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       197735                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       197735                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023289                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023289                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29921.389577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29921.389577                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 29921.389577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29921.389577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 29921.389577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29921.389577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2049                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   256.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4227                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4227                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    112687499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112687499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    112687499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112687499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    112687499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112687499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021377                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021377                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021377                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021377                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021377                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 26658.977762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26658.977762                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 26658.977762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26658.977762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 26658.977762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26658.977762                       # average overall mshr miss latency
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON     1040443500                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                          206405                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.l2bus.snoop_filter.tot_requests          33263                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        17118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         5284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              334                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                 5102                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               15824                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                5102                       # Transaction distribution
system.l2bus.trans_dist::WriteResp               5102                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5301                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              5717                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq              1010                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp             1010                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1157                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1157                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          10722                       # Transaction distribution
system.l2bus.pkt_count_system.fpga.dcache_port::system.l2cache.cpu_side        16394                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.fpga.dcache_port::total        16394                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::total        10160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24777                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::total        24777                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   51331                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::system.l2cache.cpu_side        24760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::total        24760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       205824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::total       205824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       819712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::total       819712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1050296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              5873                       # Total snoops (count)
system.l2bus.snoopTraffic                       90040                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              23941                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.279646                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.448835                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    17246     72.04%     72.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                     6695     27.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                23941                       # Request fanout histogram
system.l2bus.reqLayer1.occupancy             26888313                       # Layer occupancy (ticks)
system.l2bus.reqLayer1.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10198687                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6341498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy            11983000                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               1.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  848                       # number of replacements
system.l2cache.tags.tagsinuse             1936.237783                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25134                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2885                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.711958                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.861804                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   458.818731                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1476.557248                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000421                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.224033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.720975                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.945429                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2037                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1662                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               228717                       # Number of tag accesses
system.l2cache.tags.data_accesses              228717                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadReq_hits::fpga.data           1088                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total               1088                       # number of ReadReq hits
system.l2cache.WriteReq_hits::fpga.data          5102                       # number of WriteReq hits
system.l2cache.WriteReq_hits::total              5102                       # number of WriteReq hits
system.l2cache.WritebackDirty_hits::writebacks         5156                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5156                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data         1010                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1010                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data           400                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              400                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         2213                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         5371                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7584                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             2213                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             5771                       # number of demand (read+write) hits
system.l2cache.demand_hits::fpga.data            6190                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14174                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            2213                       # number of overall hits
system.l2cache.overall_hits::cpu.data            5771                       # number of overall hits
system.l2cache.overall_hits::fpga.data           6190                       # number of overall hits
system.l2cache.overall_hits::total              14174                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          757                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            757                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1003                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2127                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1003                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1881                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2884                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1003                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1881                       # number of overall misses
system.l2cache.overall_misses::total             2884                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     57691500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     57691500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     81565500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     89712500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    171278000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     81565500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    147404000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    228969500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     81565500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    147404000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    228969500                       # number of overall miss cycles
system.l2cache.ReadReq_accesses::fpga.data         1088                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total           1088                       # number of ReadReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::fpga.data         5102                       # number of WriteReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::total          5102                       # number of WriteReq accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::writebacks         5156                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5156                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data         1010                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1010                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         3216                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         6495                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9711                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         3216                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         7652                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::fpga.data         6190                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           17058                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         3216                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         7652                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::fpga.data         6190                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          17058                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.654278                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.654278                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.311878                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.173056                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.219030                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.311878                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.245818                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.169070                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.311878                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.245818                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.169070                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 76210.700132                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76210.700132                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 81321.535394                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 79815.391459                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80525.622943                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 81321.535394                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78364.699628                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79393.030513                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 81321.535394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78364.699628                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79393.030513                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             145                       # number of writebacks
system.l2cache.writebacks::total                  145                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          210                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          210                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          757                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          757                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1003                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2127                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1003                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1881                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2884                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1003                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1881                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2884                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     50121500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     50121500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     71535500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     78472500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    150008000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     71535500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    128594000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    200129500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     71535500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    128594000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    200129500                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.654278                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.654278                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.311878                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.173056                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.219030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.311878                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.245818                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.169070                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.311878                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.245818                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.169070                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66210.700132                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66210.700132                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 71321.535394                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69815.391459                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70525.622943                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71321.535394                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68364.699628                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69393.030513                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71321.535394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68364.699628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69393.030513                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1040443500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2127                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          145                       # Transaction distribution
system.membus.trans_dist::CleanEvict              581                       # Transaction distribution
system.membus.trans_dist::ReadExReq               757                       # Transaction distribution
system.membus.trans_dist::ReadExResp              757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2127                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       193856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       193856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  193856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2884                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2095000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7834250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
