vopt -64 +acc -l elaborate.log -L xilinx_vip -L xpm -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L zynq_ultra_ps_e_vip_v1_0_7 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_jtag_v1_0_0 -L bsip_v1_1_0 -L ltlib_v1_0_0 -L bs_switch_v1_0_0 -L xsdbm_v3_0_0 -L lut_buffer_v2_0_0 -L axi_protocol_converter_v2_1_21 -L axi_clock_converter_v2_1_20 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_21 -L axi_vip_v1_1_7 -L zynq_ultra_ps_e_vip_v1_0_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.ps_block xil_defaultlib.glbl -o ps_block_opt
