Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: fpgaloop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpgaloop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpgaloop"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : fpgaloop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\jinwei.zhang\Desktop\Learnmore\Learnmore\ipcore_dir\mydport.vhd" into library work
Parsing entity <mydport>.
Parsing architecture <mydport_a> of entity <mydport>.
Parsing VHDL file "C:\Users\jinwei.zhang\Desktop\Learnmore\Learnmore\ipcore_dir\mydcm.vhd" into library work
Parsing entity <mydcm>.
Parsing architecture <xilinx> of entity <mydcm>.
Parsing VHDL file "C:\Users\jinwei.zhang\Desktop\Learnmore\Learnmore\fpgaloop.vhd" into library work
Parsing entity <fpgaloop>.
Parsing architecture <Behavioral> of entity <fpgaloop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fpgaloop> (architecture <Behavioral>) from library <work>.

Elaborating entity <mydport> (architecture <mydport_a>) from library <work>.

Elaborating entity <mydcm> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpgaloop>.
    Related source file is "C:\Users\jinwei.zhang\Desktop\Learnmore\Learnmore\fpgaloop.vhd".
    Found 8-bit register for signal <byte_h>.
    Found 8-bit register for signal <byte_l>.
    Found 16-bit register for signal <addra>.
    Found 1-bit register for signal <wea>.
    Found 2-bit register for signal <pair>.
    Found 10-bit register for signal <count_h>.
    Found 1-bit register for signal <hs_tmp>.
    Found 3-bit register for signal <h_on>.
    Found 10-bit register for signal <count_v>.
    Found 1-bit register for signal <vs_tmp>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <pair>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | cnt_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_h (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <addra[15]_GND_5_o_add_32_OUT> created at line 307.
    Found 10-bit adder for signal <count_h[9]_GND_5_o_add_55_OUT> created at line 403.
    Found 10-bit adder for signal <count_v[9]_GND_5_o_add_61_OUT> created at line 418.
    Found 8-bit subtractor for signal <n0085[7:0]> created at line 130.
    Found 8-bit subtractor for signal <addrb<7:0>> created at line 74.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <fpgaloop> synthesized.

Synthesizing Unit <mydcm>.
    Related source file is "C:\Users\jinwei.zhang\Desktop\Learnmore\Learnmore\ipcore_dir\mydcm.vhd".
    Summary:
	no macro.
Unit <mydcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 9
 1-bit register                                        : 3
 10-bit register                                       : 2
 16-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mydport.ngc>.
Loading core <mydport> for timing and area information for instance <ram>.

Synthesizing (advanced) Unit <fpgaloop>.
The following registers are absorbed into counter <addra>: 1 register on signal <addra>.
The following registers are absorbed into counter <count_h>: 1 register on signal <count_h>.
The following registers are absorbed into counter <count_v>: 1 register on signal <count_v>.
Unit <fpgaloop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pair[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Optimizing unit <fpgaloop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpgaloop, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpgaloop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 348
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 33
#      LUT2                        : 9
#      LUT3                        : 27
#      LUT4                        : 13
#      LUT5                        : 72
#      LUT6                        : 106
#      MUXCY                       : 33
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 36
# FlipFlops/Latches                : 68
#      FD                          : 1
#      FD_1                        : 2
#      FDE                         : 21
#      FDR                         : 28
#      FDRE                        : 16
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 28
#      IBUF                        : 11
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  11440     0%  
 Number of Slice LUTs:                  266  out of   5720     4%  
    Number used as Logic:               266  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    283
   Number with an unused Flip Flop:     215  out of    283    75%  
   Number with an unused LUT:            17  out of    283     6%  
   Number of fully used LUT-FF pairs:    51  out of    283    18%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    102    27%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | DCM_SP:CLK0            | 70    |
hs_tmp                             | NONE(count_v_0)        | 11    |
clk_in                             | DCM_SP:CLKFX           | 51    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.449ns (Maximum Frequency: 155.056MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 7.984ns
   Maximum combinational path delay: 5.453ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 6.449ns (frequency: 155.056MHz)
  Total number of paths / destination ports: 2710 / 1163
-------------------------------------------------------------------------
Delay:               3.225ns (Levels of Logic = 2)
  Source:            byte_l_6 (FF)
  Destination:       wea_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in falling

  Data Path: byte_l_6 to wea_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.447   1.650  byte_l_6 (byte_l_6)
     LUT6:I1->O            2   0.203   0.617  crash<7>2 (crash<7>1)
     LUT6:I5->O            1   0.205   0.000  wea_0_rstpot (wea_0_rstpot)
     FD_1:D                    0.102          wea_0
    ----------------------------------------
    Total                      3.225ns (0.957ns logic, 2.268ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hs_tmp'
  Clock period: 3.844ns (frequency: 260.125MHz)
  Total number of paths / destination ports: 176 / 21
-------------------------------------------------------------------------
Delay:               3.844ns (Levels of Logic = 2)
  Source:            count_v_0 (FF)
  Destination:       count_v_0 (FF)
  Source Clock:      hs_tmp falling
  Destination Clock: hs_tmp falling

  Data Path: count_v_0 to count_v_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  count_v_0 (count_v_0)
     LUT5:I2->O            2   0.205   0.617  GND_5_o_GND_5_o_equal_61_o<9>_SW0 (N7)
     LUT6:I5->O           11   0.205   0.882  GND_5_o_GND_5_o_equal_61_o<9> (GND_5_o_GND_5_o_equal_61_o)
     FDR:R                     0.430          count_v_0
    ----------------------------------------
    Total                      3.844ns (1.287ns logic, 2.557ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 2)
  Source:            rxf_l (PAD)
  Destination:       byte_h_0 (FF)
  Destination Clock: clk_in rising

  Data Path: rxf_l to byte_h_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.774  rxf_l_IBUF (rxf_l_IBUF)
     LUT3:I2->O           16   0.205   1.004  pair_FSM_FFd1-In21 (pair_FSM_FFd1-In2)
     FDE:CE                    0.322          byte_h_0
    ----------------------------------------
    Total                      3.526ns (1.749ns logic, 1.778ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 509 / 12
-------------------------------------------------------------------------
Offset:              7.984ns (Levels of Logic = 6)
  Source:            ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       r<2> (PAD)
  Source Clock:      clk_in rising 0.4X

  Data Path: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOPB0    1   1.850   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<8>)
     LUT6:I2->O            1   0.203   0.827  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825)
     LUT6:I2->O            1   0.203   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38)
     MUXF7:I1->O           1   0.140   0.580  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_7 (doutb<8>)
     end scope: 'ram:doutb<8>'
     LUT4:I3->O            1   0.205   0.579  Mmux_r31 (r_2_OBUF)
     OBUF:I->O                 2.571          r_2_OBUF (r<2>)
    ----------------------------------------
    Total                      7.984ns (5.172ns logic, 2.812ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hs_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            vs_tmp (FF)
  Destination:       vs (PAD)
  Source Clock:      hs_tmp falling

  Data Path: vs_tmp to vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  vs_tmp (vs_tmp)
     OBUF:I->O                 2.571          vs_OBUF (vs)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.453ns (Levels of Logic = 3)
  Source:            rxf_l (PAD)
  Destination:       oe_l (PAD)

  Data Path: rxf_l to oe_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  rxf_l_IBUF (rxf_l_IBUF)
     LUT3:I1->O            1   0.203   0.579  Mmux_rd_l11 (rd_l_OBUF)
     OBUF:I->O                 2.571          rd_l_OBUF (rd_l)
    ----------------------------------------
    Total                      5.453ns (3.996ns logic, 1.457ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.331|    2.761|    3.225|         |
hs_tmp         |         |    5.318|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hs_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hs_tmp         |         |         |    3.844|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.35 secs
 
--> 

Total memory usage is 276928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

