<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5212desc.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212desc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ar5212_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212desc.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5212</a>/<a href='ar5212desc.h.html'>ar5212desc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5212desc.h,v 1.1.1.1 2008/12/11 04:46:43 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_ATH_AR5212_DESC_H_">_ATH_AR5212_DESC_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_ATH_AR5212_DESC_H_" data-ref="_M/_ATH_AR5212_DESC_H_">_ATH_AR5212_DESC_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Hardware-specific descriptor structures.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../ah_desc.h.html">"ah_desc.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/*</i></td></tr>
<tr><th id="28">28</th><td><i> * AR5212-specific tx/rx descriptor definition.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><b>struct</b> <dfn class="type def" id="ar5212_desc" title='ar5212_desc' data-ref="ar5212_desc" data-ref-filename="ar5212_desc">ar5212_desc</dfn> {</td></tr>
<tr><th id="31">31</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::ds_link" title='ar5212_desc::ds_link' data-ref="ar5212_desc::ds_link" data-ref-filename="ar5212_desc..ds_link">ds_link</dfn>;	<i>/* link pointer */</i></td></tr>
<tr><th id="32">32</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::ds_data" title='ar5212_desc::ds_data' data-ref="ar5212_desc::ds_data" data-ref-filename="ar5212_desc..ds_data">ds_data</dfn>;	<i>/* data buffer pointer */</i></td></tr>
<tr><th id="33">33</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::ds_ctl0" title='ar5212_desc::ds_ctl0' data-ref="ar5212_desc::ds_ctl0" data-ref-filename="ar5212_desc..ds_ctl0">ds_ctl0</dfn>;	<i>/* DMA control 0 */</i></td></tr>
<tr><th id="34">34</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::ds_ctl1" title='ar5212_desc::ds_ctl1' data-ref="ar5212_desc::ds_ctl1" data-ref-filename="ar5212_desc..ds_ctl1">ds_ctl1</dfn>;	<i>/* DMA control 1 */</i></td></tr>
<tr><th id="35">35</th><td>	<b>union</b> {</td></tr>
<tr><th id="36">36</th><td>		<b>struct</b> {		<i>/* xmit format */</i></td></tr>
<tr><th id="37">37</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::ctl2" title='ar5212_desc::(anonymous union)::(anonymous struct)::ctl2' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::ctl2" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..ctl2">ctl2</dfn>;	<i>/* DMA control 2 */</i></td></tr>
<tr><th id="38">38</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::ctl3" title='ar5212_desc::(anonymous union)::(anonymous struct)::ctl3' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::ctl3" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..ctl3">ctl3</dfn>;	<i>/* DMA control 3 */</i></td></tr>
<tr><th id="39">39</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::status0" title='ar5212_desc::(anonymous union)::(anonymous struct)::status0' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::status0" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..status0">status0</dfn>;<i>/* DMA status 0 */</i></td></tr>
<tr><th id="40">40</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::status1" title='ar5212_desc::(anonymous union)::(anonymous struct)::status1' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::status1" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..status1">status1</dfn>;<i>/* DMA status 1 */</i></td></tr>
<tr><th id="41">41</th><td>		} <dfn class="decl field" id="ar5212_desc::(anonymous)::tx" title='ar5212_desc::(anonymous union)::tx' data-ref="ar5212_desc::(anonymous)::tx" data-ref-filename="ar5212_desc..(anonymous)..tx">tx</dfn>;</td></tr>
<tr><th id="42">42</th><td>		<b>struct</b> {		<i>/* recv format */</i></td></tr>
<tr><th id="43">43</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::status0" title='ar5212_desc::(anonymous union)::(anonymous struct)::status0' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::status0" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..status0">status0</dfn>;<i>/* DMA status 0 */</i></td></tr>
<tr><th id="44">44</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5212_desc::(anonymousunion)::(anonymous)::status1" title='ar5212_desc::(anonymous union)::(anonymous struct)::status1' data-ref="ar5212_desc::(anonymousunion)::(anonymous)::status1" data-ref-filename="ar5212_desc..(anonymousunion)..(anonymous)..status1">status1</dfn>;<i>/* DMA status 1 */</i></td></tr>
<tr><th id="45">45</th><td>		} <dfn class="decl field" id="ar5212_desc::(anonymous)::rx" title='ar5212_desc::(anonymous union)::rx' data-ref="ar5212_desc::(anonymous)::rx" data-ref-filename="ar5212_desc..(anonymous)..rx">rx</dfn>;</td></tr>
<tr><th id="46">46</th><td>	} <dfn class="decl field" id="ar5212_desc::u" title='ar5212_desc::u' data-ref="ar5212_desc::u" data-ref-filename="ar5212_desc..u">u</dfn>;</td></tr>
<tr><th id="47">47</th><td>} <a class="macro" href="../../../../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR5212DESC" data-ref="_M/AR5212DESC">AR5212DESC</dfn>(_ds)	((struct ar5212_desc *)(_ds))</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR5212DESC_CONST" data-ref="_M/AR5212DESC_CONST">AR5212DESC_CONST</dfn>(_ds)	((const struct ar5212_desc *)(_ds))</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/ds_ctl2" data-ref="_M/ds_ctl2">ds_ctl2</dfn>		u.tx.ctl2</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/ds_ctl3" data-ref="_M/ds_ctl3">ds_ctl3</dfn>		u.tx.ctl3</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ds_txstatus0" data-ref="_M/ds_txstatus0">ds_txstatus0</dfn>	u.tx.status0</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/ds_txstatus1" data-ref="_M/ds_txstatus1">ds_txstatus1</dfn>	u.tx.status1</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/ds_rxstatus0" data-ref="_M/ds_rxstatus0">ds_rxstatus0</dfn>	u.rx.status0</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/ds_rxstatus1" data-ref="_M/ds_rxstatus1">ds_rxstatus1</dfn>	u.rx.status1</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* TX ds_ctl0 */</i></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_FrameLen" data-ref="_M/AR_FrameLen">AR_FrameLen</dfn>		0x00000fff	/* frame length */</u></td></tr>
<tr><th id="60">60</th><td><i>/* bits 12-15 are reserved */</i></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitPower" data-ref="_M/AR_XmitPower">AR_XmitPower</dfn>		0x003f0000	/* transmit power control */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitPower_S" data-ref="_M/AR_XmitPower_S">AR_XmitPower_S</dfn>		16</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSEnable" data-ref="_M/AR_RTSCTSEnable">AR_RTSCTSEnable</dfn>		0x00400000	/* RTS/CTS protocol enable */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_VEOL" data-ref="_M/AR_VEOL">AR_VEOL</dfn>			0x00800000	/* virtual end-of-list */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_ClearDestMask" data-ref="_M/AR_ClearDestMask">AR_ClearDestMask</dfn>	0x01000000	/* Clear destination mask bit */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_AntModeXmit" data-ref="_M/AR_AntModeXmit">AR_AntModeXmit</dfn>		0x1e000000	/* TX antenna seslection */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_AntModeXmit_S" data-ref="_M/AR_AntModeXmit_S">AR_AntModeXmit_S</dfn>	25</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AR_TxInterReq" data-ref="_M/AR_TxInterReq">AR_TxInterReq</dfn>		0x20000000	/* TX interrupt request */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_DestIdxValid" data-ref="_M/AR_DestIdxValid">AR_DestIdxValid</dfn>		0x40000000	/* destination index valid */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_CTSEnable" data-ref="_M/AR_CTSEnable">AR_CTSEnable</dfn>		0x80000000	/* precede frame with CTS */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* TX ds_ctl1 */</i></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR_BufLen" data-ref="_M/AR_BufLen">AR_BufLen</dfn>		0x00000fff	/* data buffer length */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR_More" data-ref="_M/AR_More">AR_More</dfn>			0x00001000	/* more desc in this frame */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR_DestIdx" data-ref="_M/AR_DestIdx">AR_DestIdx</dfn>		0x000fe000	/* destination table index */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR_DestIdx_S" data-ref="_M/AR_DestIdx_S">AR_DestIdx_S</dfn>		13</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmType" data-ref="_M/AR_FrmType">AR_FrmType</dfn>		0x00f00000	/* frame type indication */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmType_S" data-ref="_M/AR_FrmType_S">AR_FrmType_S</dfn>		20</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AR_NoAck" data-ref="_M/AR_NoAck">AR_NoAck</dfn>		0x01000000	/* No ACK flag */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_CompProc" data-ref="_M/AR_CompProc">AR_CompProc</dfn>		0x06000000	/* compression processing */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_CompProc_S" data-ref="_M/AR_CompProc_S">AR_CompProc_S</dfn>		25</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_CompIVLen" data-ref="_M/AR_CompIVLen">AR_CompIVLen</dfn>		0x18000000	/* length of frame IV */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_CompIVLen_S" data-ref="_M/AR_CompIVLen_S">AR_CompIVLen_S</dfn>		27</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_CompICVLen" data-ref="_M/AR_CompICVLen">AR_CompICVLen</dfn>		0x60000000	/* length of frame ICV */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_CompICVLen_S" data-ref="_M/AR_CompICVLen_S">AR_CompICVLen_S</dfn>		29</u></td></tr>
<tr><th id="86">86</th><td><i>/* bit 31 is reserved */</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* TX ds_ctl2 */</i></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSDuration" data-ref="_M/AR_RTSCTSDuration">AR_RTSCTSDuration</dfn>	0x00007fff	/* RTS/CTS duration */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSDuration_S" data-ref="_M/AR_RTSCTSDuration_S">AR_RTSCTSDuration_S</dfn>	0</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR_DurUpdateEna" data-ref="_M/AR_DurUpdateEna">AR_DurUpdateEna</dfn>		0x00008000	/* frame duration update ctl */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries0" data-ref="_M/AR_XmitDataTries0">AR_XmitDataTries0</dfn>	0x000f0000	/* series 0 max attempts */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries0_S" data-ref="_M/AR_XmitDataTries0_S">AR_XmitDataTries0_S</dfn>	16</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries1" data-ref="_M/AR_XmitDataTries1">AR_XmitDataTries1</dfn>	0x00f00000	/* series 1 max attempts */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries1_S" data-ref="_M/AR_XmitDataTries1_S">AR_XmitDataTries1_S</dfn>	20</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries2" data-ref="_M/AR_XmitDataTries2">AR_XmitDataTries2</dfn>	0x0f000000	/* series 2 max attempts */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries2_S" data-ref="_M/AR_XmitDataTries2_S">AR_XmitDataTries2_S</dfn>	24</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries3" data-ref="_M/AR_XmitDataTries3">AR_XmitDataTries3</dfn>	0xf0000000	/* series 3 max attempts */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitDataTries3_S" data-ref="_M/AR_XmitDataTries3_S">AR_XmitDataTries3_S</dfn>	28</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* TX ds_ctl3 */</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate0" data-ref="_M/AR_XmitRate0">AR_XmitRate0</dfn>		0x0000001f	/* series 0 tx rate */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate0_S" data-ref="_M/AR_XmitRate0_S">AR_XmitRate0_S</dfn>		0</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate1" data-ref="_M/AR_XmitRate1">AR_XmitRate1</dfn>		0x000003e0	/* series 1 tx rate */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate1_S" data-ref="_M/AR_XmitRate1_S">AR_XmitRate1_S</dfn>		5</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate2" data-ref="_M/AR_XmitRate2">AR_XmitRate2</dfn>		0x00007c00	/* series 2 tx rate */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate2_S" data-ref="_M/AR_XmitRate2_S">AR_XmitRate2_S</dfn>		10</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate3" data-ref="_M/AR_XmitRate3">AR_XmitRate3</dfn>		0x000f8000	/* series 3 tx rate */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate3_S" data-ref="_M/AR_XmitRate3_S">AR_XmitRate3_S</dfn>		15</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSRate" data-ref="_M/AR_RTSCTSRate">AR_RTSCTSRate</dfn>		0x01f00000	/* RTS or CTS rate */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSRate_S" data-ref="_M/AR_RTSCTSRate_S">AR_RTSCTSRate_S</dfn>		20</u></td></tr>
<tr><th id="112">112</th><td><i>/* bits 25-31 are reserved */</i></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* RX ds_ctl1 */</i></td></tr>
<tr><th id="115">115</th><td><i>/*	AR_BufLen		0x00000fff	   data buffer length */</i></td></tr>
<tr><th id="116">116</th><td><i>/* bit 12 is reserved */</i></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AR_RxInterReq" data-ref="_M/AR_RxInterReq">AR_RxInterReq</dfn>		0x00002000	/* RX interrupt request */</u></td></tr>
<tr><th id="118">118</th><td><i>/* bits 14-31 are reserved */</i></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* TX ds_txstatus0 */</i></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmXmitOK" data-ref="_M/AR_FrmXmitOK">AR_FrmXmitOK</dfn>		0x00000001	/* TX success */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AR_ExcessiveRetries" data-ref="_M/AR_ExcessiveRetries">AR_ExcessiveRetries</dfn>	0x00000002	/* excessive retries */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_FIFOUnderrun" data-ref="_M/AR_FIFOUnderrun">AR_FIFOUnderrun</dfn>		0x00000004	/* TX FIFO underrun */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_Filtered" data-ref="_M/AR_Filtered">AR_Filtered</dfn>		0x00000008	/* TX filter indication */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSFailCnt" data-ref="_M/AR_RTSFailCnt">AR_RTSFailCnt</dfn>		0x000000f0	/* RTS failure count */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSFailCnt_S" data-ref="_M/AR_RTSFailCnt_S">AR_RTSFailCnt_S</dfn>		4</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_DataFailCnt" data-ref="_M/AR_DataFailCnt">AR_DataFailCnt</dfn>		0x00000f00	/* Data failure count */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_DataFailCnt_S" data-ref="_M/AR_DataFailCnt_S">AR_DataFailCnt_S</dfn>	8</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_VirtCollCnt" data-ref="_M/AR_VirtCollCnt">AR_VirtCollCnt</dfn>		0x0000f000	/* virtual collision count */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_VirtCollCnt_S" data-ref="_M/AR_VirtCollCnt_S">AR_VirtCollCnt_S</dfn>	12</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_SendTimestamp" data-ref="_M/AR_SendTimestamp">AR_SendTimestamp</dfn>	0xffff0000	/* TX timestamp */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/AR_SendTimestamp_S" data-ref="_M/AR_SendTimestamp_S">AR_SendTimestamp_S</dfn>	16</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* RX ds_rxstatus0 */</i></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AR_DataLen" data-ref="_M/AR_DataLen">AR_DataLen</dfn>		0x00000fff	/* RX data length */</u></td></tr>
<tr><th id="136">136</th><td><i>/*	AR_More			0x00001000	   more desc in this frame */</i></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AR_DecompCRCErr" data-ref="_M/AR_DecompCRCErr">AR_DecompCRCErr</dfn>		0x00002000	/* decompression CRC error */</u></td></tr>
<tr><th id="138">138</th><td><i>/* bit 14 is reserved */</i></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvRate" data-ref="_M/AR_RcvRate">AR_RcvRate</dfn>		0x000f8000	/* reception rate */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvRate_S" data-ref="_M/AR_RcvRate_S">AR_RcvRate_S</dfn>		15</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvSigStrength" data-ref="_M/AR_RcvSigStrength">AR_RcvSigStrength</dfn>	0x0ff00000	/* receive signal strength */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvSigStrength_S" data-ref="_M/AR_RcvSigStrength_S">AR_RcvSigStrength_S</dfn>	20</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvAntenna" data-ref="_M/AR_RcvAntenna">AR_RcvAntenna</dfn>		0xf0000000	/* receive antenaa */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvAntenna_S" data-ref="_M/AR_RcvAntenna_S">AR_RcvAntenna_S</dfn>		28</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* TX ds_txstatus1 */</i></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AR_Done" data-ref="_M/AR_Done">AR_Done</dfn>			0x00000001	/* descripter complete */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AR_SeqNum" data-ref="_M/AR_SeqNum">AR_SeqNum</dfn>		0x00001ffe	/* TX sequence number */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/AR_SeqNum_S" data-ref="_M/AR_SeqNum_S">AR_SeqNum_S</dfn>		1</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_AckSigStrength" data-ref="_M/AR_AckSigStrength">AR_AckSigStrength</dfn>	0x001fe000	/* strength of ACK */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_AckSigStrength_S" data-ref="_M/AR_AckSigStrength_S">AR_AckSigStrength_S</dfn>	13</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AR_FinalTSIndex" data-ref="_M/AR_FinalTSIndex">AR_FinalTSIndex</dfn>		0x00600000	/* final TX attempt series ix */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/AR_FinalTSIndex_S" data-ref="_M/AR_FinalTSIndex_S">AR_FinalTSIndex_S</dfn>	21</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AR_CompSuccess" data-ref="_M/AR_CompSuccess">AR_CompSuccess</dfn>		0x00800000	/* compression status */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitAtenna" data-ref="_M/AR_XmitAtenna">AR_XmitAtenna</dfn>		0x01000000	/* transmit antenna */</u></td></tr>
<tr><th id="156">156</th><td><i>/* bits 25-31 are reserved */</i></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* RX ds_rxstatus1 */</i></td></tr>
<tr><th id="159">159</th><td><i>/*	AR_Done			0x00000001	   descripter complete */</i></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmRcvOK" data-ref="_M/AR_FrmRcvOK">AR_FrmRcvOK</dfn>		0x00000002	/* frame reception success */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AR_CRCErr" data-ref="_M/AR_CRCErr">AR_CRCErr</dfn>		0x00000004	/* CRC error */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/AR_DecryptCRCErr" data-ref="_M/AR_DecryptCRCErr">AR_DecryptCRCErr</dfn>	0x00000008	/* Decryption CRC fiailure */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr" data-ref="_M/AR_PHYErr">AR_PHYErr</dfn>		0x00000010	/* PHY error */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_MichaelErr" data-ref="_M/AR_MichaelErr">AR_MichaelErr</dfn>		0x00000020	/* Michae MIC decrypt error */</u></td></tr>
<tr><th id="165">165</th><td><i>/* bits 6-7 are reserved */</i></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdxValid" data-ref="_M/AR_KeyIdxValid">AR_KeyIdxValid</dfn>		0x00000100	/* decryption key index valid */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdx" data-ref="_M/AR_KeyIdx">AR_KeyIdx</dfn>		0x0000fe00	/* Decryption key index */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdx_S" data-ref="_M/AR_KeyIdx_S">AR_KeyIdx_S</dfn>		9</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvTimestamp" data-ref="_M/AR_RcvTimestamp">AR_RcvTimestamp</dfn>		0x7fff0000	/* timestamp */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvTimestamp_S" data-ref="_M/AR_RcvTimestamp_S">AR_RcvTimestamp_S</dfn>	16</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyCacheMiss" data-ref="_M/AR_KeyCacheMiss">AR_KeyCacheMiss</dfn>		0x80000000	/* key cache miss indication */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* NB: phy error code overlays key index and valid fields */</i></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErrCode" data-ref="_M/AR_PHYErrCode">AR_PHYErrCode</dfn>		0x0000ff00	/* PHY error code */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErrCode_S" data-ref="_M/AR_PHYErrCode_S">AR_PHYErrCode_S</dfn>		8</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#<span data-ppcond="19">endif</span> /* _ATH_AR5212_DESC_H_ */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5212_beacon.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5212/ar5212_beacon.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
