// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "09/14/2023 14:46:57"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_CV (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	RESET_N,
	LEDR,
	SD_CLK,
	SD_CMD,
	SD_DATA,
	SW,
	GPIO_0,
	GPIO_1);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
output 	CLOCK4_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
input 	RESET_N;
output 	[9:0] LEDR;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DATA;
input 	[9:0] SW;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CLK	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CMD	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[0]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK4_50~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DATA[0]~input_o ;
wire \SD_DATA[1]~input_o ;
wire \SD_DATA[2]~input_o ;
wire \SD_DATA[3]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \rs232_1|tx0|Add0~21_sumout ;
wire \cpu1|pic_ps.000~feeder_combout ;
wire \cpu1|pic_ps.000~q ;
wire \cpu1|pic_ps.101~q ;
wire \cpu1|pic_ps.110~q ;
wire \cpu1|pic_ns~2_combout ;
wire \cpu1|pic_ps.001~q ;
wire \cpu1|pic_ps.010~q ;
wire \cpu1|pic_ps.011~q ;
wire \cpu1|pic_ps.100~q ;
wire \cpu1|Add4~22 ;
wire \cpu1|Add4~25_sumout ;
wire \cpu1|mar_q[4]~DUPLICATE_q ;
wire \cpu1|rom1|Equal20~1_combout ;
wire \cpu1|rom1|WideNor0~6_combout ;
wire \cpu1|rom1|WideNor0~7_combout ;
wire \cpu1|rom1|WideOr1~0_combout ;
wire \cpu1|rom1|Equal33~0_combout ;
wire \cpu1|rom1|WideOr1~combout ;
wire \cpu1|push~0_combout ;
wire \cpu1|stack1|stk_ptr[0]~DUPLICATE_q ;
wire \cpu1|ir[1]~DUPLICATE_q ;
wire \cpu1|Equal36~1_combout ;
wire \cpu1|stack1|stk_ptr~0_combout ;
wire \cpu1|push~1_combout ;
wire \cpu1|stack1|stk_ptr~1_combout ;
wire \cpu1|stack1|stk_ptr~2_combout ;
wire \cpu1|stack1|Add0~0_combout ;
wire \cpu1|stack1|stack_rtl_0_bypass[1]~0_combout ;
wire \cpu1|stack1|stack~0_combout ;
wire \cpu1|stack1|stk_ptr~3_combout ;
wire \cpu1|stack1|Add0~2_combout ;
wire \cpu1|stack1|Add0~1_combout ;
wire \cpu1|stack1|stack~1_combout ;
wire \cpu1|pc_q[1]~0_combout ;
wire \cpu1|rom1|WideOr5~1_combout ;
wire \cpu1|rom1|WideOr2~0_combout ;
wire \cpu1|rom1|WideOr2~1_combout ;
wire \cpu1|rom1|Equal20~0_combout ;
wire \cpu1|rom1|WideOr0~0_combout ;
wire \cpu1|rom1|WideOr8~0_combout ;
wire \cpu1|rom1|WideOr2~2_combout ;
wire \cpu1|rom1|WideNor0~2_combout ;
wire \cpu1|rom1|WideNor0~3_combout ;
wire \cpu1|rom1|WideNor0~4_combout ;
wire \cpu1|rom1|WideNor0~1_combout ;
wire \cpu1|rom1|WideNor0~5_combout ;
wire \cpu1|rom1|WideNor0~8_combout ;
wire \cpu1|rom1|Equal5~0_combout ;
wire \cpu1|rom1|WideOr5~0_combout ;
wire \cpu1|rom1|WideOr5~combout ;
wire \cpu1|stack1|stk_ptr[0]~_wirecell_combout ;
wire \cpu1|rom1|WideOr1~1_combout ;
wire \cpu1|rom1|WideOr3~combout ;
wire \cpu1|ir[9]~DUPLICATE_q ;
wire \cpu1|stack1|stack_rtl_0_bypass[19]~feeder_combout ;
wire \cpu1|Add4~34 ;
wire \cpu1|Add4~38 ;
wire \cpu1|Add4~41_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu1|Selector16~0_combout ;
wire \cpu1|Equal12~2_combout ;
wire \cpu1|Selector35~0_combout ;
wire \cpu1|rom1|WideOr9~0_combout ;
wire \cpu1|rom1|WideOr9~combout ;
wire \cpu1|ir[2]~DUPLICATE_q ;
wire \cpu1|rom1|Equal35~0_combout ;
wire \cpu1|rom1|WideOr7~combout ;
wire \cpu1|ir[4]~DUPLICATE_q ;
wire \cpu1|rom1|WideOr6~combout ;
wire \cpu1|Equal13~1_combout ;
wire \cpu1|sel_alu.00~1_combout ;
wire \cpu1|Equal12~1_combout ;
wire \cpu1|Equal13~0_combout ;
wire \cpu1|sel_alu.00~3_combout ;
wire \cpu1|op.01010~0_combout ;
wire \cpu1|op.01010~1_combout ;
wire \cpu1|sel_alu.00~2_combout ;
wire \cpu1|Equal19~0_combout ;
wire \cpu1|Equal1~0_combout ;
wire \cpu1|sel_alu.10~0_combout ;
wire \cpu1|ram1|ram~1_combout ;
wire \cpu1|load_w~0_combout ;
wire \cpu1|Equal13~2_combout ;
wire \cpu1|op.00101~1_combout ;
wire \cpu1|Equal17~0_combout ;
wire \cpu1|ram_en~1_combout ;
wire \cpu1|load_w~1_combout ;
wire \cpu1|ram_en~0_combout ;
wire \cpu1|ram_en~3_combout ;
wire \cpu1|ram_en~2_combout ;
wire \cpu1|ram1|ram~0_combout ;
wire \cpu1|op.00110~0_combout ;
wire \cpu1|sel_alu.01~0_combout ;
wire \GPIO_0[2]~input_o ;
wire \RESET_N~input_o ;
wire \rs232_1|rx0|rx_ps[0]~3_combout ;
wire \rs232_1|rx0|bit_cnt~5_combout ;
wire \rs232_1|rx0|bit_cnt[2]~1_combout ;
wire \rs232_1|rx0|bit_cnt~4_combout ;
wire \rs232_1|rx0|bit_cnt~6_combout ;
wire \rs232_1|rx0|bit_cnt~0_combout ;
wire \rs232_1|rx0|Add1~0_combout ;
wire \rs232_1|rx0|bit_cnt~3_combout ;
wire \rs232_1|rx0|rx_ps[0]~1_combout ;
wire \rs232_1|rx0|Add0~41_sumout ;
wire \rs232_1|rx0|baud_cnt[14]~0_combout ;
wire \rs232_1|rx0|Add0~42 ;
wire \rs232_1|rx0|Add0~37_sumout ;
wire \rs232_1|rx0|Add0~38 ;
wire \rs232_1|rx0|Add0~33_sumout ;
wire \rs232_1|rx0|Add0~34 ;
wire \rs232_1|rx0|Add0~29_sumout ;
wire \rs232_1|rx0|Add0~30 ;
wire \rs232_1|rx0|Add0~25_sumout ;
wire \rs232_1|rx0|Add0~26 ;
wire \rs232_1|rx0|Add0~21_sumout ;
wire \rs232_1|rx0|Add0~22 ;
wire \rs232_1|rx0|Add0~17_sumout ;
wire \rs232_1|rx0|Add0~18 ;
wire \rs232_1|rx0|Add0~13_sumout ;
wire \rs232_1|rx0|Add0~14 ;
wire \rs232_1|rx0|Add0~9_sumout ;
wire \rs232_1|rx0|Add0~10 ;
wire \rs232_1|rx0|Add0~5_sumout ;
wire \rs232_1|rx0|Add0~6 ;
wire \rs232_1|rx0|Add0~1_sumout ;
wire \rs232_1|rx0|Add0~2 ;
wire \rs232_1|rx0|Add0~61_sumout ;
wire \rs232_1|rx0|Add0~62 ;
wire \rs232_1|rx0|Add0~57_sumout ;
wire \rs232_1|rx0|Add0~58 ;
wire \rs232_1|rx0|Add0~53_sumout ;
wire \rs232_1|rx0|Add0~54 ;
wire \rs232_1|rx0|Add0~45_sumout ;
wire \rs232_1|rx0|Add0~46 ;
wire \rs232_1|rx0|Add0~49_sumout ;
wire \rs232_1|rx0|rx_ns~4_combout ;
wire \rs232_1|rx0|rx_ns~1_combout ;
wire \rs232_1|rx0|rx_ns~2_combout ;
wire \rs232_1|rx0|LessThan1~0_combout ;
wire \rs232_1|rx0|Equal0~1_combout ;
wire \rs232_1|rx0|rx_ns~0_combout ;
wire \rs232_1|rx0|rx_ns~3_combout ;
wire \rs232_1|rx0|rx_ns~5_combout ;
wire \rs232_1|rx0|s_signal~0_combout ;
wire \rs232_1|rx0|s_signal~q ;
wire \rs232_1|rx0|d_signal~0_combout ;
wire \rs232_1|rx0|d_signal~q ;
wire \rs232_1|rx0|rx_neg~0_combout ;
wire \rs232_1|rx0|rx_neg~q ;
wire \rs232_1|rx0|rx_ps[0]~2_combout ;
wire \rs232_1|rx0|rx_ps[1]~4_combout ;
wire \rs232_1|rx0|rx_ps[0]~5_combout ;
wire \rs232_1|rx0|rx_ps[0]~6_combout ;
wire \rs232_1|rx0|Equal1~0_combout ;
wire \rs232_1|rx0|bit_cnt~2_combout ;
wire \rs232_1|rx0|Equal0~0_combout ;
wire \rs232_1|rx0|rx_ps[2]~0_combout ;
wire \rs232_1|rx0|shift_data[2]~0_combout ;
wire \rs232_1|rx0|rx_data[0]~feeder_combout ;
wire \rs232_1|rx0|rx_data[4]~0_combout ;
wire \cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE_q ;
wire \cpu1|ram1|ram~10_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \cpu1|Selector13~1_combout ;
wire \cpu1|Selector12~1_combout ;
wire \cpu1|op.00101~0_combout ;
wire \cpu1|Selector4~6_combout ;
wire \cpu1|Selector11~1_combout ;
wire \cpu1|Selector11~3_combout ;
wire \cpu1|sel_ram_mux.10~0_combout ;
wire \cpu1|Decoder1~1_combout ;
wire \cpu1|Selector8~1_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu1|ram1|ram~9_combout ;
wire \cpu1|Selector8~2_combout ;
wire \cpu1|sel_alu.01~1_combout ;
wire \cpu1|sel_alu.01~2_combout ;
wire \cpu1|sel_alu.01~3_combout ;
wire \cpu1|Selector10~2_combout ;
wire \cpu1|Selector10~4_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu1|Selector12~2_combout ;
wire \cpu1|Selector12~3_combout ;
wire \cpu1|Selector13~3_combout ;
wire \cpu1|Selector13~4_combout ;
wire \cpu1|Add2~3 ;
wire \cpu1|Add2~7 ;
wire \cpu1|Add2~11 ;
wire \cpu1|Add2~15 ;
wire \cpu1|Add2~19 ;
wire \cpu1|Add2~23 ;
wire \cpu1|Add2~27 ;
wire \cpu1|Add2~30_sumout ;
wire \cpu1|load_w~2_combout ;
wire \cpu1|load_w~3_combout ;
wire \cpu1|load_w~4_combout ;
wire \cpu1|W_q[7]~DUPLICATE_q ;
wire \cpu1|Add3~3 ;
wire \cpu1|Add3~7 ;
wire \cpu1|Add3~11 ;
wire \cpu1|Add3~15 ;
wire \cpu1|Add3~19 ;
wire \cpu1|Add3~22_sumout ;
wire \cpu1|Add2~22_sumout ;
wire \cpu1|Selector2~3_combout ;
wire \cpu1|ram1|ram~8_combout ;
wire \cpu1|Selector9~0_combout ;
wire \cpu1|op.01001~0_combout ;
wire \cpu1|WideOr0~0_combout ;
wire \cpu1|Selector2~1_combout ;
wire \cpu1|op.00000~0_combout ;
wire \cpu1|sel_alu.00~0_combout ;
wire \cpu1|op.00000~1_combout ;
wire \cpu1|Add3~14_sumout ;
wire \cpu1|Selector4~1_combout ;
wire \cpu1|Add3~10_sumout ;
wire \cpu1|Selector5~1_combout ;
wire \cpu1|Add3~6_sumout ;
wire \cpu1|Selector6~1_combout ;
wire \cpu1|Selector14~1_combout ;
wire \cpu1|Selector15~1_combout ;
wire \cpu1|ram1|ram~3_combout ;
wire \cpu1|Selector15~2_combout ;
wire \cpu1|Selector14~2_combout ;
wire \cpu1|Selector14~3_combout ;
wire \cpu1|Selector7~3_combout ;
wire \cpu1|Add1~35_cout ;
wire \cpu1|Add1~2_sumout ;
wire \cpu1|op.00001~0_combout ;
wire \cpu1|op.00001~1_combout ;
wire \cpu1|Selector7~1_combout ;
wire \cpu1|Add0~2_sumout ;
wire \cpu1|Selector7~2_combout ;
wire \cpu1|Selector7~5_combout ;
wire \cpu1|Selector7~6_combout ;
wire \cpu1|Add1~3 ;
wire \cpu1|Add1~6_sumout ;
wire \cpu1|Selector6~2_combout ;
wire \cpu1|Selector6~10_combout ;
wire \cpu1|Add0~3 ;
wire \cpu1|Add0~7 ;
wire \cpu1|Add0~10_sumout ;
wire \cpu1|Add2~10_sumout ;
wire \cpu1|Selector5~9_combout ;
wire \cpu1|Add1~7 ;
wire \cpu1|Add1~10_sumout ;
wire \cpu1|Selector5~2_combout ;
wire \cpu1|Selector5~10_combout ;
wire \cpu1|Add1~11 ;
wire \cpu1|Add1~14_sumout ;
wire \cpu1|Selector4~2_combout ;
wire \cpu1|Add0~11 ;
wire \cpu1|Add0~14_sumout ;
wire \cpu1|Add2~14_sumout ;
wire \cpu1|Selector4~9_combout ;
wire \cpu1|Selector4~10_combout ;
wire \cpu1|Add0~15 ;
wire \cpu1|Add0~18_sumout ;
wire \cpu1|Add2~18_sumout ;
wire \cpu1|Selector3~9_combout ;
wire \cpu1|Selector11~2_combout ;
wire \cpu1|ram1|ram~6_combout ;
wire \cpu1|Selector3~6_combout ;
wire \cpu1|Selector3~5_combout ;
wire \cpu1|Selector10~1_combout ;
wire \cpu1|Selector3~3_combout ;
wire \cpu1|Equal30~0_combout ;
wire \cpu1|Selector3~7_combout ;
wire \cpu1|Selector3~4_combout ;
wire \cpu1|Selector3~8_combout ;
wire \cpu1|Add1~15 ;
wire \cpu1|Add1~18_sumout ;
wire \cpu1|Selector3~2_combout ;
wire \cpu1|Selector3~10_combout ;
wire \cpu1|Add0~19 ;
wire \cpu1|Add0~22_sumout ;
wire \cpu1|Selector2~4_combout ;
wire \cpu1|Selector11~4_combout ;
wire \cpu1|Selector2~0_combout ;
wire \cpu1|Selector2~5_combout ;
wire \cpu1|W_q[5]~DUPLICATE_q ;
wire \cpu1|Add0~23 ;
wire \cpu1|Add0~27 ;
wire \cpu1|Add0~30_sumout ;
wire \cpu1|Selector0~5_combout ;
wire \cpu1|Selector8~3_combout ;
wire \cpu1|Add1~19 ;
wire \cpu1|Add1~23 ;
wire \cpu1|Add1~27 ;
wire \cpu1|Add1~30_sumout ;
wire \cpu1|Selector0~6_combout ;
wire \cpu1|Selector0~3_combout ;
wire \cpu1|Add3~23 ;
wire \cpu1|Add3~27 ;
wire \cpu1|Add3~30_sumout ;
wire \cpu1|Selector0~1_combout ;
wire \cpu1|Selector0~2_combout ;
wire \cpu1|Selector0~4_combout ;
wire \cpu1|data_bus[7]~7_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu1|Selector28~0_combout ;
wire \cpu1|Add3~26_sumout ;
wire \cpu1|Selector1~5_combout ;
wire \cpu1|Selector1~1_combout ;
wire \cpu1|Add1~26_sumout ;
wire \cpu1|Add2~26_sumout ;
wire \cpu1|Add0~26_sumout ;
wire \cpu1|Selector1~4_combout ;
wire \cpu1|Selector1~6_combout ;
wire \cpu1|Selector1~2_combout ;
wire \cpu1|Selector1~3_combout ;
wire \cpu1|data_bus[6]~6_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu1|ram1|ram~7_combout ;
wire \cpu1|Selector10~3_combout ;
wire \cpu1|Add1~22_sumout ;
wire \cpu1|Selector2~2_combout ;
wire \cpu1|data_bus[5]~5_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu1|Selector11~5_combout ;
wire \cpu1|Add3~18_sumout ;
wire \cpu1|Selector3~1_combout ;
wire \cpu1|data_bus[4]~4_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu1|ram1|ram~4_combout ;
wire \cpu1|Selector13~2_combout ;
wire \cpu1|Selector4~7_combout ;
wire \cpu1|Selector4~5_combout ;
wire \cpu1|Selector4~4_combout ;
wire \cpu1|Selector4~3_combout ;
wire \cpu1|Selector4~8_combout ;
wire \cpu1|data_bus[3]~3_combout ;
wire \cpu1|ram1|ram~5_combout ;
wire \cpu1|Selector5~3_combout ;
wire \cpu1|Selector5~5_combout ;
wire \cpu1|Selector5~6_combout ;
wire \cpu1|Selector14~4_combout ;
wire \cpu1|Selector5~7_combout ;
wire \cpu1|Selector5~4_combout ;
wire \cpu1|Selector5~8_combout ;
wire \cpu1|data_bus[2]~2_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu1|Selector15~4_combout ;
wire \cpu1|Add2~2_sumout ;
wire \cpu1|Add3~2_sumout ;
wire \cpu1|Selector7~4_combout ;
wire \cpu1|data_bus[0]~0_combout ;
wire \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu1|ram1|ram~2_combout ;
wire \cpu1|Selector6~6_combout ;
wire \cpu1|Selector6~4_combout ;
wire \cpu1|Selector6~5_combout ;
wire \cpu1|Selector15~3_combout ;
wire \cpu1|Selector6~7_combout ;
wire \cpu1|Selector6~3_combout ;
wire \cpu1|Selector6~8_combout ;
wire \cpu1|data_bus[1]~1_combout ;
wire \cpu1|Selector14~5_combout ;
wire \cpu1|Add2~6_sumout ;
wire \cpu1|Add0~6_sumout ;
wire \cpu1|Selector6~9_combout ;
wire \cpu1|load_pc~1_combout ;
wire \cpu1|Selector7~7_combout ;
wire \cpu1|Selector6~11_combout ;
wire \cpu1|Selector6~12_combout ;
wire \cpu1|load_pc~2_combout ;
wire \cpu1|Selector1~7_combout ;
wire \cpu1|Selector0~7_combout ;
wire \cpu1|load_pc~0_combout ;
wire \cpu1|PIR1~0_combout ;
wire \cpu1|Mux0~4_combout ;
wire \cpu1|Mux0~0_combout ;
wire \cpu1|load_pc~4_combout ;
wire \cpu1|load_pc~5_combout ;
wire \cpu1|Selector13~5_combout ;
wire \cpu1|Selector12~4_combout ;
wire \cpu1|Selector5~12_combout ;
wire \cpu1|Selector5~11_combout ;
wire \cpu1|Selector5~13_combout ;
wire \cpu1|Selector4~12_combout ;
wire \cpu1|Selector4~11_combout ;
wire \cpu1|Selector4~13_combout ;
wire \cpu1|Selector3~11_combout ;
wire \cpu1|Selector3~12_combout ;
wire \cpu1|Selector3~13_combout ;
wire \cpu1|load_pc~3_combout ;
wire \cpu1|Selector35~1_combout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu1|Add4~37_sumout ;
wire \cpu1|Selector17~0_combout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu1|Add4~26 ;
wire \cpu1|Add4~29_sumout ;
wire \cpu1|Selector19~0_combout ;
wire \cpu1|Add4~30 ;
wire \cpu1|Add4~33_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu1|Selector18~0_combout ;
wire \cpu1|rom1|Equal0~0_combout ;
wire \cpu1|rom1|Equal32~1_combout ;
wire \cpu1|rom1|WideNor0~0_combout ;
wire \cpu1|rom1|WideNor0~9_combout ;
wire \cpu1|rom1|WideOr11~0_combout ;
wire \cpu1|rom1|WideOr11~combout ;
wire \cpu1|sel_pc.100~2_combout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu1|Selector20~0_combout ;
wire \cpu1|rom1|Equal0~1_combout ;
wire \cpu1|rom1|Equal4~0_combout ;
wire \cpu1|rom1|Equal0~2_combout ;
wire \cpu1|rom1|WideOr10~combout ;
wire \cpu1|sel_pc.000~0_combout ;
wire \cpu1|sel_pc.000~1_combout ;
wire \cpu1|sel_pc.000~4_combout ;
wire \cpu1|sel_pc.100~3_combout ;
wire \cpu1|Add4~44_combout ;
wire \cpu1|Add4~10 ;
wire \cpu1|Add4~1_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu1|Selector25~0_combout ;
wire \cpu1|pc_q[1]~DUPLICATE_q ;
wire \cpu1|Add4~2 ;
wire \cpu1|Add4~6 ;
wire \cpu1|Add4~14 ;
wire \cpu1|Add4~17_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu1|Selector22~0_combout ;
wire \cpu1|Add4~18 ;
wire \cpu1|Add4~21_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu1|Selector21~0_combout ;
wire \cpu1|rom1|Equal32~0_combout ;
wire \cpu1|rom1|WideOr4~0_combout ;
wire \cpu1|rom1|WideOr4~1_combout ;
wire \cpu1|sel_pc.100~0_combout ;
wire \cpu1|sel_pc.100~1_combout ;
wire \cpu1|sel_pc.000~3_combout ;
wire \cpu1|Add4~9_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu1|stack1|stack_rtl_0_bypass[9]~feeder_combout ;
wire \cpu1|Selector26~0_combout ;
wire \cpu1|rom1|Equal1~0_combout ;
wire \cpu1|rom1|Equal7~0_combout ;
wire \cpu1|rom1|WideOr0~combout ;
wire \cpu1|sel_pc.000~2_combout ;
wire \cpu1|Add4~5_sumout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu1|Selector24~0_combout ;
wire \cpu1|rom1|WideOr2~3_combout ;
wire \cpu1|rom1|WideOr2~combout ;
wire \cpu1|Equal12~0_combout ;
wire \cpu1|Equal36~0_combout ;
wire \cpu1|pop~0_combout ;
wire \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu1|Add4~13_sumout ;
wire \cpu1|Selector23~0_combout ;
wire \cpu1|rom1|WideOr8~combout ;
wire \cpu1|Equal2~0_combout ;
wire \cpu1|tx_req~0_combout ;
wire \rs232_1|tx0|bit_cnt~0_combout ;
wire \rs232_1|tx0|bit_cnt[0]~1_combout ;
wire \rs232_1|tx0|bit_cnt~2_combout ;
wire \rs232_1|tx0|Add1~0_combout ;
wire \rs232_1|tx0|bit_cnt~3_combout ;
wire \rs232_1|tx0|Add1~1_combout ;
wire \rs232_1|tx0|bit_cnt~4_combout ;
wire \rs232_1|tx0|Selector31~0_combout ;
wire \rs232_1|tx0|Selector31~1_combout ;
wire \rs232_1|tx0|Selector30~0_combout ;
wire \rs232_1|tx0|Selector29~0_combout ;
wire \rs232_1|tx0|always1~0_combout ;
wire \rs232_1|tx0|baud_cnt[0]~0_combout ;
wire \rs232_1|tx0|Add0~22 ;
wire \rs232_1|tx0|Add0~29_sumout ;
wire \rs232_1|tx0|Add0~30 ;
wire \rs232_1|tx0|Add0~25_sumout ;
wire \rs232_1|tx0|Add0~26 ;
wire \rs232_1|tx0|Add0~17_sumout ;
wire \rs232_1|tx0|Add0~18 ;
wire \rs232_1|tx0|Add0~13_sumout ;
wire \rs232_1|tx0|Add0~14 ;
wire \rs232_1|tx0|Add0~37_sumout ;
wire \rs232_1|tx0|Add0~38 ;
wire \rs232_1|tx0|Add0~33_sumout ;
wire \rs232_1|tx0|Add0~34 ;
wire \rs232_1|tx0|Add0~41_sumout ;
wire \rs232_1|tx0|LessThan0~1_combout ;
wire \rs232_1|tx0|LessThan0~0_combout ;
wire \rs232_1|tx0|Add0~42 ;
wire \rs232_1|tx0|Add0~9_sumout ;
wire \rs232_1|tx0|Add0~10 ;
wire \rs232_1|tx0|Add0~5_sumout ;
wire \rs232_1|tx0|Add0~6 ;
wire \rs232_1|tx0|Add0~1_sumout ;
wire \rs232_1|tx0|Add0~2 ;
wire \rs232_1|tx0|Add0~53_sumout ;
wire \rs232_1|tx0|Add0~54 ;
wire \rs232_1|tx0|Add0~57_sumout ;
wire \rs232_1|tx0|Add0~58 ;
wire \rs232_1|tx0|Add0~61_sumout ;
wire \rs232_1|tx0|Add0~62 ;
wire \rs232_1|tx0|Add0~45_sumout ;
wire \rs232_1|tx0|Add0~46 ;
wire \rs232_1|tx0|Add0~49_sumout ;
wire \rs232_1|tx0|LessThan0~2_combout ;
wire \rs232_1|tx0|LessThan0~3_combout ;
wire \rs232_1|tx0|data~9_combout ;
wire \rs232_1|tx0|data[1]~2_combout ;
wire \rs232_1|tx0|data~8_combout ;
wire \rs232_1|tx0|data~7_combout ;
wire \rs232_1|tx0|data~6_combout ;
wire \rs232_1|tx0|data~5_combout ;
wire \rs232_1|tx0|data~4_combout ;
wire \rs232_1|tx0|data~3_combout ;
wire \rs232_1|tx0|data~1_combout ;
wire \rs232_1|tx0|data~0_combout ;
wire \rs232_1|tx0|tx~0_combout ;
wire \rs232_1|tx0|tx~q ;
wire \tx_low|WideOr6~0_combout ;
wire \tx_low|WideOr5~0_combout ;
wire \tx_low|WideOr4~0_combout ;
wire \tx_low|WideOr3~0_combout ;
wire \tx_low|WideOr2~0_combout ;
wire \tx_low|WideOr1~0_combout ;
wire \tx_low|WideOr0~0_combout ;
wire \cpu1|TXREG[5]~DUPLICATE_q ;
wire \tx_high|WideOr6~0_combout ;
wire \tx_high|WideOr5~0_combout ;
wire \tx_high|WideOr4~0_combout ;
wire \tx_high|WideOr3~0_combout ;
wire \tx_high|WideOr2~0_combout ;
wire \tx_high|WideOr1~0_combout ;
wire \tx_high|WideOr0~0_combout ;
wire \rx_low|WideOr6~0_combout ;
wire \rx_low|WideOr5~0_combout ;
wire \rx_low|WideOr4~0_combout ;
wire \rx_low|WideOr3~0_combout ;
wire \rx_low|WideOr2~0_combout ;
wire \rx_low|WideOr1~0_combout ;
wire \rx_low|WideOr0~0_combout ;
wire \rx_high|WideOr6~0_combout ;
wire \rx_high|WideOr5~0_combout ;
wire \rx_high|WideOr4~0_combout ;
wire \rx_high|WideOr3~0_combout ;
wire \rx_high|WideOr2~0_combout ;
wire \rx_high|WideOr1~0_combout ;
wire \rx_high|WideOr0~0_combout ;
wire [7:0] \rs232_1|rx0|rx_data ;
wire [7:0] \rs232_1|rx0|shift_data ;
wire [15:0] \rs232_1|rx0|baud_cnt ;
wire [31:0] \rs232_1|tx0|tx_ps ;
wire [13:0] \cpu1|ir ;
wire [9:0] \rs232_1|tx0|data ;
wire [0:19] \cpu1|stack1|stack_rtl_0_bypass ;
wire [7:0] \cpu1|W_q ;
wire [15:0] \rs232_1|tx0|baud_cnt ;
wire [7:0] \cpu1|TXREG ;
wire [0:20] \cpu1|ram1|ram_rtl_0_bypass ;
wire [31:0] \rs232_1|rx0|rx_ps ;
wire [10:0] \cpu1|mar_q ;
wire [5:0] \rs232_1|rx0|bit_cnt ;
wire [10:0] \cpu1|pc_q ;
wire [7:0] \cpu1|PIR1 ;
wire [3:0] \rs232_1|tx0|bit_cnt ;
wire [3:0] \cpu1|stack1|stk_ptr ;

wire [39:0] \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7  = \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a3  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a4  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a5  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a6  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a7  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a9  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10  = \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\tx_low|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\tx_low|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\tx_low|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\tx_low|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\tx_low|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\tx_low|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\tx_low|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\tx_high|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\tx_high|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\tx_high|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\tx_high|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\tx_high|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\tx_high|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\tx_high|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\rx_low|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\rx_low|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\rx_low|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\rx_low|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\rx_low|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\rx_low|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\rx_low|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\rx_high|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\rx_high|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\rx_high|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\rx_high|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\rx_high|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\rx_high|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\rx_high|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \CLOCK4_50~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK4_50),
	.obar());
// synopsys translate_off
defparam \CLOCK4_50~output .bus_hold = "false";
defparam \CLOCK4_50~output .open_drain_output = "true";
defparam \CLOCK4_50~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \SD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[0]~output .bus_hold = "false";
defparam \SD_DATA[0]~output .open_drain_output = "true";
defparam \SD_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \SD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[1]~output .bus_hold = "false";
defparam \SD_DATA[1]~output .open_drain_output = "true";
defparam \SD_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \SD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[2]~output .bus_hold = "false";
defparam \SD_DATA[2]~output .open_drain_output = "true";
defparam \SD_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \SD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[3]~output .bus_hold = "false";
defparam \SD_DATA[3]~output .open_drain_output = "true";
defparam \SD_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(\rs232_1|tx0|tx~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "false";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \rs232_1|tx0|Add0~21 (
// Equation(s):
// \rs232_1|tx0|Add0~21_sumout  = SUM(( \rs232_1|tx0|baud_cnt [0] ) + ( VCC ) + ( !VCC ))
// \rs232_1|tx0|Add0~22  = CARRY(( \rs232_1|tx0|baud_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~21_sumout ),
	.cout(\rs232_1|tx0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~21 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \rs232_1|tx0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N54
cyclonev_lcell_comb \cpu1|pic_ps.000~feeder (
// Equation(s):
// \cpu1|pic_ps.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|pic_ps.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|pic_ps.000~feeder .extended_lut = "off";
defparam \cpu1|pic_ps.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu1|pic_ps.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N55
dffeas \cpu1|pic_ps.000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|pic_ps.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.000 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.000 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N35
dffeas \cpu1|pic_ps.101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pic_ps.100~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.101 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.101 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N28
dffeas \cpu1|pic_ps.110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pic_ps.101~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.110 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \cpu1|pic_ns~2 (
// Equation(s):
// \cpu1|pic_ns~2_combout  = ( \cpu1|pic_ps.110~q  ) # ( !\cpu1|pic_ps.110~q  & ( !\cpu1|pic_ps.000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|pic_ps.000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pic_ps.110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|pic_ns~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|pic_ns~2 .extended_lut = "off";
defparam \cpu1|pic_ns~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \cpu1|pic_ns~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N23
dffeas \cpu1|pic_ps.001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|pic_ns~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.001 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.001 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N32
dffeas \cpu1|pic_ps.010 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pic_ps.001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.010 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N8
dffeas \cpu1|pic_ps.011 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pic_ps.010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.011 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.011 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \cpu1|pic_ps.100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pic_ps.011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pic_ps.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pic_ps.100 .is_wysiwyg = "true";
defparam \cpu1|pic_ps.100 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N1
dffeas \cpu1|mar_q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[1] .is_wysiwyg = "true";
defparam \cpu1|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N52
dffeas \cpu1|mar_q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[4] .is_wysiwyg = "true";
defparam \cpu1|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \cpu1|Add4~21 (
// Equation(s):
// \cpu1|Add4~21_sumout  = SUM(( (\cpu1|pc_q [5] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~18  ))
// \cpu1|Add4~22  = CARRY(( (\cpu1|pc_q [5] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~18  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|pc_q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~21_sumout ),
	.cout(\cpu1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~21 .extended_lut = "off";
defparam \cpu1|Add4~21 .lut_mask = 64'h0000FFFF000000FD;
defparam \cpu1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \cpu1|Add4~25 (
// Equation(s):
// \cpu1|Add4~25_sumout  = SUM(( GND ) + ( (\cpu1|pc_q [6] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~22  ))
// \cpu1|Add4~26  = CARRY(( GND ) + ( (\cpu1|pc_q [6] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~22  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [6]),
	.datag(gnd),
	.cin(\cpu1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~25_sumout ),
	.cout(\cpu1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~25 .extended_lut = "off";
defparam \cpu1|Add4~25 .lut_mask = 64'h0000FF0200000000;
defparam \cpu1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \cpu1|stack1|stack_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N53
dffeas \cpu1|mar_q[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|mar_q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N3
cyclonev_lcell_comb \cpu1|rom1|Equal20~1 (
// Equation(s):
// \cpu1|rom1|Equal20~1_combout  = ( \cpu1|mar_q[4]~DUPLICATE_q  & ( \cpu1|rom1|Equal0~1_combout  ) )

	.dataa(!\cpu1|rom1|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal20~1 .extended_lut = "off";
defparam \cpu1|rom1|Equal20~1 .lut_mask = 64'h0000000055555555;
defparam \cpu1|rom1|Equal20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N42
cyclonev_lcell_comb \cpu1|rom1|WideNor0~6 (
// Equation(s):
// \cpu1|rom1|WideNor0~6_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [0] & (((\cpu1|mar_q [1] & !\cpu1|mar_q [3])))) # (\cpu1|mar_q [0] & ((!\cpu1|mar_q [2] & (\cpu1|mar_q [1])) # (\cpu1|mar_q [2] & 
// (!\cpu1|mar_q [1] & !\cpu1|mar_q [3])))) ) ) ) # ( \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [2] & (\cpu1|mar_q [1] & (!\cpu1|mar_q [0] $ (!\cpu1|mar_q [3])))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~6 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~6 .lut_mask = 64'h0000040800001E04;
defparam \cpu1|rom1|WideNor0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N54
cyclonev_lcell_comb \cpu1|rom1|WideNor0~7 (
// Equation(s):
// \cpu1|rom1|WideNor0~7_combout  = ( \cpu1|mar_q [2] & ( \cpu1|mar_q [1] & ( (!\cpu1|rom1|WideNor0~6_combout  & ((!\cpu1|rom1|Equal20~1_combout ) # (!\cpu1|rom1|Equal1~0_combout ))) ) ) ) # ( !\cpu1|mar_q [2] & ( \cpu1|mar_q [1] & ( 
// (!\cpu1|rom1|Equal32~0_combout  & !\cpu1|rom1|WideNor0~6_combout ) ) ) ) # ( \cpu1|mar_q [2] & ( !\cpu1|mar_q [1] & ( !\cpu1|rom1|WideNor0~6_combout  ) ) ) # ( !\cpu1|mar_q [2] & ( !\cpu1|mar_q [1] & ( !\cpu1|rom1|WideNor0~6_combout  ) ) )

	.dataa(!\cpu1|rom1|Equal20~1_combout ),
	.datab(!\cpu1|rom1|Equal1~0_combout ),
	.datac(!\cpu1|rom1|Equal32~0_combout ),
	.datad(!\cpu1|rom1|WideNor0~6_combout ),
	.datae(!\cpu1|mar_q [2]),
	.dataf(!\cpu1|mar_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~7 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~7 .lut_mask = 64'hFF00FF00F000EE00;
defparam \cpu1|rom1|WideNor0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \cpu1|rom1|WideOr1~0 (
// Equation(s):
// \cpu1|rom1|WideOr1~0_combout  = ( \cpu1|mar_q[4]~DUPLICATE_q  & ( \cpu1|mar_q [0] & ( (\cpu1|mar_q [1] & (!\cpu1|mar_q [2] & (!\cpu1|mar_q [3] & \cpu1|rom1|Equal0~1_combout ))) ) ) ) # ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( \cpu1|mar_q [0] & ( (\cpu1|mar_q 
// [1] & (!\cpu1|mar_q [2] & (\cpu1|mar_q [3] & \cpu1|rom1|Equal0~1_combout ))) ) ) ) # ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( !\cpu1|mar_q [0] & ( (\cpu1|mar_q [1] & (\cpu1|mar_q [2] & (!\cpu1|mar_q [3] & \cpu1|rom1|Equal0~1_combout ))) ) ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [3]),
	.datad(!\cpu1|rom1|Equal0~1_combout ),
	.datae(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr1~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr1~0 .lut_mask = 64'h0010000000040040;
defparam \cpu1|rom1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \cpu1|rom1|Equal33~0 (
// Equation(s):
// \cpu1|rom1|Equal33~0_combout  = (\cpu1|mar_q [5] & (\cpu1|rom1|Equal0~0_combout  & (\cpu1|rom1|Equal1~0_combout  & !\cpu1|mar_q[4]~DUPLICATE_q )))

	.dataa(!\cpu1|mar_q [5]),
	.datab(!\cpu1|rom1|Equal0~0_combout ),
	.datac(!\cpu1|rom1|Equal1~0_combout ),
	.datad(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal33~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal33~0 .lut_mask = 64'h0100010001000100;
defparam \cpu1|rom1|Equal33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \cpu1|rom1|WideOr1 (
// Equation(s):
// \cpu1|rom1|WideOr1~combout  = ( \cpu1|rom1|Equal33~0_combout  & ( ((!\cpu1|mar_q [1] & ((\cpu1|mar_q [2]) # (\cpu1|rom1|Equal32~0_combout ))) # (\cpu1|mar_q [1] & (\cpu1|rom1|Equal32~0_combout  & \cpu1|mar_q [2]))) # (\cpu1|rom1|WideOr1~0_combout ) ) ) # 
// ( !\cpu1|rom1|Equal33~0_combout  & ( ((\cpu1|rom1|Equal32~0_combout  & (!\cpu1|mar_q [1] $ (\cpu1|mar_q [2])))) # (\cpu1|rom1|WideOr1~0_combout ) ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(!\cpu1|rom1|WideOr1~0_combout ),
	.datac(!\cpu1|rom1|Equal32~0_combout ),
	.datad(!\cpu1|mar_q [2]),
	.datae(gnd),
	.dataf(!\cpu1|rom1|Equal33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr1 .extended_lut = "off";
defparam \cpu1|rom1|WideOr1 .lut_mask = 64'h3B373B373BBF3BBF;
defparam \cpu1|rom1|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N37
dffeas \cpu1|ir[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[12] .is_wysiwyg = "true";
defparam \cpu1|ir[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N45
cyclonev_lcell_comb \cpu1|push~0 (
// Equation(s):
// \cpu1|push~0_combout  = ( \cpu1|ir [13] & ( (!\cpu1|ir [11] & !\cpu1|ir [12]) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|push~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|push~0 .extended_lut = "off";
defparam \cpu1|push~0 .lut_mask = 64'h0000000088888888;
defparam \cpu1|push~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N58
dffeas \cpu1|stack1|stk_ptr[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stk_ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|stack1|stk_ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N5
dffeas \cpu1|ir[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|ir[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N27
cyclonev_lcell_comb \cpu1|Equal36~1 (
// Equation(s):
// \cpu1|Equal36~1_combout  = ( !\cpu1|ir [0] & ( !\cpu1|ir[1]~DUPLICATE_q  ) )

	.dataa(!\cpu1|ir[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal36~1 .extended_lut = "off";
defparam \cpu1|Equal36~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu1|Equal36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \cpu1|stack1|stk_ptr~0 (
// Equation(s):
// \cpu1|stack1|stk_ptr~0_combout  = ( \cpu1|Equal36~1_combout  & ( !\cpu1|stack1|stk_ptr[0]~DUPLICATE_q  $ (((!\cpu1|pic_ps.100~q ) # ((!\cpu1|push~0_combout  & !\cpu1|Equal36~0_combout )))) ) ) # ( !\cpu1|Equal36~1_combout  & ( 
// !\cpu1|stack1|stk_ptr[0]~DUPLICATE_q  $ (((!\cpu1|push~0_combout ) # (!\cpu1|pic_ps.100~q ))) ) )

	.dataa(!\cpu1|push~0_combout ),
	.datab(!\cpu1|Equal36~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|stack1|stk_ptr[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|Equal36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stk_ptr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr~0 .extended_lut = "off";
defparam \cpu1|stack1|stk_ptr~0 .lut_mask = 64'h05FA05FA07F807F8;
defparam \cpu1|stack1|stk_ptr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N59
dffeas \cpu1|stack1|stk_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stk_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[0] .is_wysiwyg = "true";
defparam \cpu1|stack1|stk_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \cpu1|push~1 (
// Equation(s):
// \cpu1|push~1_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|push~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|push~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pic_ps.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|push~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|push~1 .extended_lut = "off";
defparam \cpu1|push~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|push~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N51
cyclonev_lcell_comb \cpu1|stack1|stk_ptr~1 (
// Equation(s):
// \cpu1|stack1|stk_ptr~1_combout  = ( \cpu1|push~1_combout  & ( !\cpu1|stack1|stk_ptr [0] $ (!\cpu1|stack1|stk_ptr [1]) ) ) # ( !\cpu1|push~1_combout  & ( !\cpu1|stack1|stk_ptr [1] $ (((!\cpu1|pop~0_combout ) # (\cpu1|stack1|stk_ptr [0]))) ) )

	.dataa(!\cpu1|pop~0_combout ),
	.datab(gnd),
	.datac(!\cpu1|stack1|stk_ptr [0]),
	.datad(!\cpu1|stack1|stk_ptr [1]),
	.datae(gnd),
	.dataf(!\cpu1|push~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stk_ptr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr~1 .extended_lut = "off";
defparam \cpu1|stack1|stk_ptr~1 .lut_mask = 64'h50AF50AF0FF00FF0;
defparam \cpu1|stack1|stk_ptr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N53
dffeas \cpu1|stack1|stk_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stk_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stk_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[1] .is_wysiwyg = "true";
defparam \cpu1|stack1|stk_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N20
dffeas \cpu1|stack1|stk_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stk_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stk_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[2] .is_wysiwyg = "true";
defparam \cpu1|stack1|stk_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \cpu1|stack1|stk_ptr~2 (
// Equation(s):
// \cpu1|stack1|stk_ptr~2_combout  = ( \cpu1|stack1|stk_ptr [0] & ( !\cpu1|stack1|stk_ptr [2] $ (((!\cpu1|stack1|stk_ptr [1]) # (!\cpu1|push~1_combout ))) ) ) # ( !\cpu1|stack1|stk_ptr [0] & ( !\cpu1|stack1|stk_ptr [2] $ ((((!\cpu1|pop~0_combout ) # 
// (\cpu1|push~1_combout )) # (\cpu1|stack1|stk_ptr [1]))) ) )

	.dataa(!\cpu1|stack1|stk_ptr [1]),
	.datab(!\cpu1|push~1_combout ),
	.datac(!\cpu1|pop~0_combout ),
	.datad(!\cpu1|stack1|stk_ptr [2]),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stk_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stk_ptr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr~2 .extended_lut = "off";
defparam \cpu1|stack1|stk_ptr~2 .lut_mask = 64'h08F708F711EE11EE;
defparam \cpu1|stack1|stk_ptr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N13
dffeas \cpu1|stack1|stack_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N35
dffeas \cpu1|stack1|stack_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N42
cyclonev_lcell_comb \cpu1|stack1|Add0~0 (
// Equation(s):
// \cpu1|stack1|Add0~0_combout  = ( \cpu1|stack1|stk_ptr [1] & ( !\cpu1|stack1|stk_ptr [0] ) ) # ( !\cpu1|stack1|stk_ptr [1] & ( \cpu1|stack1|stk_ptr [0] ) )

	.dataa(gnd),
	.datab(!\cpu1|stack1|stk_ptr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stk_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|Add0~0 .extended_lut = "off";
defparam \cpu1|stack1|Add0~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \cpu1|stack1|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N44
dffeas \cpu1|stack1|stack_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N31
dffeas \cpu1|stack1|stack_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|push~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N8
dffeas \cpu1|stack1|stack_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N9
cyclonev_lcell_comb \cpu1|stack1|stack_rtl_0_bypass[1]~0 (
// Equation(s):
// \cpu1|stack1|stack_rtl_0_bypass[1]~0_combout  = ( !\cpu1|stack1|stk_ptr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stk_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stack_rtl_0_bypass[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[1]~0 .extended_lut = "off";
defparam \cpu1|stack1|stack_rtl_0_bypass[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu1|stack1|stack_rtl_0_bypass[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N11
dffeas \cpu1|stack1|stack_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stack_rtl_0_bypass[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \cpu1|stack1|stack~0 (
// Equation(s):
// \cpu1|stack1|stack~0_combout  = ( \cpu1|stack1|stack_rtl_0_bypass [1] & ( (\cpu1|stack1|stack_rtl_0_bypass [0] & (\cpu1|stack1|stack_rtl_0_bypass [2] & (!\cpu1|stack1|stack_rtl_0_bypass [4] $ (\cpu1|stack1|stack_rtl_0_bypass [3])))) ) ) # ( 
// !\cpu1|stack1|stack_rtl_0_bypass [1] & ( (\cpu1|stack1|stack_rtl_0_bypass [0] & (!\cpu1|stack1|stack_rtl_0_bypass [2] & (!\cpu1|stack1|stack_rtl_0_bypass [4] $ (\cpu1|stack1|stack_rtl_0_bypass [3])))) ) )

	.dataa(!\cpu1|stack1|stack_rtl_0_bypass [4]),
	.datab(!\cpu1|stack1|stack_rtl_0_bypass [3]),
	.datac(!\cpu1|stack1|stack_rtl_0_bypass [0]),
	.datad(!\cpu1|stack1|stack_rtl_0_bypass [2]),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stack~0 .extended_lut = "off";
defparam \cpu1|stack1|stack~0 .lut_mask = 64'h0900090000090009;
defparam \cpu1|stack1|stack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \cpu1|stack1|stk_ptr~3 (
// Equation(s):
// \cpu1|stack1|stk_ptr~3_combout  = ( \cpu1|stack1|stk_ptr [3] & ( \cpu1|push~1_combout  & ( (!\cpu1|stack1|stk_ptr [2]) # ((!\cpu1|stack1|stk_ptr [1]) # (!\cpu1|stack1|stk_ptr [0])) ) ) ) # ( !\cpu1|stack1|stk_ptr [3] & ( \cpu1|push~1_combout  & ( 
// (\cpu1|stack1|stk_ptr [2] & (\cpu1|stack1|stk_ptr [1] & \cpu1|stack1|stk_ptr [0])) ) ) ) # ( \cpu1|stack1|stk_ptr [3] & ( !\cpu1|push~1_combout  & ( (!\cpu1|pop~0_combout ) # (((\cpu1|stack1|stk_ptr [0]) # (\cpu1|stack1|stk_ptr [1])) # 
// (\cpu1|stack1|stk_ptr [2])) ) ) ) # ( !\cpu1|stack1|stk_ptr [3] & ( !\cpu1|push~1_combout  & ( (\cpu1|pop~0_combout  & (!\cpu1|stack1|stk_ptr [2] & (!\cpu1|stack1|stk_ptr [1] & !\cpu1|stack1|stk_ptr [0]))) ) ) )

	.dataa(!\cpu1|pop~0_combout ),
	.datab(!\cpu1|stack1|stk_ptr [2]),
	.datac(!\cpu1|stack1|stk_ptr [1]),
	.datad(!\cpu1|stack1|stk_ptr [0]),
	.datae(!\cpu1|stack1|stk_ptr [3]),
	.dataf(!\cpu1|push~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stk_ptr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr~3 .extended_lut = "off";
defparam \cpu1|stack1|stk_ptr~3 .lut_mask = 64'h4000BFFF0003FFFC;
defparam \cpu1|stack1|stk_ptr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N56
dffeas \cpu1|stack1|stk_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stk_ptr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stk_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[3] .is_wysiwyg = "true";
defparam \cpu1|stack1|stk_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N21
cyclonev_lcell_comb \cpu1|stack1|Add0~2 (
// Equation(s):
// \cpu1|stack1|Add0~2_combout  = ( \cpu1|stack1|stk_ptr [2] & ( !\cpu1|stack1|stk_ptr [3] $ (((!\cpu1|stack1|stk_ptr [1]) # (!\cpu1|stack1|stk_ptr [0]))) ) ) # ( !\cpu1|stack1|stk_ptr [2] & ( \cpu1|stack1|stk_ptr [3] ) )

	.dataa(!\cpu1|stack1|stk_ptr [1]),
	.datab(gnd),
	.datac(!\cpu1|stack1|stk_ptr [0]),
	.datad(!\cpu1|stack1|stk_ptr [3]),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stk_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|Add0~2 .extended_lut = "off";
defparam \cpu1|stack1|Add0~2 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \cpu1|stack1|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N23
dffeas \cpu1|stack1|stack_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N26
dffeas \cpu1|stack1|stack_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|stack1|stk_ptr~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N15
cyclonev_lcell_comb \cpu1|stack1|Add0~1 (
// Equation(s):
// \cpu1|stack1|Add0~1_combout  = ( \cpu1|stack1|stk_ptr [2] & ( (!\cpu1|stack1|stk_ptr [0]) # (!\cpu1|stack1|stk_ptr [1]) ) ) # ( !\cpu1|stack1|stk_ptr [2] & ( (\cpu1|stack1|stk_ptr [0] & \cpu1|stack1|stk_ptr [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|stack1|stk_ptr [0]),
	.datad(!\cpu1|stack1|stk_ptr [1]),
	.datae(gnd),
	.dataf(!\cpu1|stack1|stk_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|Add0~1 .extended_lut = "off";
defparam \cpu1|stack1|Add0~1 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \cpu1|stack1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N17
dffeas \cpu1|stack1|stack_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \cpu1|stack1|stack~1 (
// Equation(s):
// \cpu1|stack1|stack~1_combout  = ( \cpu1|stack1|stack_rtl_0_bypass [8] & ( \cpu1|stack1|stack_rtl_0_bypass [5] & ( (\cpu1|stack1|stack_rtl_0_bypass [6] & (\cpu1|stack1|stack~0_combout  & \cpu1|stack1|stack_rtl_0_bypass [7])) ) ) ) # ( 
// !\cpu1|stack1|stack_rtl_0_bypass [8] & ( \cpu1|stack1|stack_rtl_0_bypass [5] & ( (\cpu1|stack1|stack_rtl_0_bypass [6] & (\cpu1|stack1|stack~0_combout  & !\cpu1|stack1|stack_rtl_0_bypass [7])) ) ) ) # ( \cpu1|stack1|stack_rtl_0_bypass [8] & ( 
// !\cpu1|stack1|stack_rtl_0_bypass [5] & ( (!\cpu1|stack1|stack_rtl_0_bypass [6] & (\cpu1|stack1|stack~0_combout  & \cpu1|stack1|stack_rtl_0_bypass [7])) ) ) ) # ( !\cpu1|stack1|stack_rtl_0_bypass [8] & ( !\cpu1|stack1|stack_rtl_0_bypass [5] & ( 
// (!\cpu1|stack1|stack_rtl_0_bypass [6] & (\cpu1|stack1|stack~0_combout  & !\cpu1|stack1|stack_rtl_0_bypass [7])) ) ) )

	.dataa(!\cpu1|stack1|stack_rtl_0_bypass [6]),
	.datab(!\cpu1|stack1|stack~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0_bypass [7]),
	.datad(gnd),
	.datae(!\cpu1|stack1|stack_rtl_0_bypass [8]),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stack~1 .extended_lut = "off";
defparam \cpu1|stack1|stack~1 .lut_mask = 64'h2020020210100101;
defparam \cpu1|stack1|stack~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N0
cyclonev_lcell_comb \cpu1|pc_q[1]~0 (
// Equation(s):
// \cpu1|pc_q[1]~0_combout  = ( \cpu1|pic_ps.100~q  & ( (!\cpu1|stack1|stack~1_combout  & (\cpu1|ir [13] & ((!\cpu1|ir [12])))) # (\cpu1|stack1|stack~1_combout  & (((\cpu1|ir [13] & !\cpu1|ir [12])) # (\cpu1|pop~0_combout ))) ) ) # ( !\cpu1|pic_ps.100~q  & ( 
// (\cpu1|stack1|stack~1_combout  & \cpu1|pop~0_combout ) ) )

	.dataa(!\cpu1|stack1|stack~1_combout ),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|pop~0_combout ),
	.datad(!\cpu1|ir [12]),
	.datae(gnd),
	.dataf(!\cpu1|pic_ps.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|pc_q[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|pc_q[1]~0 .extended_lut = "off";
defparam \cpu1|pc_q[1]~0 .lut_mask = 64'h0505050537053705;
defparam \cpu1|pc_q[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \cpu1|rom1|WideOr5~1 (
// Equation(s):
// \cpu1|rom1|WideOr5~1_combout  = ( !\cpu1|mar_q [1] & ( \cpu1|mar_q [0] & ( (\cpu1|rom1|Equal32~1_combout  & (\cpu1|mar_q [2] & !\cpu1|mar_q [3])) ) ) ) # ( \cpu1|mar_q [1] & ( !\cpu1|mar_q [0] & ( (\cpu1|rom1|Equal32~1_combout  & (\cpu1|mar_q [2] & 
// !\cpu1|mar_q [3])) ) ) ) # ( !\cpu1|mar_q [1] & ( !\cpu1|mar_q [0] & ( (!\cpu1|mar_q [2] & (\cpu1|mar_q [3] & \cpu1|rom1|Equal20~1_combout )) ) ) )

	.dataa(!\cpu1|rom1|Equal32~1_combout ),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [3]),
	.datad(!\cpu1|rom1|Equal20~1_combout ),
	.datae(!\cpu1|mar_q [1]),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr5~1 .extended_lut = "off";
defparam \cpu1|rom1|WideOr5~1 .lut_mask = 64'h000C101010100000;
defparam \cpu1|rom1|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N24
cyclonev_lcell_comb \cpu1|rom1|WideOr2~0 (
// Equation(s):
// \cpu1|rom1|WideOr2~0_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [0] & (\cpu1|mar_q [3] & (!\cpu1|mar_q [2] $ (!\cpu1|mar_q [1])))) # (\cpu1|mar_q [0] & (!\cpu1|mar_q [2] & (!\cpu1|mar_q [1] & !\cpu1|mar_q 
// [3]))) ) ) ) # ( \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [2] & ((!\cpu1|mar_q [0] & (!\cpu1|mar_q [1] & \cpu1|mar_q [3])) # (\cpu1|mar_q [0] & (\cpu1|mar_q [1] & !\cpu1|mar_q [3])))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr2~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr2~0 .lut_mask = 64'h0000012000004028;
defparam \cpu1|rom1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N24
cyclonev_lcell_comb \cpu1|rom1|WideOr2~1 (
// Equation(s):
// \cpu1|rom1|WideOr2~1_combout  = ( \cpu1|mar_q [2] & ( \cpu1|mar_q [1] & ( (!\cpu1|rom1|WideOr2~0_combout  & ((!\cpu1|rom1|Equal20~1_combout ) # (!\cpu1|rom1|Equal1~0_combout ))) ) ) ) # ( !\cpu1|mar_q [2] & ( \cpu1|mar_q [1] & ( 
// (!\cpu1|rom1|Equal32~0_combout  & !\cpu1|rom1|WideOr2~0_combout ) ) ) ) # ( \cpu1|mar_q [2] & ( !\cpu1|mar_q [1] & ( (!\cpu1|rom1|Equal32~0_combout  & !\cpu1|rom1|WideOr2~0_combout ) ) ) ) # ( !\cpu1|mar_q [2] & ( !\cpu1|mar_q [1] & ( 
// !\cpu1|rom1|WideOr2~0_combout  ) ) )

	.dataa(!\cpu1|rom1|Equal20~1_combout ),
	.datab(!\cpu1|rom1|Equal1~0_combout ),
	.datac(!\cpu1|rom1|Equal32~0_combout ),
	.datad(!\cpu1|rom1|WideOr2~0_combout ),
	.datae(!\cpu1|mar_q [2]),
	.dataf(!\cpu1|mar_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr2~1 .extended_lut = "off";
defparam \cpu1|rom1|WideOr2~1 .lut_mask = 64'hFF00F000F000EE00;
defparam \cpu1|rom1|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N48
cyclonev_lcell_comb \cpu1|rom1|Equal20~0 (
// Equation(s):
// \cpu1|rom1|Equal20~0_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [0] & (\cpu1|mar_q [2] & (!\cpu1|mar_q [1] & !\cpu1|mar_q [3]))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal20~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal20~0 .lut_mask = 64'h0000000000002000;
defparam \cpu1|rom1|Equal20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N18
cyclonev_lcell_comb \cpu1|rom1|WideOr0~0 (
// Equation(s):
// \cpu1|rom1|WideOr0~0_combout  = (!\cpu1|rom1|Equal20~0_combout  & ((!\cpu1|rom1|Equal33~0_combout ) # ((\cpu1|mar_q [2]) # (\cpu1|mar_q [1]))))

	.dataa(!\cpu1|rom1|Equal33~0_combout ),
	.datab(!\cpu1|mar_q [1]),
	.datac(!\cpu1|mar_q [2]),
	.datad(!\cpu1|rom1|Equal20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr0~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr0~0 .lut_mask = 64'hBF00BF00BF00BF00;
defparam \cpu1|rom1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N12
cyclonev_lcell_comb \cpu1|rom1|WideOr8~0 (
// Equation(s):
// \cpu1|rom1|WideOr8~0_combout  = ( \cpu1|mar_q [2] & ( \cpu1|mar_q [0] & ( (!\cpu1|mar_q[4]~DUPLICATE_q  & (!\cpu1|mar_q [1] & (\cpu1|rom1|Equal0~1_combout  & \cpu1|mar_q [3]))) ) ) ) # ( !\cpu1|mar_q [2] & ( !\cpu1|mar_q [0] & ( 
// (!\cpu1|mar_q[4]~DUPLICATE_q  & (!\cpu1|mar_q [1] & (\cpu1|rom1|Equal0~1_combout  & \cpu1|mar_q [3]))) ) ) )

	.dataa(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datab(!\cpu1|mar_q [1]),
	.datac(!\cpu1|rom1|Equal0~1_combout ),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|mar_q [2]),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr8~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr8~0 .lut_mask = 64'h0008000000000008;
defparam \cpu1|rom1|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N30
cyclonev_lcell_comb \cpu1|rom1|WideOr2~2 (
// Equation(s):
// \cpu1|rom1|WideOr2~2_combout  = ( !\cpu1|rom1|WideOr8~0_combout  & ( (\cpu1|rom1|WideOr2~1_combout  & \cpu1|rom1|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|rom1|WideOr2~1_combout ),
	.datad(!\cpu1|rom1|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr2~2 .extended_lut = "off";
defparam \cpu1|rom1|WideOr2~2 .lut_mask = 64'h000F000F00000000;
defparam \cpu1|rom1|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \cpu1|rom1|WideNor0~2 (
// Equation(s):
// \cpu1|rom1|WideNor0~2_combout  = ( !\cpu1|mar_q [2] & ( \cpu1|mar_q [0] & ( (!\cpu1|mar_q[4]~DUPLICATE_q  & (\cpu1|rom1|Equal0~1_combout  & \cpu1|mar_q [3])) ) ) ) # ( \cpu1|mar_q [2] & ( !\cpu1|mar_q [0] & ( (!\cpu1|mar_q[4]~DUPLICATE_q  & (\cpu1|mar_q 
// [1] & \cpu1|rom1|Equal0~1_combout )) ) ) )

	.dataa(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datab(!\cpu1|mar_q [1]),
	.datac(!\cpu1|rom1|Equal0~1_combout ),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|mar_q [2]),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~2 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~2 .lut_mask = 64'h00000202000A0000;
defparam \cpu1|rom1|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N42
cyclonev_lcell_comb \cpu1|rom1|WideNor0~3 (
// Equation(s):
// \cpu1|rom1|WideNor0~3_combout  = ( !\cpu1|rom1|Equal20~0_combout  & ( \cpu1|mar_q [1] & ( (!\cpu1|rom1|WideNor0~2_combout  & !\cpu1|rom1|WideOr8~0_combout ) ) ) ) # ( !\cpu1|rom1|Equal20~0_combout  & ( !\cpu1|mar_q [1] & ( (!\cpu1|rom1|WideNor0~2_combout  
// & (!\cpu1|rom1|WideOr8~0_combout  & ((!\cpu1|rom1|Equal33~0_combout ) # (\cpu1|mar_q [2])))) ) ) )

	.dataa(!\cpu1|mar_q [2]),
	.datab(!\cpu1|rom1|WideNor0~2_combout ),
	.datac(!\cpu1|rom1|Equal33~0_combout ),
	.datad(!\cpu1|rom1|WideOr8~0_combout ),
	.datae(!\cpu1|rom1|Equal20~0_combout ),
	.dataf(!\cpu1|mar_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~3 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~3 .lut_mask = 64'hC4000000CC000000;
defparam \cpu1|rom1|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N36
cyclonev_lcell_comb \cpu1|rom1|WideNor0~4 (
// Equation(s):
// \cpu1|rom1|WideNor0~4_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [0] & (\cpu1|mar_q [3] & ((!\cpu1|mar_q [2]) # (\cpu1|mar_q [1])))) # (\cpu1|mar_q [0] & (!\cpu1|mar_q [1] & (!\cpu1|mar_q [2] $ (\cpu1|mar_q 
// [3])))) ) ) ) # ( \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [0] & (\cpu1|mar_q [2] & \cpu1|mar_q [1])) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~4 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~4 .lut_mask = 64'h000001010000409A;
defparam \cpu1|rom1|WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N3
cyclonev_lcell_comb \cpu1|rom1|WideNor0~1 (
// Equation(s):
// \cpu1|rom1|WideNor0~1_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [1] & (\cpu1|mar_q [3] & (\cpu1|mar_q [2] & \cpu1|mar_q [0]))) ) ) ) # ( \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( 
// (!\cpu1|mar_q [1] & (!\cpu1|mar_q [3] & (!\cpu1|mar_q [2] $ (!\cpu1|mar_q [0])))) ) ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(!\cpu1|mar_q [3]),
	.datac(!\cpu1|mar_q [2]),
	.datad(!\cpu1|mar_q [0]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~1 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~1 .lut_mask = 64'h0000088000000001;
defparam \cpu1|rom1|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N48
cyclonev_lcell_comb \cpu1|rom1|WideNor0~5 (
// Equation(s):
// \cpu1|rom1|WideNor0~5_combout  = ( !\cpu1|rom1|WideNor0~1_combout  & ( \cpu1|mar_q [1] & ( (!\cpu1|rom1|WideNor0~4_combout  & ((!\cpu1|rom1|Equal33~0_combout ) # (\cpu1|mar_q [2]))) ) ) ) # ( !\cpu1|rom1|WideNor0~1_combout  & ( !\cpu1|mar_q [1] & ( 
// (!\cpu1|rom1|WideNor0~4_combout  & ((!\cpu1|rom1|Equal32~0_combout ) # (\cpu1|mar_q [2]))) ) ) )

	.dataa(!\cpu1|rom1|Equal33~0_combout ),
	.datab(!\cpu1|rom1|WideNor0~4_combout ),
	.datac(!\cpu1|rom1|Equal32~0_combout ),
	.datad(!\cpu1|mar_q [2]),
	.datae(!\cpu1|rom1|WideNor0~1_combout ),
	.dataf(!\cpu1|mar_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~5 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~5 .lut_mask = 64'hC0CC000088CC0000;
defparam \cpu1|rom1|WideNor0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N18
cyclonev_lcell_comb \cpu1|rom1|WideNor0~8 (
// Equation(s):
// \cpu1|rom1|WideNor0~8_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [1] & ((!\cpu1|mar_q [0] & (!\cpu1|mar_q [2] $ (\cpu1|mar_q [3]))) # (\cpu1|mar_q [0] & (!\cpu1|mar_q [2] & \cpu1|mar_q [3])))) ) ) ) # ( 
// \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [3] & ((!\cpu1|mar_q [0] & (!\cpu1|mar_q [2])) # (\cpu1|mar_q [0] & (\cpu1|mar_q [2] & !\cpu1|mar_q [1])))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~8 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~8 .lut_mask = 64'h0000980000008060;
defparam \cpu1|rom1|WideNor0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N21
cyclonev_lcell_comb \cpu1|rom1|Equal5~0 (
// Equation(s):
// \cpu1|rom1|Equal5~0_combout  = ( \cpu1|rom1|Equal4~0_combout  & ( \cpu1|rom1|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|rom1|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|rom1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal5~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal5~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|rom1|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N12
cyclonev_lcell_comb \cpu1|rom1|WideOr5~0 (
// Equation(s):
// \cpu1|rom1|WideOr5~0_combout  = ( !\cpu1|rom1|Equal5~0_combout  & ( \cpu1|rom1|WideNor0~0_combout  ) ) # ( !\cpu1|rom1|Equal5~0_combout  & ( !\cpu1|rom1|WideNor0~0_combout  & ( (!\cpu1|rom1|WideNor0~3_combout ) # ((!\cpu1|rom1|WideNor0~5_combout ) # 
// ((!\cpu1|rom1|WideNor0~7_combout ) # (\cpu1|rom1|WideNor0~8_combout ))) ) ) )

	.dataa(!\cpu1|rom1|WideNor0~3_combout ),
	.datab(!\cpu1|rom1|WideNor0~5_combout ),
	.datac(!\cpu1|rom1|WideNor0~7_combout ),
	.datad(!\cpu1|rom1|WideNor0~8_combout ),
	.datae(!\cpu1|rom1|Equal5~0_combout ),
	.dataf(!\cpu1|rom1|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr5~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr5~0 .lut_mask = 64'hFEFF0000FFFF0000;
defparam \cpu1|rom1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \cpu1|rom1|WideOr5 (
// Equation(s):
// \cpu1|rom1|WideOr5~combout  = ( \cpu1|rom1|WideOr5~0_combout  & ( (!\cpu1|rom1|WideOr5~1_combout  & \cpu1|rom1|WideOr2~2_combout ) ) )

	.dataa(!\cpu1|rom1|WideOr5~1_combout ),
	.datab(gnd),
	.datac(!\cpu1|rom1|WideOr2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr5 .extended_lut = "off";
defparam \cpu1|rom1|WideOr5 .lut_mask = 64'h000000000A0A0A0A;
defparam \cpu1|rom1|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N52
dffeas \cpu1|ir[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[7] .is_wysiwyg = "true";
defparam \cpu1|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \cpu1|stack1|stk_ptr[0]~_wirecell (
// Equation(s):
// \cpu1|stack1|stk_ptr[0]~_wirecell_combout  = !\cpu1|stack1|stk_ptr[0]~DUPLICATE_q 

	.dataa(!\cpu1|stack1|stk_ptr[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stk_ptr[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stk_ptr[0]~_wirecell .extended_lut = "off";
defparam \cpu1|stack1|stk_ptr[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \cpu1|stack1|stk_ptr[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \cpu1|rom1|WideOr1~1 (
// Equation(s):
// \cpu1|rom1|WideOr1~1_combout  = ( \cpu1|rom1|Equal32~0_combout  & ( (!\cpu1|rom1|WideOr1~0_combout  & ((\cpu1|mar_q [2]) # (\cpu1|mar_q [1]))) ) ) # ( !\cpu1|rom1|Equal32~0_combout  & ( !\cpu1|rom1|WideOr1~0_combout  ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(gnd),
	.datac(!\cpu1|rom1|WideOr1~0_combout ),
	.datad(!\cpu1|mar_q [2]),
	.datae(gnd),
	.dataf(!\cpu1|rom1|Equal32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr1~1 .extended_lut = "off";
defparam \cpu1|rom1|WideOr1~1 .lut_mask = 64'hF0F0F0F050F050F0;
defparam \cpu1|rom1|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \cpu1|rom1|WideOr3 (
// Equation(s):
// \cpu1|rom1|WideOr3~combout  = ( \cpu1|mar_q [1] & ( \cpu1|mar_q [0] & ( (!\cpu1|rom1|WideOr1~1_combout ) # ((\cpu1|mar_q [2] & (\cpu1|rom1|Equal20~1_combout  & \cpu1|mar_q [3]))) ) ) ) # ( !\cpu1|mar_q [1] & ( \cpu1|mar_q [0] & ( 
// !\cpu1|rom1|WideOr1~1_combout  ) ) ) # ( \cpu1|mar_q [1] & ( !\cpu1|mar_q [0] & ( (!\cpu1|rom1|WideOr1~1_combout ) # ((\cpu1|rom1|Equal20~1_combout  & !\cpu1|mar_q [3])) ) ) ) # ( !\cpu1|mar_q [1] & ( !\cpu1|mar_q [0] & ( (!\cpu1|rom1|WideOr1~1_combout ) 
// # ((!\cpu1|mar_q [2] & (\cpu1|rom1|Equal20~1_combout  & \cpu1|mar_q [3]))) ) ) )

	.dataa(!\cpu1|mar_q [2]),
	.datab(!\cpu1|rom1|Equal20~1_combout ),
	.datac(!\cpu1|mar_q [3]),
	.datad(!\cpu1|rom1|WideOr1~1_combout ),
	.datae(!\cpu1|mar_q [1]),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr3 .extended_lut = "off";
defparam \cpu1|rom1|WideOr3 .lut_mask = 64'hFF02FF30FF00FF01;
defparam \cpu1|rom1|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \cpu1|ir[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|ir[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \cpu1|stack1|stack_rtl_0_bypass[19]~feeder (
// Equation(s):
// \cpu1|stack1|stack_rtl_0_bypass[19]~feeder_combout  = ( \cpu1|pc_q [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stack_rtl_0_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[19]~feeder .extended_lut = "off";
defparam \cpu1|stack1|stack_rtl_0_bypass[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu1|stack1|stack_rtl_0_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N46
dffeas \cpu1|stack1|stack_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stack_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \cpu1|Add4~33 (
// Equation(s):
// \cpu1|Add4~33_sumout  = SUM(( GND ) + ( (\cpu1|pc_q [8] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~30  ))
// \cpu1|Add4~34  = CARRY(( GND ) + ( (\cpu1|pc_q [8] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~30  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [8]),
	.datag(gnd),
	.cin(\cpu1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~33_sumout ),
	.cout(\cpu1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~33 .extended_lut = "off";
defparam \cpu1|Add4~33 .lut_mask = 64'h0000FF0200000000;
defparam \cpu1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \cpu1|Add4~37 (
// Equation(s):
// \cpu1|Add4~37_sumout  = SUM(( GND ) + ( (\cpu1|pc_q [9] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~34  ))
// \cpu1|Add4~38  = CARRY(( GND ) + ( (\cpu1|pc_q [9] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~34  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [9]),
	.datag(gnd),
	.cin(\cpu1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~37_sumout ),
	.cout(\cpu1|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~37 .extended_lut = "off";
defparam \cpu1|Add4~37 .lut_mask = 64'h0000FF0200000000;
defparam \cpu1|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \cpu1|Add4~41 (
// Equation(s):
// \cpu1|Add4~41_sumout  = SUM(( (\cpu1|pc_q [10] & ((!\cpu1|pic_ps.100~q ) # ((!\cpu1|sel_pc.100~1_combout ) # (\cpu1|sel_pc.000~2_combout )))) ) + ( GND ) + ( \cpu1|Add4~38  ))

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|sel_pc.000~2_combout ),
	.datad(!\cpu1|pc_q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~41 .extended_lut = "off";
defparam \cpu1|Add4~41 .lut_mask = 64'h0000FFFF000000EF;
defparam \cpu1|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu1|push~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu1|pc_q [10],\cpu1|pc_q [9],\cpu1|pc_q [8],\cpu1|pc_q [7],\cpu1|pc_q [6],\cpu1|pc_q [5],\cpu1|pc_q [4],\cpu1|pc_q [3],\cpu1|pc_q [2],\cpu1|pc_q[1]~DUPLICATE_q ,\cpu1|pc_q [0]}),
	.portaaddr({\cpu1|stack1|Add0~2_combout ,\cpu1|stack1|Add0~1_combout ,\cpu1|stack1|Add0~0_combout ,\cpu1|stack1|stk_ptr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu1|stack1|stk_ptr~3_combout ,\cpu1|stack1|stk_ptr~2_combout ,\cpu1|stack1|stk_ptr~1_combout ,\cpu1|stack1|stk_ptr~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu1|Stack:stack1|altsyncram:stack_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 11;
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N36
cyclonev_lcell_comb \cpu1|Selector16~0 (
// Equation(s):
// \cpu1|Selector16~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu1|pop~0_combout  & ((\cpu1|ir [12]))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0_bypass [19])) ) ) ) # ( 
// !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10  & ( (\cpu1|Add4~41_sumout ) # (\cpu1|pop~0_combout ) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10  & ( 
// (!\cpu1|pop~0_combout  & ((\cpu1|ir [12]))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0_bypass [19])) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu1|pop~0_combout  & \cpu1|Add4~41_sumout 
// ) ) ) )

	.dataa(!\cpu1|stack1|stack_rtl_0_bypass [19]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|pop~0_combout ),
	.datad(!\cpu1|Add4~41_sumout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector16~0 .extended_lut = "off";
defparam \cpu1|Selector16~0 .lut_mask = 64'h00F035350FFF3535;
defparam \cpu1|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \cpu1|Equal12~2 (
// Equation(s):
// \cpu1|Equal12~2_combout  = (!\cpu1|ir [13] & !\cpu1|ir [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|ir [13]),
	.datad(!\cpu1|ir [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal12~2 .extended_lut = "off";
defparam \cpu1|Equal12~2 .lut_mask = 64'hF000F000F000F000;
defparam \cpu1|Equal12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \cpu1|Selector35~0 (
// Equation(s):
// \cpu1|Selector35~0_combout  = ( \cpu1|ir [11] & ( \cpu1|ir [8] & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~2_combout ) # (\cpu1|ir[9]~DUPLICATE_q ))) ) ) ) # ( !\cpu1|ir [11] & ( \cpu1|ir [8] & ( (\cpu1|pic_ps.100~q  & (((!\cpu1|ir [7]) # 
// (!\cpu1|Equal12~2_combout )) # (\cpu1|ir[9]~DUPLICATE_q ))) ) ) ) # ( \cpu1|ir [11] & ( !\cpu1|ir [8] & ( \cpu1|pic_ps.100~q  ) ) ) # ( !\cpu1|ir [11] & ( !\cpu1|ir [8] & ( \cpu1|pic_ps.100~q  ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|ir[9]~DUPLICATE_q ),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|Equal12~2_combout ),
	.datae(!\cpu1|ir [11]),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector35~0 .extended_lut = "off";
defparam \cpu1|Selector35~0 .lut_mask = 64'h5555555555515511;
defparam \cpu1|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N54
cyclonev_lcell_comb \cpu1|rom1|WideOr9~0 (
// Equation(s):
// \cpu1|rom1|WideOr9~0_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (!\cpu1|mar_q [0] & (!\cpu1|mar_q [2] & ((\cpu1|mar_q [3])))) # (\cpu1|mar_q [0] & (!\cpu1|mar_q [1] & (!\cpu1|mar_q [2] $ (\cpu1|mar_q [3])))) ) ) ) # ( 
// \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [2] & ((!\cpu1|mar_q [0] & (!\cpu1|mar_q [1] & !\cpu1|mar_q [3])) # (\cpu1|mar_q [0] & (\cpu1|mar_q [1])))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr9~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr9~0 .lut_mask = 64'h0000210100004098;
defparam \cpu1|rom1|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \cpu1|rom1|WideOr9 (
// Equation(s):
// \cpu1|rom1|WideOr9~combout  = ( \cpu1|rom1|WideOr9~0_combout  ) # ( !\cpu1|rom1|WideOr9~0_combout  & ( !\cpu1|rom1|WideNor0~7_combout  ) )

	.dataa(gnd),
	.datab(!\cpu1|rom1|WideNor0~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr9 .extended_lut = "off";
defparam \cpu1|rom1|WideOr9 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \cpu1|rom1|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N53
dffeas \cpu1|ir[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|ir[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N21
cyclonev_lcell_comb \cpu1|rom1|Equal35~0 (
// Equation(s):
// \cpu1|rom1|Equal35~0_combout  = (\cpu1|rom1|Equal33~0_combout  & (\cpu1|mar_q [1] & !\cpu1|mar_q [2]))

	.dataa(!\cpu1|rom1|Equal33~0_combout ),
	.datab(!\cpu1|mar_q [1]),
	.datac(gnd),
	.datad(!\cpu1|mar_q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal35~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal35~0 .lut_mask = 64'h1100110011001100;
defparam \cpu1|rom1|Equal35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N24
cyclonev_lcell_comb \cpu1|rom1|WideOr7 (
// Equation(s):
// \cpu1|rom1|WideOr7~combout  = (!\cpu1|rom1|WideNor0~3_combout ) # (\cpu1|rom1|Equal35~0_combout )

	.dataa(gnd),
	.datab(!\cpu1|rom1|Equal35~0_combout ),
	.datac(!\cpu1|rom1|WideNor0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr7 .extended_lut = "off";
defparam \cpu1|rom1|WideOr7 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \cpu1|rom1|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \cpu1|ir[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|ir[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \cpu1|rom1|WideOr6 (
// Equation(s):
// \cpu1|rom1|WideOr6~combout  = ( !\cpu1|rom1|Equal7~0_combout  & ( (\cpu1|rom1|WideNor0~9_combout  & (\cpu1|rom1|WideOr5~0_combout  & !\cpu1|rom1|Equal35~0_combout )) ) )

	.dataa(!\cpu1|rom1|WideNor0~9_combout ),
	.datab(gnd),
	.datac(!\cpu1|rom1|WideOr5~0_combout ),
	.datad(!\cpu1|rom1|Equal35~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr6 .extended_lut = "off";
defparam \cpu1|rom1|WideOr6 .lut_mask = 64'h0500050000000000;
defparam \cpu1|rom1|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N8
dffeas \cpu1|ir[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[5] .is_wysiwyg = "true";
defparam \cpu1|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N57
cyclonev_lcell_comb \cpu1|Equal13~1 (
// Equation(s):
// \cpu1|Equal13~1_combout  = ( !\cpu1|ir [5] & ( (!\cpu1|ir[2]~DUPLICATE_q  & (!\cpu1|ir[4]~DUPLICATE_q  & !\cpu1|ir [7])) ) )

	.dataa(!\cpu1|ir[2]~DUPLICATE_q ),
	.datab(!\cpu1|ir[4]~DUPLICATE_q ),
	.datac(!\cpu1|ir [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal13~1 .extended_lut = "off";
defparam \cpu1|Equal13~1 .lut_mask = 64'h8080808000000000;
defparam \cpu1|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N43
dffeas \cpu1|ir[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[9] .is_wysiwyg = "true";
defparam \cpu1|ir[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N21
cyclonev_lcell_comb \cpu1|sel_alu.00~1 (
// Equation(s):
// \cpu1|sel_alu.00~1_combout  = ( \cpu1|ir [8] & ( (!\cpu1|ir [12] & (!\cpu1|ir [13] & ((\cpu1|ir [11]) # (\cpu1|ir [9])))) # (\cpu1|ir [12] & (((!\cpu1|ir [11])))) ) ) # ( !\cpu1|ir [8] & ( (!\cpu1|ir [12] & (!\cpu1|ir [13] & ((\cpu1|ir [11]) # (\cpu1|ir 
// [9])))) # (\cpu1|ir [12] & (!\cpu1|ir [11] & ((!\cpu1|ir [13]) # (\cpu1|ir [9])))) ) )

	.dataa(!\cpu1|ir [12]),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|ir [9]),
	.datad(!\cpu1|ir [11]),
	.datae(gnd),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.00~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.00~1 .extended_lut = "off";
defparam \cpu1|sel_alu.00~1 .lut_mask = 64'h4D884D885D885D88;
defparam \cpu1|sel_alu.00~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \cpu1|Equal12~1 (
// Equation(s):
// \cpu1|Equal12~1_combout  = ( \cpu1|ir [7] & ( \cpu1|ir [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|ir [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal12~1 .extended_lut = "off";
defparam \cpu1|Equal12~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \cpu1|Equal13~0 (
// Equation(s):
// \cpu1|Equal13~0_combout  = ( \cpu1|ir [8] & ( !\cpu1|ir [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|ir [3]),
	.datae(gnd),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal13~0 .extended_lut = "off";
defparam \cpu1|Equal13~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu1|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \cpu1|sel_alu.00~3 (
// Equation(s):
// \cpu1|sel_alu.00~3_combout  = ( \cpu1|Equal13~0_combout  & ( (!\cpu1|sel_alu.00~1_combout ) # ((\cpu1|Equal12~0_combout  & ((\cpu1|Equal12~1_combout ) # (\cpu1|Equal13~1_combout )))) ) ) # ( !\cpu1|Equal13~0_combout  & ( (!\cpu1|sel_alu.00~1_combout ) # 
// ((\cpu1|Equal12~0_combout  & \cpu1|Equal12~1_combout )) ) )

	.dataa(!\cpu1|Equal13~1_combout ),
	.datab(!\cpu1|Equal12~0_combout ),
	.datac(!\cpu1|sel_alu.00~1_combout ),
	.datad(!\cpu1|Equal12~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.00~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.00~3 .extended_lut = "off";
defparam \cpu1|sel_alu.00~3 .lut_mask = 64'hF0F3F0F3F1F3F1F3;
defparam \cpu1|sel_alu.00~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \cpu1|op.01010~0 (
// Equation(s):
// \cpu1|op.01010~0_combout  = ( !\cpu1|ir [12] & ( !\cpu1|ir [8] & ( (!\cpu1|ir [13] & (!\cpu1|ir[9]~DUPLICATE_q  & (!\cpu1|ir [11] & \cpu1|ir [7]))) ) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir[9]~DUPLICATE_q ),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [7]),
	.datae(!\cpu1|ir [12]),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.01010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.01010~0 .extended_lut = "off";
defparam \cpu1|op.01010~0 .lut_mask = 64'h0080000000000000;
defparam \cpu1|op.01010~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \cpu1|op.01010~1 (
// Equation(s):
// \cpu1|op.01010~1_combout  = ( \cpu1|Equal12~0_combout  & ( (\cpu1|op.01010~0_combout  & (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) # ( !\cpu1|Equal12~0_combout  & ( (\cpu1|op.01010~0_combout  & 
// \cpu1|pic_ps.100~q ) ) )

	.dataa(!\cpu1|op.01010~0_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|Equal13~0_combout ),
	.datad(!\cpu1|Equal13~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.01010~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.01010~1 .extended_lut = "off";
defparam \cpu1|op.01010~1 .lut_mask = 64'h1111111111101110;
defparam \cpu1|op.01010~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \cpu1|sel_alu.00~2 (
// Equation(s):
// \cpu1|sel_alu.00~2_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|Equal13~1_combout  & ( (\cpu1|sel_alu.00~1_combout  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout  & !\cpu1|Equal12~1_combout )))) ) ) ) # ( \cpu1|pic_ps.100~q  & ( 
// !\cpu1|Equal13~1_combout  & ( (\cpu1|sel_alu.00~1_combout  & ((!\cpu1|Equal12~0_combout ) # (!\cpu1|Equal12~1_combout ))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|sel_alu.00~1_combout ),
	.datad(!\cpu1|Equal12~1_combout ),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.00~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.00~2 .extended_lut = "off";
defparam \cpu1|sel_alu.00~2 .lut_mask = 64'h00000F0A00000E0A;
defparam \cpu1|sel_alu.00~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \cpu1|Equal19~0 (
// Equation(s):
// \cpu1|Equal19~0_combout  = ( !\cpu1|ir [8] & ( (\cpu1|ir [11] & (!\cpu1|ir [12] & (!\cpu1|ir [13] & !\cpu1|ir[9]~DUPLICATE_q ))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [13]),
	.datad(!\cpu1|ir[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal19~0 .extended_lut = "off";
defparam \cpu1|Equal19~0 .lut_mask = 64'h4000400000000000;
defparam \cpu1|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N48
cyclonev_lcell_comb \cpu1|Equal1~0 (
// Equation(s):
// \cpu1|Equal1~0_combout  = ( \cpu1|ir [0] & ( \cpu1|ir[4]~DUPLICATE_q  & ( (!\cpu1|ir[2]~DUPLICATE_q  & (!\cpu1|ir [5] & (!\cpu1|ir[1]~DUPLICATE_q  & \cpu1|ir [3]))) ) ) )

	.dataa(!\cpu1|ir[2]~DUPLICATE_q ),
	.datab(!\cpu1|ir [5]),
	.datac(!\cpu1|ir[1]~DUPLICATE_q ),
	.datad(!\cpu1|ir [3]),
	.datae(!\cpu1|ir [0]),
	.dataf(!\cpu1|ir[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal1~0 .extended_lut = "off";
defparam \cpu1|Equal1~0 .lut_mask = 64'h0000000000000080;
defparam \cpu1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \cpu1|sel_alu.10~0 (
// Equation(s):
// \cpu1|sel_alu.10~0_combout  = ( \cpu1|Equal1~0_combout  & ( (\cpu1|pic_ps.100~q  & \cpu1|Equal19~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Equal19~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.10~0 .extended_lut = "off";
defparam \cpu1|sel_alu.10~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu1|sel_alu.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N55
dffeas \cpu1|ram1|ram_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N52
dffeas \cpu1|ir[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[2] .is_wysiwyg = "true";
defparam \cpu1|ir[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N28
dffeas \cpu1|ram1|ram_rtl_0_bypass[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N46
dffeas \cpu1|ram1|ram_rtl_0_bypass[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N34
dffeas \cpu1|ram1|ram_rtl_0_bypass[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \cpu1|ram1|ram_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \cpu1|ram1|ram_rtl_0_bypass[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr9~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \cpu1|ram1|ram~1 (
// Equation(s):
// \cpu1|ram1|ram~1_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [10] & ( \cpu1|ram1|ram_rtl_0_bypass [6] & ( (\cpu1|ram1|ram_rtl_0_bypass [9] & (\cpu1|ram1|ram_rtl_0_bypass [5] & (!\cpu1|ram1|ram_rtl_0_bypass [8] $ (\cpu1|ram1|ram_rtl_0_bypass [7])))) ) ) ) # ( 
// !\cpu1|ram1|ram_rtl_0_bypass [10] & ( \cpu1|ram1|ram_rtl_0_bypass [6] & ( (!\cpu1|ram1|ram_rtl_0_bypass [9] & (\cpu1|ram1|ram_rtl_0_bypass [5] & (!\cpu1|ram1|ram_rtl_0_bypass [8] $ (\cpu1|ram1|ram_rtl_0_bypass [7])))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass 
// [10] & ( !\cpu1|ram1|ram_rtl_0_bypass [6] & ( (\cpu1|ram1|ram_rtl_0_bypass [9] & (!\cpu1|ram1|ram_rtl_0_bypass [5] & (!\cpu1|ram1|ram_rtl_0_bypass [8] $ (\cpu1|ram1|ram_rtl_0_bypass [7])))) ) ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [10] & ( 
// !\cpu1|ram1|ram_rtl_0_bypass [6] & ( (!\cpu1|ram1|ram_rtl_0_bypass [9] & (!\cpu1|ram1|ram_rtl_0_bypass [5] & (!\cpu1|ram1|ram_rtl_0_bypass [8] $ (\cpu1|ram1|ram_rtl_0_bypass [7])))) ) ) )

	.dataa(!\cpu1|ram1|ram_rtl_0_bypass [9]),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [5]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [8]),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [7]),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [10]),
	.dataf(!\cpu1|ram1|ram_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~1 .extended_lut = "off";
defparam \cpu1|ram1|ram~1 .lut_mask = 64'h8008400420021001;
defparam \cpu1|ram1|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \cpu1|ram1|ram_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \cpu1|ram1|ram_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N47
dffeas \cpu1|ram1|ram_rtl_0_bypass[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N7
dffeas \cpu1|ram1|ram_rtl_0_bypass[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \cpu1|load_w~0 (
// Equation(s):
// \cpu1|load_w~0_combout  = ( \cpu1|Equal12~2_combout  & ( (\cpu1|ir [8] & ((!\cpu1|ir[9]~DUPLICATE_q  & ((\cpu1|ir [11]) # (\cpu1|ir [7]))) # (\cpu1|ir[9]~DUPLICATE_q  & ((!\cpu1|ir [11]))))) ) )

	.dataa(!\cpu1|ir[9]~DUPLICATE_q ),
	.datab(!\cpu1|ir [7]),
	.datac(!\cpu1|ir [8]),
	.datad(!\cpu1|ir [11]),
	.datae(gnd),
	.dataf(!\cpu1|Equal12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_w~0 .extended_lut = "off";
defparam \cpu1|load_w~0 .lut_mask = 64'h00000000070A070A;
defparam \cpu1|load_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \cpu1|Equal13~2 (
// Equation(s):
// \cpu1|Equal13~2_combout  = ( \cpu1|Equal13~1_combout  & ( (\cpu1|Equal13~0_combout  & \cpu1|Equal12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Equal13~0_combout ),
	.datad(!\cpu1|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal13~2 .extended_lut = "off";
defparam \cpu1|Equal13~2 .lut_mask = 64'h00000000000F000F;
defparam \cpu1|Equal13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \cpu1|op.00101~1 (
// Equation(s):
// \cpu1|op.00101~1_combout  = ( \cpu1|ir [11] & ( (\cpu1|ir [13] & ((!\cpu1|ir [12]) # (!\cpu1|ir [8]))) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(gnd),
	.datad(!\cpu1|ir [8]),
	.datae(gnd),
	.dataf(!\cpu1|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00101~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00101~1 .extended_lut = "off";
defparam \cpu1|op.00101~1 .lut_mask = 64'h0000000055445544;
defparam \cpu1|op.00101~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \cpu1|Equal17~0 (
// Equation(s):
// \cpu1|Equal17~0_combout  = ( \cpu1|ir [11] & ( (!\cpu1|ir [13] & (!\cpu1|ir [12] & !\cpu1|ir [8])) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(gnd),
	.datad(!\cpu1|ir [8]),
	.datae(gnd),
	.dataf(!\cpu1|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal17~0 .extended_lut = "off";
defparam \cpu1|Equal17~0 .lut_mask = 64'h0000000088008800;
defparam \cpu1|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N0
cyclonev_lcell_comb \cpu1|ram_en~1 (
// Equation(s):
// \cpu1|ram_en~1_combout  = ( \cpu1|ir [3] & ( \cpu1|ir[2]~DUPLICATE_q  & ( (((!\cpu1|ir [0]) # (\cpu1|ir [5])) # (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|ir[1]~DUPLICATE_q ) ) ) ) # ( !\cpu1|ir [3] & ( \cpu1|ir[2]~DUPLICATE_q  ) ) # ( \cpu1|ir [3] & ( 
// !\cpu1|ir[2]~DUPLICATE_q  & ( (!\cpu1|ir[1]~DUPLICATE_q ) # ((!\cpu1|ir[4]~DUPLICATE_q ) # ((\cpu1|ir [5]) # (\cpu1|ir [0]))) ) ) ) # ( !\cpu1|ir [3] & ( !\cpu1|ir[2]~DUPLICATE_q  ) )

	.dataa(!\cpu1|ir[1]~DUPLICATE_q ),
	.datab(!\cpu1|ir[4]~DUPLICATE_q ),
	.datac(!\cpu1|ir [0]),
	.datad(!\cpu1|ir [5]),
	.datae(!\cpu1|ir [3]),
	.dataf(!\cpu1|ir[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram_en~1 .extended_lut = "off";
defparam \cpu1|ram_en~1 .lut_mask = 64'hFFFFEFFFFFFFF7FF;
defparam \cpu1|ram_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \cpu1|load_w~1 (
// Equation(s):
// \cpu1|load_w~1_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( (!\cpu1|ir [12] & (!\cpu1|ir [13] & (!\cpu1|ir [11] $ (\cpu1|ir [8])))) # (\cpu1|ir [12] & (!\cpu1|ir [11] & (\cpu1|ir [13]))) ) ) # ( !\cpu1|ir[9]~DUPLICATE_q  & ( (!\cpu1|ir [11] & (\cpu1|ir [12] 
// & (\cpu1|ir [13] & \cpu1|ir [8]))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [13]),
	.datad(!\cpu1|ir [8]),
	.datae(gnd),
	.dataf(!\cpu1|ir[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_w~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_w~1 .extended_lut = "off";
defparam \cpu1|load_w~1 .lut_mask = 64'h0002000282428242;
defparam \cpu1|load_w~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \cpu1|ram_en~0 (
// Equation(s):
// \cpu1|ram_en~0_combout  = ( \cpu1|load_w~1_combout  & ( ((!\cpu1|ir [13] & (\cpu1|ir [12] & !\cpu1|ir [11]))) # (\cpu1|ir [7]) ) ) # ( !\cpu1|load_w~1_combout  & ( (!\cpu1|ir [13] & (\cpu1|ir [12] & !\cpu1|ir [11])) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [7]),
	.datae(gnd),
	.dataf(!\cpu1|load_w~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram_en~0 .extended_lut = "off";
defparam \cpu1|ram_en~0 .lut_mask = 64'h2020202020FF20FF;
defparam \cpu1|ram_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N30
cyclonev_lcell_comb \cpu1|ram_en~3 (
// Equation(s):
// \cpu1|ram_en~3_combout  = ( !\cpu1|op.01010~0_combout  & ( (!\cpu1|Equal17~0_combout  & (((\cpu1|ram_en~0_combout )))) # (\cpu1|Equal17~0_combout  & ((!\cpu1|ir[9]~DUPLICATE_q  & (((\cpu1|ir [7] & !\cpu1|Equal1~0_combout )))) # (\cpu1|ir[9]~DUPLICATE_q  & 
// (((\cpu1|ir [7])) # (\cpu1|ram_en~0_combout ))))) ) ) # ( \cpu1|op.01010~0_combout  & ( (!\cpu1|Equal17~0_combout  & (((\cpu1|ram_en~1_combout )))) # (\cpu1|Equal17~0_combout  & (((\cpu1|ir [7] & ((!\cpu1|Equal1~0_combout ) # (\cpu1|ir[9]~DUPLICATE_q 
// )))))) ) )

	.dataa(!\cpu1|ir[9]~DUPLICATE_q ),
	.datab(!\cpu1|Equal17~0_combout ),
	.datac(!\cpu1|ram_en~1_combout ),
	.datad(!\cpu1|ir [7]),
	.datae(!\cpu1|op.01010~0_combout ),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(!\cpu1|ram_en~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram_en~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram_en~3 .extended_lut = "on";
defparam \cpu1|ram_en~3 .lut_mask = 64'h0D3F0C3F0D1D0C1D;
defparam \cpu1|ram_en~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \cpu1|ram_en~2 (
// Equation(s):
// \cpu1|ram_en~2_combout  = ( \cpu1|ram_en~3_combout  & ( (!\cpu1|Equal13~2_combout  & (\cpu1|pic_ps.100~q  & ((!\cpu1|op.00101~1_combout ) # (\cpu1|load_w~0_combout )))) ) ) # ( !\cpu1|ram_en~3_combout  & ( (\cpu1|load_w~0_combout  & 
// (!\cpu1|Equal13~2_combout  & \cpu1|pic_ps.100~q )) ) )

	.dataa(!\cpu1|load_w~0_combout ),
	.datab(!\cpu1|Equal13~2_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|op.00101~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|ram_en~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram_en~2 .extended_lut = "off";
defparam \cpu1|ram_en~2 .lut_mask = 64'h040404040C040C04;
defparam \cpu1|ram_en~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \cpu1|ram1|ram_rtl_0_bypass[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ram_en~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \cpu1|ram1|ram_rtl_0_bypass[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N38
dffeas \cpu1|ram1|ram_rtl_0_bypass[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \cpu1|ram1|ram~0 (
// Equation(s):
// \cpu1|ram1|ram~0_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [3] & ( \cpu1|ram1|ram_rtl_0_bypass [2] & ( (\cpu1|ram1|ram_rtl_0_bypass [1] & (\cpu1|ram1|ram_rtl_0_bypass [4] & \cpu1|ram1|ram_rtl_0_bypass [0])) ) ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [3] & ( 
// \cpu1|ram1|ram_rtl_0_bypass [2] & ( (\cpu1|ram1|ram_rtl_0_bypass [1] & (!\cpu1|ram1|ram_rtl_0_bypass [4] & \cpu1|ram1|ram_rtl_0_bypass [0])) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [3] & ( !\cpu1|ram1|ram_rtl_0_bypass [2] & ( (!\cpu1|ram1|ram_rtl_0_bypass 
// [1] & (\cpu1|ram1|ram_rtl_0_bypass [4] & \cpu1|ram1|ram_rtl_0_bypass [0])) ) ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [3] & ( !\cpu1|ram1|ram_rtl_0_bypass [2] & ( (!\cpu1|ram1|ram_rtl_0_bypass [1] & (!\cpu1|ram1|ram_rtl_0_bypass [4] & 
// \cpu1|ram1|ram_rtl_0_bypass [0])) ) ) )

	.dataa(!\cpu1|ram1|ram_rtl_0_bypass [1]),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [4]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [0]),
	.datad(gnd),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [3]),
	.dataf(!\cpu1|ram1|ram_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~0 .extended_lut = "off";
defparam \cpu1|ram1|ram~0 .lut_mask = 64'h0808020204040101;
defparam \cpu1|ram1|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \cpu1|op.00110~0 (
// Equation(s):
// \cpu1|op.00110~0_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( (\cpu1|pic_ps.100~q  & \cpu1|Equal17~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Equal17~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|ir[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00110~0 .extended_lut = "off";
defparam \cpu1|op.00110~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu1|op.00110~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \cpu1|sel_alu.01~0 (
// Equation(s):
// \cpu1|sel_alu.01~0_combout  = ( \cpu1|Equal12~2_combout  & ( (\cpu1|ir [8] & (\cpu1|ir [9] & \cpu1|pic_ps.100~q )) ) )

	.dataa(gnd),
	.datab(!\cpu1|ir [8]),
	.datac(!\cpu1|ir [9]),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(gnd),
	.dataf(!\cpu1|Equal12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.01~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.01~0 .extended_lut = "off";
defparam \cpu1|sel_alu.01~0 .lut_mask = 64'h0000000000030003;
defparam \cpu1|sel_alu.01~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N2
dffeas \cpu1|ram1|ram_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[0]~3 (
// Equation(s):
// \rs232_1|rx0|rx_ps[0]~3_combout  = (!\rs232_1|rx0|rx_ps [2] & \rs232_1|rx0|rx_ps [0])

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0]~3 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[0]~3 .lut_mask = 64'h2222222222222222;
defparam \rs232_1|rx0|rx_ps[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N0
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~5 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~5_combout  = ( \RESET_N~input_o  & ( (!\rs232_1|rx0|bit_cnt [0] & ((!\rs232_1|rx0|rx_ps [2]) # ((\rs232_1|rx0|rx_ps [1]) # (\rs232_1|rx0|rx_ps [0])))) ) )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(!\rs232_1|rx0|rx_ps [1]),
	.datad(!\rs232_1|rx0|bit_cnt [0]),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~5 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~5 .lut_mask = 64'h00000000BF00BF00;
defparam \rs232_1|rx0|bit_cnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt[2]~1 (
// Equation(s):
// \rs232_1|rx0|bit_cnt[2]~1_combout  = ( \RESET_N~input_o  & ( (!\rs232_1|rx0|rx_ps [2] & (\rs232_1|rx0|rx_ps [0] & \rs232_1|rx0|rx_ps [1])) # (\rs232_1|rx0|rx_ps [2] & (!\rs232_1|rx0|rx_ps [0] & !\rs232_1|rx0|rx_ps [1])) ) ) # ( !\RESET_N~input_o  )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(gnd),
	.datad(!\rs232_1|rx0|rx_ps [1]),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[2]~1 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt[2]~1 .lut_mask = 64'hFFFFFFFF44224422;
defparam \rs232_1|rx0|bit_cnt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \rs232_1|rx0|bit_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[0] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~4 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~4_combout  = ( \rs232_1|rx0|bit_cnt [1] & ( \rs232_1|rx0|rx_ps [1] & ( (!\rs232_1|rx0|bit_cnt [0] & \RESET_N~input_o ) ) ) ) # ( !\rs232_1|rx0|bit_cnt [1] & ( \rs232_1|rx0|rx_ps [1] & ( (\rs232_1|rx0|bit_cnt [0] & \RESET_N~input_o ) ) 
// ) ) # ( \rs232_1|rx0|bit_cnt [1] & ( !\rs232_1|rx0|rx_ps [1] & ( (!\rs232_1|rx0|bit_cnt [0] & (\RESET_N~input_o  & ((!\rs232_1|rx0|rx_ps [2]) # (\rs232_1|rx0|rx_ps [0])))) ) ) ) # ( !\rs232_1|rx0|bit_cnt [1] & ( !\rs232_1|rx0|rx_ps [1] & ( 
// (\rs232_1|rx0|bit_cnt [0] & (\RESET_N~input_o  & ((!\rs232_1|rx0|rx_ps [2]) # (\rs232_1|rx0|rx_ps [0])))) ) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [0]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|rx0|rx_ps [2]),
	.datad(!\rs232_1|rx0|rx_ps [0]),
	.datae(!\rs232_1|rx0|bit_cnt [1]),
	.dataf(!\rs232_1|rx0|rx_ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~4 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~4 .lut_mask = 64'h1011202211112222;
defparam \rs232_1|rx0|bit_cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \rs232_1|rx0|bit_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[1] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~6 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~6_combout  = ( \rs232_1|rx0|bit_cnt [2] & ( \RESET_N~input_o  & ( (!\rs232_1|rx0|Equal1~0_combout  & ((!\rs232_1|rx0|bit_cnt [0]) # (!\rs232_1|rx0|bit_cnt [1]))) ) ) ) # ( !\rs232_1|rx0|bit_cnt [2] & ( \RESET_N~input_o  & ( 
// (\rs232_1|rx0|bit_cnt [0] & (!\rs232_1|rx0|Equal1~0_combout  & \rs232_1|rx0|bit_cnt [1])) ) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [0]),
	.datab(!\rs232_1|rx0|Equal1~0_combout ),
	.datac(!\rs232_1|rx0|bit_cnt [1]),
	.datad(gnd),
	.datae(!\rs232_1|rx0|bit_cnt [2]),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~6 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~6 .lut_mask = 64'h000000000404C8C8;
defparam \rs232_1|rx0|bit_cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \rs232_1|rx0|bit_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[2] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N6
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~0 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~0_combout  = ( \rs232_1|rx0|bit_cnt [3] & ( \RESET_N~input_o  & ( (!\rs232_1|rx0|Equal1~0_combout  & ((!\rs232_1|rx0|bit_cnt [1]) # ((!\rs232_1|rx0|bit_cnt [0]) # (!\rs232_1|rx0|bit_cnt [2])))) ) ) ) # ( !\rs232_1|rx0|bit_cnt [3] & ( 
// \RESET_N~input_o  & ( (\rs232_1|rx0|bit_cnt [1] & (!\rs232_1|rx0|Equal1~0_combout  & (\rs232_1|rx0|bit_cnt [0] & \rs232_1|rx0|bit_cnt [2]))) ) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [1]),
	.datab(!\rs232_1|rx0|Equal1~0_combout ),
	.datac(!\rs232_1|rx0|bit_cnt [0]),
	.datad(!\rs232_1|rx0|bit_cnt [2]),
	.datae(!\rs232_1|rx0|bit_cnt [3]),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~0 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~0 .lut_mask = 64'h000000000004CCC8;
defparam \rs232_1|rx0|bit_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \rs232_1|rx0|bit_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[3] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N57
cyclonev_lcell_comb \rs232_1|rx0|Add1~0 (
// Equation(s):
// \rs232_1|rx0|Add1~0_combout  = ( \rs232_1|rx0|bit_cnt [1] & ( (\rs232_1|rx0|bit_cnt [2] & (\rs232_1|rx0|bit_cnt [3] & \rs232_1|rx0|bit_cnt [0])) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [2]),
	.datab(gnd),
	.datac(!\rs232_1|rx0|bit_cnt [3]),
	.datad(!\rs232_1|rx0|bit_cnt [0]),
	.datae(!\rs232_1|rx0|bit_cnt [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add1~0 .extended_lut = "off";
defparam \rs232_1|rx0|Add1~0 .lut_mask = 64'h0000000500000005;
defparam \rs232_1|rx0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~3 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~3_combout  = ( \rs232_1|rx0|bit_cnt [4] & ( (!\rs232_1|rx0|Equal1~0_combout  & (\RESET_N~input_o  & (!\rs232_1|rx0|Add1~0_combout  $ (!\rs232_1|rx0|bit_cnt [5])))) ) ) # ( !\rs232_1|rx0|bit_cnt [4] & ( (!\rs232_1|rx0|Equal1~0_combout  
// & (\RESET_N~input_o  & \rs232_1|rx0|bit_cnt [5])) ) )

	.dataa(!\rs232_1|rx0|Equal1~0_combout ),
	.datab(!\rs232_1|rx0|Add1~0_combout ),
	.datac(!\RESET_N~input_o ),
	.datad(!\rs232_1|rx0|bit_cnt [5]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|bit_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~3 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~3 .lut_mask = 64'h000A000A02080208;
defparam \rs232_1|rx0|bit_cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas \rs232_1|rx0|bit_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[5] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[0]~1 (
// Equation(s):
// \rs232_1|rx0|rx_ps[0]~1_combout  = ( \rs232_1|rx0|rx_ps [1] & ( !\rs232_1|rx0|rx_ps [2] & ( (!\rs232_1|rx0|bit_cnt [5] & (!\rs232_1|rx0|bit_cnt [4] & (!\rs232_1|rx0|rx_ps [0] & !\rs232_1|rx0|bit_cnt [3]))) ) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [5]),
	.datab(!\rs232_1|rx0|bit_cnt [4]),
	.datac(!\rs232_1|rx0|rx_ps [0]),
	.datad(!\rs232_1|rx0|bit_cnt [3]),
	.datae(!\rs232_1|rx0|rx_ps [1]),
	.dataf(!\rs232_1|rx0|rx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0]~1 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[0]~1 .lut_mask = 64'h0000800000000000;
defparam \rs232_1|rx0|rx_ps[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \rs232_1|rx0|Add0~41 (
// Equation(s):
// \rs232_1|rx0|Add0~41_sumout  = SUM(( \rs232_1|rx0|baud_cnt [0] ) + ( VCC ) + ( !VCC ))
// \rs232_1|rx0|Add0~42  = CARRY(( \rs232_1|rx0|baud_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~41_sumout ),
	.cout(\rs232_1|rx0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~41 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \rs232_1|rx0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \rs232_1|rx0|baud_cnt[14]~0 (
// Equation(s):
// \rs232_1|rx0|baud_cnt[14]~0_combout  = ( \rs232_1|rx0|rx_ps [1] & ( \rs232_1|rx0|Equal0~0_combout  & ( (!\RESET_N~input_o ) # (!\rs232_1|rx0|rx_ps [2]) ) ) ) # ( !\rs232_1|rx0|rx_ps [1] & ( \rs232_1|rx0|Equal0~0_combout  & ( !\RESET_N~input_o  ) ) ) # ( 
// \rs232_1|rx0|rx_ps [1] & ( !\rs232_1|rx0|Equal0~0_combout  & ( (!\RESET_N~input_o ) # ((\rs232_1|rx0|rx_ps [0] & !\rs232_1|rx0|rx_ps [2])) ) ) ) # ( !\rs232_1|rx0|rx_ps [1] & ( !\rs232_1|rx0|Equal0~0_combout  & ( !\RESET_N~input_o  ) ) )

	.dataa(!\rs232_1|rx0|rx_ps [0]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|rx0|rx_ps [2]),
	.datad(gnd),
	.datae(!\rs232_1|rx0|rx_ps [1]),
	.dataf(!\rs232_1|rx0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[14]~0 .extended_lut = "off";
defparam \rs232_1|rx0|baud_cnt[14]~0 .lut_mask = 64'hCCCCDCDCCCCCFCFC;
defparam \rs232_1|rx0|baud_cnt[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N2
dffeas \rs232_1|rx0|baud_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[0] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \rs232_1|rx0|Add0~37 (
// Equation(s):
// \rs232_1|rx0|Add0~37_sumout  = SUM(( \rs232_1|rx0|baud_cnt [1] ) + ( GND ) + ( \rs232_1|rx0|Add0~42  ))
// \rs232_1|rx0|Add0~38  = CARRY(( \rs232_1|rx0|baud_cnt [1] ) + ( GND ) + ( \rs232_1|rx0|Add0~42  ))

	.dataa(!\rs232_1|rx0|baud_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~37_sumout ),
	.cout(\rs232_1|rx0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~37 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|rx0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N5
dffeas \rs232_1|rx0|baud_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[1] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \rs232_1|rx0|Add0~33 (
// Equation(s):
// \rs232_1|rx0|Add0~33_sumout  = SUM(( \rs232_1|rx0|baud_cnt [2] ) + ( GND ) + ( \rs232_1|rx0|Add0~38  ))
// \rs232_1|rx0|Add0~34  = CARRY(( \rs232_1|rx0|baud_cnt [2] ) + ( GND ) + ( \rs232_1|rx0|Add0~38  ))

	.dataa(gnd),
	.datab(!\rs232_1|rx0|baud_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~33_sumout ),
	.cout(\rs232_1|rx0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~33 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|rx0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N8
dffeas \rs232_1|rx0|baud_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[2] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N9
cyclonev_lcell_comb \rs232_1|rx0|Add0~29 (
// Equation(s):
// \rs232_1|rx0|Add0~29_sumout  = SUM(( \rs232_1|rx0|baud_cnt [3] ) + ( GND ) + ( \rs232_1|rx0|Add0~34  ))
// \rs232_1|rx0|Add0~30  = CARRY(( \rs232_1|rx0|baud_cnt [3] ) + ( GND ) + ( \rs232_1|rx0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~29_sumout ),
	.cout(\rs232_1|rx0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~29 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N11
dffeas \rs232_1|rx0|baud_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[3] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N12
cyclonev_lcell_comb \rs232_1|rx0|Add0~25 (
// Equation(s):
// \rs232_1|rx0|Add0~25_sumout  = SUM(( \rs232_1|rx0|baud_cnt [4] ) + ( GND ) + ( \rs232_1|rx0|Add0~30  ))
// \rs232_1|rx0|Add0~26  = CARRY(( \rs232_1|rx0|baud_cnt [4] ) + ( GND ) + ( \rs232_1|rx0|Add0~30  ))

	.dataa(gnd),
	.datab(!\rs232_1|rx0|baud_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~25_sumout ),
	.cout(\rs232_1|rx0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~25 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|rx0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N14
dffeas \rs232_1|rx0|baud_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[4] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \rs232_1|rx0|Add0~21 (
// Equation(s):
// \rs232_1|rx0|Add0~21_sumout  = SUM(( \rs232_1|rx0|baud_cnt [5] ) + ( GND ) + ( \rs232_1|rx0|Add0~26  ))
// \rs232_1|rx0|Add0~22  = CARRY(( \rs232_1|rx0|baud_cnt [5] ) + ( GND ) + ( \rs232_1|rx0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~21_sumout ),
	.cout(\rs232_1|rx0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~21 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N17
dffeas \rs232_1|rx0|baud_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[5] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \rs232_1|rx0|Add0~17 (
// Equation(s):
// \rs232_1|rx0|Add0~17_sumout  = SUM(( \rs232_1|rx0|baud_cnt [6] ) + ( GND ) + ( \rs232_1|rx0|Add0~22  ))
// \rs232_1|rx0|Add0~18  = CARRY(( \rs232_1|rx0|baud_cnt [6] ) + ( GND ) + ( \rs232_1|rx0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~17_sumout ),
	.cout(\rs232_1|rx0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~17 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N20
dffeas \rs232_1|rx0|baud_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[6] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N21
cyclonev_lcell_comb \rs232_1|rx0|Add0~13 (
// Equation(s):
// \rs232_1|rx0|Add0~13_sumout  = SUM(( \rs232_1|rx0|baud_cnt [7] ) + ( GND ) + ( \rs232_1|rx0|Add0~18  ))
// \rs232_1|rx0|Add0~14  = CARRY(( \rs232_1|rx0|baud_cnt [7] ) + ( GND ) + ( \rs232_1|rx0|Add0~18  ))

	.dataa(!\rs232_1|rx0|baud_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~13_sumout ),
	.cout(\rs232_1|rx0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~13 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|rx0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N23
dffeas \rs232_1|rx0|baud_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[7] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \rs232_1|rx0|Add0~9 (
// Equation(s):
// \rs232_1|rx0|Add0~9_sumout  = SUM(( \rs232_1|rx0|baud_cnt [8] ) + ( GND ) + ( \rs232_1|rx0|Add0~14  ))
// \rs232_1|rx0|Add0~10  = CARRY(( \rs232_1|rx0|baud_cnt [8] ) + ( GND ) + ( \rs232_1|rx0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~9_sumout ),
	.cout(\rs232_1|rx0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~9 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N26
dffeas \rs232_1|rx0|baud_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[8] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N27
cyclonev_lcell_comb \rs232_1|rx0|Add0~5 (
// Equation(s):
// \rs232_1|rx0|Add0~5_sumout  = SUM(( \rs232_1|rx0|baud_cnt [9] ) + ( GND ) + ( \rs232_1|rx0|Add0~10  ))
// \rs232_1|rx0|Add0~6  = CARRY(( \rs232_1|rx0|baud_cnt [9] ) + ( GND ) + ( \rs232_1|rx0|Add0~10  ))

	.dataa(!\rs232_1|rx0|baud_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~5_sumout ),
	.cout(\rs232_1|rx0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~5 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|rx0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N29
dffeas \rs232_1|rx0|baud_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[9] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \rs232_1|rx0|Add0~1 (
// Equation(s):
// \rs232_1|rx0|Add0~1_sumout  = SUM(( \rs232_1|rx0|baud_cnt [10] ) + ( GND ) + ( \rs232_1|rx0|Add0~6  ))
// \rs232_1|rx0|Add0~2  = CARRY(( \rs232_1|rx0|baud_cnt [10] ) + ( GND ) + ( \rs232_1|rx0|Add0~6  ))

	.dataa(gnd),
	.datab(!\rs232_1|rx0|baud_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~1_sumout ),
	.cout(\rs232_1|rx0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~1 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|rx0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N32
dffeas \rs232_1|rx0|baud_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[10] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N33
cyclonev_lcell_comb \rs232_1|rx0|Add0~61 (
// Equation(s):
// \rs232_1|rx0|Add0~61_sumout  = SUM(( \rs232_1|rx0|baud_cnt [11] ) + ( GND ) + ( \rs232_1|rx0|Add0~2  ))
// \rs232_1|rx0|Add0~62  = CARRY(( \rs232_1|rx0|baud_cnt [11] ) + ( GND ) + ( \rs232_1|rx0|Add0~2  ))

	.dataa(!\rs232_1|rx0|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~61_sumout ),
	.cout(\rs232_1|rx0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~61 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|rx0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N35
dffeas \rs232_1|rx0|baud_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[11] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N36
cyclonev_lcell_comb \rs232_1|rx0|Add0~57 (
// Equation(s):
// \rs232_1|rx0|Add0~57_sumout  = SUM(( \rs232_1|rx0|baud_cnt [12] ) + ( GND ) + ( \rs232_1|rx0|Add0~62  ))
// \rs232_1|rx0|Add0~58  = CARRY(( \rs232_1|rx0|baud_cnt [12] ) + ( GND ) + ( \rs232_1|rx0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~57_sumout ),
	.cout(\rs232_1|rx0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~57 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N38
dffeas \rs232_1|rx0|baud_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[12] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \rs232_1|rx0|Add0~53 (
// Equation(s):
// \rs232_1|rx0|Add0~53_sumout  = SUM(( \rs232_1|rx0|baud_cnt [13] ) + ( GND ) + ( \rs232_1|rx0|Add0~58  ))
// \rs232_1|rx0|Add0~54  = CARRY(( \rs232_1|rx0|baud_cnt [13] ) + ( GND ) + ( \rs232_1|rx0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~53_sumout ),
	.cout(\rs232_1|rx0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~53 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N41
dffeas \rs232_1|rx0|baud_cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[13] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \rs232_1|rx0|Add0~45 (
// Equation(s):
// \rs232_1|rx0|Add0~45_sumout  = SUM(( \rs232_1|rx0|baud_cnt [14] ) + ( GND ) + ( \rs232_1|rx0|Add0~54  ))
// \rs232_1|rx0|Add0~46  = CARRY(( \rs232_1|rx0|baud_cnt [14] ) + ( GND ) + ( \rs232_1|rx0|Add0~54  ))

	.dataa(gnd),
	.datab(!\rs232_1|rx0|baud_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~45_sumout ),
	.cout(\rs232_1|rx0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~45 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|rx0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N44
dffeas \rs232_1|rx0|baud_cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[14] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N45
cyclonev_lcell_comb \rs232_1|rx0|Add0~49 (
// Equation(s):
// \rs232_1|rx0|Add0~49_sumout  = SUM(( \rs232_1|rx0|baud_cnt [15] ) + ( GND ) + ( \rs232_1|rx0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|rx0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|rx0|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Add0~49 .extended_lut = "off";
defparam \rs232_1|rx0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|rx0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N47
dffeas \rs232_1|rx0|baud_cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|rx0|baud_cnt[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|baud_cnt[15] .is_wysiwyg = "true";
defparam \rs232_1|rx0|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~4 (
// Equation(s):
// \rs232_1|rx0|rx_ns~4_combout  = ( !\rs232_1|rx0|baud_cnt [15] & ( !\rs232_1|rx0|baud_cnt [14] & ( (!\rs232_1|rx0|baud_cnt [12] & (!\rs232_1|rx0|baud_cnt [13] & !\rs232_1|rx0|baud_cnt [11])) ) ) )

	.dataa(!\rs232_1|rx0|baud_cnt [12]),
	.datab(!\rs232_1|rx0|baud_cnt [13]),
	.datac(!\rs232_1|rx0|baud_cnt [11]),
	.datad(gnd),
	.datae(!\rs232_1|rx0|baud_cnt [15]),
	.dataf(!\rs232_1|rx0|baud_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~4 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~4 .lut_mask = 64'h8080000000000000;
defparam \rs232_1|rx0|rx_ns~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~1 (
// Equation(s):
// \rs232_1|rx0|rx_ns~1_combout  = ( !\rs232_1|rx0|baud_cnt [3] & ( (!\rs232_1|rx0|baud_cnt [1]) # ((!\rs232_1|rx0|baud_cnt [2]) # (!\rs232_1|rx0|baud_cnt [0])) ) )

	.dataa(!\rs232_1|rx0|baud_cnt [1]),
	.datab(gnd),
	.datac(!\rs232_1|rx0|baud_cnt [2]),
	.datad(!\rs232_1|rx0|baud_cnt [0]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|baud_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~1 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~1 .lut_mask = 64'hFFFAFFFA00000000;
defparam \rs232_1|rx0|rx_ns~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~2 (
// Equation(s):
// \rs232_1|rx0|rx_ns~2_combout  = ( !\rs232_1|rx0|baud_cnt [5] & ( (!\rs232_1|rx0|baud_cnt [7] & (!\rs232_1|rx0|baud_cnt [6] & ((!\rs232_1|rx0|baud_cnt [4]) # (\rs232_1|rx0|rx_ns~1_combout )))) ) )

	.dataa(!\rs232_1|rx0|rx_ns~1_combout ),
	.datab(!\rs232_1|rx0|baud_cnt [4]),
	.datac(!\rs232_1|rx0|baud_cnt [7]),
	.datad(!\rs232_1|rx0|baud_cnt [6]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|baud_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~2 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~2 .lut_mask = 64'hD000D00000000000;
defparam \rs232_1|rx0|rx_ns~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N48
cyclonev_lcell_comb \rs232_1|rx0|LessThan1~0 (
// Equation(s):
// \rs232_1|rx0|LessThan1~0_combout  = ( \rs232_1|rx0|baud_cnt [5] & ( (((\rs232_1|rx0|baud_cnt [2]) # (\rs232_1|rx0|baud_cnt [4])) # (\rs232_1|rx0|baud_cnt [3])) # (\rs232_1|rx0|baud_cnt [1]) ) )

	.dataa(!\rs232_1|rx0|baud_cnt [1]),
	.datab(!\rs232_1|rx0|baud_cnt [3]),
	.datac(!\rs232_1|rx0|baud_cnt [4]),
	.datad(!\rs232_1|rx0|baud_cnt [2]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|baud_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|LessThan1~0 .extended_lut = "off";
defparam \rs232_1|rx0|LessThan1~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \rs232_1|rx0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N3
cyclonev_lcell_comb \rs232_1|rx0|Equal0~1 (
// Equation(s):
// \rs232_1|rx0|Equal0~1_combout  = ( !\rs232_1|rx0|bit_cnt [0] & ( (!\rs232_1|rx0|bit_cnt [2] & !\rs232_1|rx0|bit_cnt [1]) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rs232_1|rx0|bit_cnt [1]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Equal0~1 .extended_lut = "off";
defparam \rs232_1|rx0|Equal0~1 .lut_mask = 64'hAA00AA0000000000;
defparam \rs232_1|rx0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N36
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~0 (
// Equation(s):
// \rs232_1|rx0|rx_ns~0_combout  = ( \rs232_1|rx0|Equal0~1_combout  & ( \rs232_1|rx0|baud_cnt [8] & ( (\rs232_1|rx0|Equal0~0_combout  & ((!\rs232_1|rx0|baud_cnt [7]) # ((!\rs232_1|rx0|baud_cnt [6] & !\rs232_1|rx0|LessThan1~0_combout )))) ) ) ) # ( 
// \rs232_1|rx0|Equal0~1_combout  & ( !\rs232_1|rx0|baud_cnt [8] & ( \rs232_1|rx0|Equal0~0_combout  ) ) )

	.dataa(!\rs232_1|rx0|baud_cnt [6]),
	.datab(!\rs232_1|rx0|baud_cnt [7]),
	.datac(!\rs232_1|rx0|Equal0~0_combout ),
	.datad(!\rs232_1|rx0|LessThan1~0_combout ),
	.datae(!\rs232_1|rx0|Equal0~1_combout ),
	.dataf(!\rs232_1|rx0|baud_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~0 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~0 .lut_mask = 64'h00000F0F00000E0C;
defparam \rs232_1|rx0|rx_ns~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N12
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~3 (
// Equation(s):
// \rs232_1|rx0|rx_ns~3_combout  = ( \rs232_1|rx0|baud_cnt [8] & ( (!\rs232_1|rx0|Equal0~0_combout ) # (!\rs232_1|rx0|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|Equal0~0_combout ),
	.datad(!\rs232_1|rx0|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|baud_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~3 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~3 .lut_mask = 64'h00000000FFF0FFF0;
defparam \rs232_1|rx0|rx_ns~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \rs232_1|rx0|rx_ns~5 (
// Equation(s):
// \rs232_1|rx0|rx_ns~5_combout  = ( \rs232_1|rx0|rx_ns~0_combout  & ( \rs232_1|rx0|rx_ns~3_combout  & ( (\rs232_1|rx0|rx_ns~4_combout  & ((!\rs232_1|rx0|baud_cnt [10]) # (\rs232_1|rx0|rx_ns~2_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_ns~0_combout  & ( 
// \rs232_1|rx0|rx_ns~3_combout  & ( (\rs232_1|rx0|rx_ns~4_combout  & ((!\rs232_1|rx0|baud_cnt [10]) # ((!\rs232_1|rx0|baud_cnt [9] & \rs232_1|rx0|rx_ns~2_combout )))) ) ) ) # ( \rs232_1|rx0|rx_ns~0_combout  & ( !\rs232_1|rx0|rx_ns~3_combout  & ( 
// \rs232_1|rx0|rx_ns~4_combout  ) ) ) # ( !\rs232_1|rx0|rx_ns~0_combout  & ( !\rs232_1|rx0|rx_ns~3_combout  & ( (\rs232_1|rx0|rx_ns~4_combout  & ((!\rs232_1|rx0|baud_cnt [10]) # (!\rs232_1|rx0|baud_cnt [9]))) ) ) )

	.dataa(!\rs232_1|rx0|baud_cnt [10]),
	.datab(!\rs232_1|rx0|baud_cnt [9]),
	.datac(!\rs232_1|rx0|rx_ns~4_combout ),
	.datad(!\rs232_1|rx0|rx_ns~2_combout ),
	.datae(!\rs232_1|rx0|rx_ns~0_combout ),
	.dataf(!\rs232_1|rx0|rx_ns~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ns~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ns~5 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ns~5 .lut_mask = 64'h0E0E0F0F0A0E0A0F;
defparam \rs232_1|rx0|rx_ns~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N0
cyclonev_lcell_comb \rs232_1|rx0|s_signal~0 (
// Equation(s):
// \rs232_1|rx0|s_signal~0_combout  = (!\RESET_N~input_o ) # (\GPIO_0[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RESET_N~input_o ),
	.datad(!\GPIO_0[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|s_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|s_signal~0 .extended_lut = "off";
defparam \rs232_1|rx0|s_signal~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \rs232_1|rx0|s_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N2
dffeas \rs232_1|rx0|s_signal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|s_signal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|s_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|s_signal .is_wysiwyg = "true";
defparam \rs232_1|rx0|s_signal .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N33
cyclonev_lcell_comb \rs232_1|rx0|d_signal~0 (
// Equation(s):
// \rs232_1|rx0|d_signal~0_combout  = ( \RESET_N~input_o  & ( \rs232_1|rx0|s_signal~q  ) ) # ( !\RESET_N~input_o  )

	.dataa(!\rs232_1|rx0|s_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|d_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|d_signal~0 .extended_lut = "off";
defparam \rs232_1|rx0|d_signal~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \rs232_1|rx0|d_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N34
dffeas \rs232_1|rx0|d_signal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|d_signal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|d_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|d_signal .is_wysiwyg = "true";
defparam \rs232_1|rx0|d_signal .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \rs232_1|rx0|rx_neg~0 (
// Equation(s):
// \rs232_1|rx0|rx_neg~0_combout  = ( \rs232_1|rx0|d_signal~q  & ( !\rs232_1|rx0|s_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|rx0|s_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|d_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_neg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_neg~0 .extended_lut = "off";
defparam \rs232_1|rx0|rx_neg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \rs232_1|rx0|rx_neg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \rs232_1|rx0|rx_neg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|rx_neg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_neg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_neg .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_neg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N12
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[0]~2 (
// Equation(s):
// \rs232_1|rx0|rx_ps[0]~2_combout  = (!\rs232_1|rx0|rx_ps [1] & (\rs232_1|rx0|rx_ps [0] & ((!\rs232_1|rx0|rx_neg~q ) # (\rs232_1|rx0|rx_ps [2])))) # (\rs232_1|rx0|rx_ps [1] & (\rs232_1|rx0|rx_ps [2]))

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(!\rs232_1|rx0|rx_neg~q ),
	.datad(!\rs232_1|rx0|rx_ps [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0]~2 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[0]~2 .lut_mask = 64'h3155315531553155;
defparam \rs232_1|rx0|rx_ps[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[1]~4 (
// Equation(s):
// \rs232_1|rx0|rx_ps[1]~4_combout  = ( \rs232_1|rx0|rx_ps [1] & ( \rs232_1|rx0|rx_ps[0]~2_combout  & ( \RESET_N~input_o  ) ) ) # ( \rs232_1|rx0|rx_ps [1] & ( !\rs232_1|rx0|rx_ps[0]~2_combout  & ( (\RESET_N~input_o  & ((\rs232_1|rx0|rx_ps[0]~1_combout ) # 
// (\rs232_1|rx0|rx_ps[0]~3_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_ps [1] & ( !\rs232_1|rx0|rx_ps[0]~2_combout  & ( (\RESET_N~input_o  & ((!\rs232_1|rx0|rx_ps[0]~1_combout  & (\rs232_1|rx0|rx_ps[0]~3_combout )) # (\rs232_1|rx0|rx_ps[0]~1_combout  & 
// ((!\rs232_1|rx0|rx_ns~5_combout ))))) ) ) )

	.dataa(!\rs232_1|rx0|rx_ps[0]~3_combout ),
	.datab(!\rs232_1|rx0|rx_ps[0]~1_combout ),
	.datac(!\rs232_1|rx0|rx_ns~5_combout ),
	.datad(!\RESET_N~input_o ),
	.datae(!\rs232_1|rx0|rx_ps [1]),
	.dataf(!\rs232_1|rx0|rx_ps[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[1]~4 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[1]~4 .lut_mask = 64'h00740077000000FF;
defparam \rs232_1|rx0|rx_ps[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \rs232_1|rx0|rx_ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|rx_ps[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[1] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_ps[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N18
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[0]~5 (
// Equation(s):
// \rs232_1|rx0|rx_ps[0]~5_combout  = ( \rs232_1|rx0|rx_ps [1] & ( (!\rs232_1|rx0|rx_ps [2] & ((!\rs232_1|rx0|Equal0~0_combout ) # (\rs232_1|rx0|rx_ps [0]))) ) ) # ( !\rs232_1|rx0|rx_ps [1] & ( (!\rs232_1|rx0|rx_ps [2] & \rs232_1|rx0|rx_ps [0]) ) )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(!\rs232_1|rx0|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0]~5 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[0]~5 .lut_mask = 64'h22222222A2A2A2A2;
defparam \rs232_1|rx0|rx_ps[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N42
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[0]~6 (
// Equation(s):
// \rs232_1|rx0|rx_ps[0]~6_combout  = ( \rs232_1|rx0|rx_ps [0] & ( \rs232_1|rx0|rx_ps[0]~2_combout  & ( \RESET_N~input_o  ) ) ) # ( \rs232_1|rx0|rx_ps [0] & ( !\rs232_1|rx0|rx_ps[0]~2_combout  & ( (\RESET_N~input_o  & ((!\rs232_1|rx0|rx_ps[0]~5_combout ) # 
// ((\rs232_1|rx0|rx_ns~5_combout  & \rs232_1|rx0|rx_ps[0]~1_combout )))) ) ) ) # ( !\rs232_1|rx0|rx_ps [0] & ( !\rs232_1|rx0|rx_ps[0]~2_combout  & ( (!\rs232_1|rx0|rx_ps[0]~5_combout  & (\RESET_N~input_o  & ((!\rs232_1|rx0|rx_ns~5_combout ) # 
// (!\rs232_1|rx0|rx_ps[0]~1_combout )))) ) ) )

	.dataa(!\rs232_1|rx0|rx_ps[0]~5_combout ),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|rx0|rx_ns~5_combout ),
	.datad(!\rs232_1|rx0|rx_ps[0]~1_combout ),
	.datae(!\rs232_1|rx0|rx_ps [0]),
	.dataf(!\rs232_1|rx0|rx_ps[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0]~6 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[0]~6 .lut_mask = 64'h2220222300003333;
defparam \rs232_1|rx0|rx_ps[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \rs232_1|rx0|rx_ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|rx_ps[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[0] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_ps[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N3
cyclonev_lcell_comb \rs232_1|rx0|Equal1~0 (
// Equation(s):
// \rs232_1|rx0|Equal1~0_combout  = ( !\rs232_1|rx0|rx_ps [1] & ( (\rs232_1|rx0|rx_ps [2] & !\rs232_1|rx0|rx_ps [0]) ) )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\rs232_1|rx0|rx_ps [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Equal1~0 .extended_lut = "off";
defparam \rs232_1|rx0|Equal1~0 .lut_mask = 64'h4444444400000000;
defparam \rs232_1|rx0|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N45
cyclonev_lcell_comb \rs232_1|rx0|bit_cnt~2 (
// Equation(s):
// \rs232_1|rx0|bit_cnt~2_combout  = ( \RESET_N~input_o  & ( (!\rs232_1|rx0|Equal1~0_combout  & (!\rs232_1|rx0|Add1~0_combout  $ (!\rs232_1|rx0|bit_cnt [4]))) ) )

	.dataa(!\rs232_1|rx0|Equal1~0_combout ),
	.datab(!\rs232_1|rx0|Add1~0_combout ),
	.datac(gnd),
	.datad(!\rs232_1|rx0|bit_cnt [4]),
	.datae(gnd),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|bit_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt~2 .extended_lut = "off";
defparam \rs232_1|rx0|bit_cnt~2 .lut_mask = 64'h0000000022882288;
defparam \rs232_1|rx0|bit_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N47
dffeas \rs232_1|rx0|bit_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|rx0|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|bit_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|bit_cnt[4] .is_wysiwyg = "true";
defparam \rs232_1|rx0|bit_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N21
cyclonev_lcell_comb \rs232_1|rx0|Equal0~0 (
// Equation(s):
// \rs232_1|rx0|Equal0~0_combout  = ( !\rs232_1|rx0|bit_cnt [3] & ( (!\rs232_1|rx0|bit_cnt [4] & !\rs232_1|rx0|bit_cnt [5]) ) )

	.dataa(!\rs232_1|rx0|bit_cnt [4]),
	.datab(gnd),
	.datac(!\rs232_1|rx0|bit_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|bit_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|Equal0~0 .extended_lut = "off";
defparam \rs232_1|rx0|Equal0~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \rs232_1|rx0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N33
cyclonev_lcell_comb \rs232_1|rx0|rx_ps[2]~0 (
// Equation(s):
// \rs232_1|rx0|rx_ps[2]~0_combout  = ( \rs232_1|rx0|rx_ps [2] & ( \rs232_1|rx0|rx_ps [0] & ( \RESET_N~input_o  ) ) ) # ( \rs232_1|rx0|rx_ps [2] & ( !\rs232_1|rx0|rx_ps [0] & ( (\RESET_N~input_o  & \rs232_1|rx0|rx_ps [1]) ) ) ) # ( !\rs232_1|rx0|rx_ps [2] & 
// ( !\rs232_1|rx0|rx_ps [0] & ( (!\rs232_1|rx0|Equal0~0_combout  & (\RESET_N~input_o  & \rs232_1|rx0|rx_ps [1])) ) ) )

	.dataa(!\rs232_1|rx0|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\RESET_N~input_o ),
	.datad(!\rs232_1|rx0|rx_ps [1]),
	.datae(!\rs232_1|rx0|rx_ps [2]),
	.dataf(!\rs232_1|rx0|rx_ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_ps[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[2]~0 .extended_lut = "off";
defparam \rs232_1|rx0|rx_ps[2]~0 .lut_mask = 64'h000A000F00000F0F;
defparam \rs232_1|rx0|rx_ps[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N35
dffeas \rs232_1|rx0|rx_ps[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|rx_ps[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_ps[2] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_ps[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N51
cyclonev_lcell_comb \rs232_1|rx0|shift_data[2]~0 (
// Equation(s):
// \rs232_1|rx0|shift_data[2]~0_combout  = ( \rs232_1|rx0|rx_ps [0] & ( (!\RESET_N~input_o ) # ((!\rs232_1|rx0|rx_ps [2] & \rs232_1|rx0|rx_ps [1])) ) ) # ( !\rs232_1|rx0|rx_ps [0] & ( !\RESET_N~input_o  ) )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\RESET_N~input_o ),
	.datac(gnd),
	.datad(!\rs232_1|rx0|rx_ps [1]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|shift_data[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[2]~0 .extended_lut = "off";
defparam \rs232_1|rx0|shift_data[2]~0 .lut_mask = 64'hCCCCCCCCCCEECCEE;
defparam \rs232_1|rx0|shift_data[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \rs232_1|rx0|shift_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\GPIO_0[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[7] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \rs232_1|rx0|shift_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[6] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N11
dffeas \rs232_1|rx0|shift_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[5] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N5
dffeas \rs232_1|rx0|shift_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[4] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N59
dffeas \rs232_1|rx0|shift_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[3] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N53
dffeas \rs232_1|rx0|shift_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[2] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N47
dffeas \rs232_1|rx0|shift_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[1] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \rs232_1|rx0|shift_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|shift_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|shift_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|shift_data[0] .is_wysiwyg = "true";
defparam \rs232_1|rx0|shift_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \rs232_1|rx0|rx_data[0]~feeder (
// Equation(s):
// \rs232_1|rx0|rx_data[0]~feeder_combout  = ( \rs232_1|rx0|shift_data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|shift_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[0]~feeder .extended_lut = "off";
defparam \rs232_1|rx0|rx_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rs232_1|rx0|rx_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \rs232_1|rx0|rx_data[4]~0 (
// Equation(s):
// \rs232_1|rx0|rx_data[4]~0_combout  = ( \rs232_1|rx0|rx_ps [0] & ( !\RESET_N~input_o  ) ) # ( !\rs232_1|rx0|rx_ps [0] & ( (!\RESET_N~input_o ) # ((\rs232_1|rx0|rx_ps [2] & !\rs232_1|rx0|rx_ps [1])) ) )

	.dataa(!\rs232_1|rx0|rx_ps [2]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|rx0|rx_ps [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|rx0|rx_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[4]~0 .extended_lut = "off";
defparam \rs232_1|rx0|rx_data[4]~0 .lut_mask = 64'hDCDCDCDCCCCCCCCC;
defparam \rs232_1|rx0|rx_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \rs232_1|rx0|rx_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|rx0|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[0] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N53
dffeas \cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \cpu1|ram1|ram~10 (
// Equation(s):
// \cpu1|ram1|ram~10_combout  = ( \cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE_q  & ( (\cpu1|ram1|ram~0_combout  & (\cpu1|ram1|ram~1_combout  & \cpu1|ram1|ram_rtl_0_bypass [11])) ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE_q  & ( 
// (\cpu1|ram1|ram~0_combout  & (\cpu1|ram1|ram~1_combout  & !\cpu1|ram1|ram_rtl_0_bypass [11])) ) )

	.dataa(!\cpu1|ram1|ram~0_combout ),
	.datab(gnd),
	.datac(!\cpu1|ram1|ram~1_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\cpu1|ram1|ram_rtl_0_bypass[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~10 .extended_lut = "off";
defparam \cpu1|ram1|ram~10 .lut_mask = 64'h0500050000050005;
defparam \cpu1|ram1|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \cpu1|Selector13~1 (
// Equation(s):
// \cpu1|Selector13~1_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|ir [8] & ( (!\cpu1|ir [11] & (!\cpu1|ir [13] & (\cpu1|ir [12] & !\cpu1|ir [9]))) ) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|ir [12]),
	.datad(!\cpu1|ir [9]),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector13~1 .extended_lut = "off";
defparam \cpu1|Selector13~1 .lut_mask = 64'h0000000000000800;
defparam \cpu1|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \rs232_1|rx0|rx_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[3] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \cpu1|Selector12~1 (
// Equation(s):
// \cpu1|Selector12~1_combout  = ( \rs232_1|rx0|rx_data [3] & ( \cpu1|ir [7] & ( ((\cpu1|pic_ps.100~q  & (\cpu1|Equal19~0_combout  & \cpu1|Equal1~0_combout ))) # (\cpu1|Selector13~1_combout ) ) ) ) # ( !\rs232_1|rx0|rx_data [3] & ( \cpu1|ir [7] & ( 
// \cpu1|Selector13~1_combout  ) ) ) # ( \rs232_1|rx0|rx_data [3] & ( !\cpu1|ir [7] & ( (\cpu1|pic_ps.100~q  & (\cpu1|Equal19~0_combout  & \cpu1|Equal1~0_combout )) ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Selector13~1_combout ),
	.datac(!\cpu1|Equal19~0_combout ),
	.datad(!\cpu1|Equal1~0_combout ),
	.datae(!\rs232_1|rx0|rx_data [3]),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector12~1 .extended_lut = "off";
defparam \cpu1|Selector12~1 .lut_mask = 64'h0000000533333337;
defparam \cpu1|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \cpu1|op.00101~0 (
// Equation(s):
// \cpu1|op.00101~0_combout  = ( !\cpu1|ir [13] & ( (!\cpu1|ir [11] & (\cpu1|ir [12])) # (\cpu1|ir [11] & (!\cpu1|ir [12] & (!\cpu1|ir[9]~DUPLICATE_q  & !\cpu1|ir [8]))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir[9]~DUPLICATE_q ),
	.datad(!\cpu1|ir [8]),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00101~0 .extended_lut = "off";
defparam \cpu1|op.00101~0 .lut_mask = 64'h6222622200000000;
defparam \cpu1|op.00101~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \cpu1|Selector4~6 (
// Equation(s):
// \cpu1|Selector4~6_combout  = ( \cpu1|Selector12~1_combout  & ( \cpu1|op.00101~0_combout  & ( (\cpu1|sel_alu.00~2_combout ) # (\cpu1|ir [3]) ) ) ) # ( !\cpu1|Selector12~1_combout  & ( \cpu1|op.00101~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir 
// [3])) # (\cpu1|sel_alu.00~2_combout  & (((\cpu1|ram1|ram~5_combout  & !\cpu1|sel_alu.10~0_combout )))) ) ) )

	.dataa(!\cpu1|ir [3]),
	.datab(!\cpu1|ram1|ram~5_combout ),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|sel_alu.00~2_combout ),
	.datae(!\cpu1|Selector12~1_combout ),
	.dataf(!\cpu1|op.00101~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~6 .extended_lut = "off";
defparam \cpu1|Selector4~6 .lut_mask = 64'h00000000553055FF;
defparam \cpu1|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \cpu1|ram1|ram_rtl_0_bypass[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \cpu1|ram1|ram_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \cpu1|Selector11~1 (
// Equation(s):
// \cpu1|Selector11~1_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( !\cpu1|ir [13] & ( (\cpu1|pic_ps.100~q  & (\cpu1|ir [12] & (!\cpu1|ir [11] & !\cpu1|ir [8]))) ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [8]),
	.datae(!\cpu1|ir[9]~DUPLICATE_q ),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector11~1 .extended_lut = "off";
defparam \cpu1|Selector11~1 .lut_mask = 64'h0000100000000000;
defparam \cpu1|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \cpu1|Selector11~3 (
// Equation(s):
// \cpu1|Selector11~3_combout  = ( \cpu1|Selector11~1_combout  & ( !\cpu1|ir [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|ir [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector11~3 .extended_lut = "off";
defparam \cpu1|Selector11~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu1|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \rs232_1|rx0|rx_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[4] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N4
dffeas \cpu1|ram1|ram_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N59
dffeas \cpu1|ram1|ram_rtl_0_bypass[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \cpu1|sel_ram_mux.10~0 (
// Equation(s):
// \cpu1|sel_ram_mux.10~0_combout  = ( !\cpu1|ir [13] & ( (\cpu1|ir [12] & (\cpu1|pic_ps.100~q  & !\cpu1|ir [11])) ) )

	.dataa(!\cpu1|ir [12]),
	.datab(gnd),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|ir [11]),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_ram_mux.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_ram_mux.10~0 .extended_lut = "off";
defparam \cpu1|sel_ram_mux.10~0 .lut_mask = 64'h0500050000000000;
defparam \cpu1|sel_ram_mux.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \cpu1|Decoder1~1 (
// Equation(s):
// \cpu1|Decoder1~1_combout  = ( !\cpu1|ir [7] & ( (\cpu1|sel_ram_mux.10~0_combout  & (\cpu1|ir [8] & \cpu1|ir [9])) ) )

	.dataa(gnd),
	.datab(!\cpu1|sel_ram_mux.10~0_combout ),
	.datac(!\cpu1|ir [8]),
	.datad(!\cpu1|ir [9]),
	.datae(gnd),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Decoder1~1 .extended_lut = "off";
defparam \cpu1|Decoder1~1 .lut_mask = 64'h0003000300000000;
defparam \cpu1|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \rs232_1|rx0|rx_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[7] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \cpu1|Selector8~1 (
// Equation(s):
// \cpu1|Selector8~1_combout  = ( \cpu1|Equal12~1_combout  & ( (\cpu1|sel_ram_mux.10~0_combout  & \cpu1|ir [9]) ) )

	.dataa(gnd),
	.datab(!\cpu1|sel_ram_mux.10~0_combout ),
	.datac(gnd),
	.datad(!\cpu1|ir [9]),
	.datae(gnd),
	.dataf(!\cpu1|Equal12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector8~1 .extended_lut = "off";
defparam \cpu1|Selector8~1 .lut_mask = 64'h0000000000330033;
defparam \cpu1|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N10
dffeas \cpu1|ram1|ram_rtl_0_bypass[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu1|ram_en~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu1|pic_ps.011~q ),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\cpu1|ram_en~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu1|data_bus[7]~7_combout ,\cpu1|data_bus[6]~6_combout ,\cpu1|data_bus[5]~5_combout ,\cpu1|data_bus[4]~4_combout ,\cpu1|data_bus[3]~3_combout ,
\cpu1|data_bus[2]~2_combout ,\cpu1|data_bus[1]~1_combout ,\cpu1|data_bus[0]~0_combout }),
	.portaaddr({\cpu1|ir [5],\cpu1|ir[4]~DUPLICATE_q ,\cpu1|ir [3],\cpu1|ir [2],\cpu1|ir [1],\cpu1|ir [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu1|rom1|WideOr6~combout ,\cpu1|rom1|WideOr7~combout ,\cpu1|rom1|WideOr8~combout ,\cpu1|rom1|WideOr9~combout ,\cpu1|rom1|WideOr10~combout ,\cpu1|rom1|WideOr11~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu1|single_port_ram_128x8:ram1|altsyncram:ram_rtl_0|altsyncram_vvj1:auto_generated|ALTSYNCRAM";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \cpu1|ram1|ram~9 (
// Equation(s):
// \cpu1|ram1|ram~9_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [20] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [20] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (!\cpu1|ram1|ram_rtl_0_bypass [12]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [20] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (\cpu1|ram1|ram_rtl_0_bypass [12])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datac(!\cpu1|ram1|ram~0_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [20]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~9 .extended_lut = "off";
defparam \cpu1|ram1|ram~9 .lut_mask = 64'h00000401FBFEFFFF;
defparam \cpu1|ram1|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \cpu1|Selector8~2 (
// Equation(s):
// \cpu1|Selector8~2_combout  = ( \cpu1|ram1|ram~9_combout  & ( \cpu1|sel_alu.00~2_combout  & ( (!\cpu1|sel_alu.10~0_combout ) # ((\cpu1|Selector8~1_combout ) # (\rs232_1|rx0|rx_data [7])) ) ) ) # ( !\cpu1|ram1|ram~9_combout  & ( \cpu1|sel_alu.00~2_combout  
// & ( ((\cpu1|sel_alu.10~0_combout  & \rs232_1|rx0|rx_data [7])) # (\cpu1|Selector8~1_combout ) ) ) ) # ( \cpu1|ram1|ram~9_combout  & ( !\cpu1|sel_alu.00~2_combout  & ( \cpu1|ir [7] ) ) ) # ( !\cpu1|ram1|ram~9_combout  & ( !\cpu1|sel_alu.00~2_combout  & ( 
// \cpu1|ir [7] ) ) )

	.dataa(!\cpu1|ir [7]),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\rs232_1|rx0|rx_data [7]),
	.datad(!\cpu1|Selector8~1_combout ),
	.datae(!\cpu1|ram1|ram~9_combout ),
	.dataf(!\cpu1|sel_alu.00~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector8~2 .extended_lut = "off";
defparam \cpu1|Selector8~2 .lut_mask = 64'h5555555503FFCFFF;
defparam \cpu1|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N53
dffeas \rs232_1|rx0|rx_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[6] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \cpu1|sel_alu.01~1 (
// Equation(s):
// \cpu1|sel_alu.01~1_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [12] & (!\cpu1|ir [13] & (\cpu1|ir [11] & \cpu1|ir [8]))) # (\cpu1|ir [12] & (!\cpu1|ir [11] & ((!\cpu1|ir [13]) # (\cpu1|ir [8])))) ) ) ) # ( 
// \cpu1|pic_ps.100~q  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [13] & (!\cpu1|ir [12] $ ((!\cpu1|ir [11])))) # (\cpu1|ir [13] & (\cpu1|ir [12] & (!\cpu1|ir [11] & \cpu1|ir [8]))) ) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [8]),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.01~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.01~1 .extended_lut = "off";
defparam \cpu1|sel_alu.01~1 .lut_mask = 64'h0000283800002038;
defparam \cpu1|sel_alu.01~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \cpu1|sel_alu.01~2 (
// Equation(s):
// \cpu1|sel_alu.01~2_combout  = ( \cpu1|ir [13] & ( (\cpu1|ir [12] & (\cpu1|pic_ps.100~q  & !\cpu1|ir [11])) ) ) # ( !\cpu1|ir [13] & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|ir [12]) # (!\cpu1|ir [11]))) ) )

	.dataa(gnd),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|ir [11]),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.01~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.01~2 .extended_lut = "off";
defparam \cpu1|sel_alu.01~2 .lut_mask = 64'h0F0C0F0C03000300;
defparam \cpu1|sel_alu.01~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N51
cyclonev_lcell_comb \cpu1|sel_alu.01~3 (
// Equation(s):
// \cpu1|sel_alu.01~3_combout  = ( \cpu1|sel_alu.01~2_combout  & ( (\cpu1|sel_alu.01~1_combout ) # (\cpu1|ir[9]~DUPLICATE_q ) ) ) # ( !\cpu1|sel_alu.01~2_combout  & ( (!\cpu1|ir[9]~DUPLICATE_q  & \cpu1|sel_alu.01~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|ir[9]~DUPLICATE_q ),
	.datad(!\cpu1|sel_alu.01~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.01~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.01~3 .extended_lut = "off";
defparam \cpu1|sel_alu.01~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu1|sel_alu.01~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N38
dffeas \rs232_1|rx0|rx_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[5] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \cpu1|Selector10~2 (
// Equation(s):
// \cpu1|Selector10~2_combout  = ( \cpu1|Selector11~1_combout  & ( \cpu1|ir [7] ) )

	.dataa(gnd),
	.datab(!\cpu1|ir [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector10~2 .extended_lut = "off";
defparam \cpu1|Selector10~2 .lut_mask = 64'h0000000033333333;
defparam \cpu1|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \cpu1|Selector10~4 (
// Equation(s):
// \cpu1|Selector10~4_combout  = ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( \cpu1|Selector10~2_combout  ) ) # ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( \cpu1|Selector10~2_combout  ) ) # ( 
// \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( !\cpu1|Selector10~2_combout  & ( (!\cpu1|sel_alu.10~0_combout  & (((!\cpu1|ram1|ram~10_combout ) # (\cpu1|ram1|ram_rtl_0_bypass [18])))) # (\cpu1|sel_alu.10~0_combout  & (\rs232_1|rx0|rx_data [5])) ) ) 
// ) # ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( !\cpu1|Selector10~2_combout  & ( (!\cpu1|sel_alu.10~0_combout  & (((\cpu1|ram1|ram_rtl_0_bypass [18] & \cpu1|ram1|ram~10_combout )))) # (\cpu1|sel_alu.10~0_combout  & (\rs232_1|rx0|rx_data [5])) 
// ) ) )

	.dataa(!\rs232_1|rx0|rx_data [5]),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [18]),
	.datac(!\cpu1|ram1|ram~10_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\cpu1|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector10~4 .extended_lut = "off";
defparam \cpu1|Selector10~4 .lut_mask = 64'h0355F355FFFFFFFF;
defparam \cpu1|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \cpu1|Selector12~2 (
// Equation(s):
// \cpu1|Selector12~2_combout  = ( \cpu1|ir [7] & ( \cpu1|Selector13~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Selector13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector12~2 .extended_lut = "off";
defparam \cpu1|Selector12~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \cpu1|Selector12~3 (
// Equation(s):
// \cpu1|Selector12~3_combout  = ( \cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector12~2_combout  ) ) # ( !\cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector12~2_combout  ) ) # ( \cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector12~2_combout  & ( \rs232_1|rx0|rx_data 
// [3] ) ) ) # ( !\cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector12~2_combout  & ( (!\cpu1|ram1|ram~10_combout  & ((\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3 ))) # (\cpu1|ram1|ram~10_combout  & (\cpu1|ram1|ram_rtl_0_bypass [16])) ) ) )

	.dataa(!\cpu1|ram1|ram_rtl_0_bypass [16]),
	.datab(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\cpu1|ram1|ram~10_combout ),
	.datad(!\rs232_1|rx0|rx_data [3]),
	.datae(!\cpu1|sel_alu.10~0_combout ),
	.dataf(!\cpu1|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector12~3 .extended_lut = "off";
defparam \cpu1|Selector12~3 .lut_mask = 64'h353500FFFFFFFFFF;
defparam \cpu1|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \cpu1|Selector13~3 (
// Equation(s):
// \cpu1|Selector13~3_combout  = (\cpu1|Selector13~1_combout  & !\cpu1|ir [7])

	.dataa(gnd),
	.datab(!\cpu1|Selector13~1_combout ),
	.datac(!\cpu1|ir [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector13~3 .extended_lut = "off";
defparam \cpu1|Selector13~3 .lut_mask = 64'h3030303030303030;
defparam \cpu1|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \rs232_1|rx0|rx_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[2] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \cpu1|Selector13~4 (
// Equation(s):
// \cpu1|Selector13~4_combout  = ( \rs232_1|rx0|rx_data [2] & ( \cpu1|ram1|ram_rtl_0_bypass [15] & ( (((\cpu1|Selector13~3_combout ) # (\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 )) # (\cpu1|ram1|ram~10_combout )) # (\cpu1|sel_alu.10~0_combout ) ) ) ) 
// # ( !\rs232_1|rx0|rx_data [2] & ( \cpu1|ram1|ram_rtl_0_bypass [15] & ( ((!\cpu1|sel_alu.10~0_combout  & ((\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 ) # (\cpu1|ram1|ram~10_combout )))) # (\cpu1|Selector13~3_combout ) ) ) ) # ( \rs232_1|rx0|rx_data 
// [2] & ( !\cpu1|ram1|ram_rtl_0_bypass [15] & ( (((!\cpu1|ram1|ram~10_combout  & \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 )) # (\cpu1|Selector13~3_combout )) # (\cpu1|sel_alu.10~0_combout ) ) ) ) # ( !\rs232_1|rx0|rx_data [2] & ( 
// !\cpu1|ram1|ram_rtl_0_bypass [15] & ( ((!\cpu1|sel_alu.10~0_combout  & (!\cpu1|ram1|ram~10_combout  & \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 ))) # (\cpu1|Selector13~3_combout ) ) ) )

	.dataa(!\cpu1|sel_alu.10~0_combout ),
	.datab(!\cpu1|ram1|ram~10_combout ),
	.datac(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\cpu1|Selector13~3_combout ),
	.datae(!\rs232_1|rx0|rx_data [2]),
	.dataf(!\cpu1|ram1|ram_rtl_0_bypass [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector13~4 .extended_lut = "off";
defparam \cpu1|Selector13~4 .lut_mask = 64'h08FF5DFF2AFF7FFF;
defparam \cpu1|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \cpu1|Add2~2 (
// Equation(s):
// \cpu1|Add2~2_sumout  = SUM(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))
// \cpu1|Add2~3  = CARRY(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~2_sumout ),
	.cout(\cpu1|Add2~3 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~2 .extended_lut = "off";
defparam \cpu1|Add2~2 .lut_mask = 64'h0000F2D00000FFFF;
defparam \cpu1|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \cpu1|Add2~6 (
// Equation(s):
// \cpu1|Add2~6_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( GND ) + ( \cpu1|Add2~3  ))
// \cpu1|Add2~7  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( GND ) + ( \cpu1|Add2~3  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|Selector14~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add2~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~6_sumout ),
	.cout(\cpu1|Add2~7 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~6 .extended_lut = "off";
defparam \cpu1|Add2~6 .lut_mask = 64'h0000FFFF00000D2F;
defparam \cpu1|Add2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \cpu1|Add2~10 (
// Equation(s):
// \cpu1|Add2~10_sumout  = SUM(( GND ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add2~7  ))
// \cpu1|Add2~11  = CARRY(( GND ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add2~7  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector13~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add2~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~10_sumout ),
	.cout(\cpu1|Add2~11 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~10 .extended_lut = "off";
defparam \cpu1|Add2~10 .lut_mask = 64'h0000F2D000000000;
defparam \cpu1|Add2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \cpu1|Add2~14 (
// Equation(s):
// \cpu1|Add2~14_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( GND ) + ( \cpu1|Add2~11  ))
// \cpu1|Add2~15  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( GND ) + ( \cpu1|Add2~11  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Selector12~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add2~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~14_sumout ),
	.cout(\cpu1|Add2~15 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~14 .extended_lut = "off";
defparam \cpu1|Add2~14 .lut_mask = 64'h0000FFFF00000D2F;
defparam \cpu1|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \cpu1|Add2~18 (
// Equation(s):
// \cpu1|Add2~18_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( GND ) + ( 
// \cpu1|Add2~15  ))
// \cpu1|Add2~19  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( GND ) + ( 
// \cpu1|Add2~15  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir[4]~DUPLICATE_q ),
	.datad(!\cpu1|Selector11~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add2~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~18_sumout ),
	.cout(\cpu1|Add2~19 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~18 .extended_lut = "off";
defparam \cpu1|Add2~18 .lut_mask = 64'h0000FFFF00000D2F;
defparam \cpu1|Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \cpu1|Add2~22 (
// Equation(s):
// \cpu1|Add2~22_sumout  = SUM(( GND ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( \cpu1|Add2~19  ))
// \cpu1|Add2~23  = CARRY(( GND ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( \cpu1|Add2~19  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector10~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add2~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~22_sumout ),
	.cout(\cpu1|Add2~23 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~22 .extended_lut = "off";
defparam \cpu1|Add2~22 .lut_mask = 64'h0000F2D000000000;
defparam \cpu1|Add2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \cpu1|Add2~26 (
// Equation(s):
// \cpu1|Add2~26_sumout  = SUM(( (!\cpu1|Selector28~0_combout  & (\rs232_1|rx0|rx_data [6] & (\cpu1|sel_alu.10~0_combout ))) # (\cpu1|Selector28~0_combout  & (((\rs232_1|rx0|rx_data [6] & \cpu1|sel_alu.10~0_combout )) # (\cpu1|sel_alu.01~3_combout ))) ) + ( 
// GND ) + ( \cpu1|Add2~23  ))
// \cpu1|Add2~27  = CARRY(( (!\cpu1|Selector28~0_combout  & (\rs232_1|rx0|rx_data [6] & (\cpu1|sel_alu.10~0_combout ))) # (\cpu1|Selector28~0_combout  & (((\rs232_1|rx0|rx_data [6] & \cpu1|sel_alu.10~0_combout )) # (\cpu1|sel_alu.01~3_combout ))) ) + ( GND ) 
// + ( \cpu1|Add2~23  ))

	.dataa(!\cpu1|Selector28~0_combout ),
	.datab(!\rs232_1|rx0|rx_data [6]),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|sel_alu.01~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add2~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~26_sumout ),
	.cout(\cpu1|Add2~27 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~26 .extended_lut = "off";
defparam \cpu1|Add2~26 .lut_mask = 64'h0000FFFF00000357;
defparam \cpu1|Add2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \cpu1|Add2~30 (
// Equation(s):
// \cpu1|Add2~30_sumout  = SUM(( \cpu1|Selector8~2_combout  ) + ( GND ) + ( \cpu1|Add2~27  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|Selector8~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add2~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add2~30_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add2~30 .extended_lut = "off";
defparam \cpu1|Add2~30 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu1|Add2~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \cpu1|load_w~2 (
// Equation(s):
// \cpu1|load_w~2_combout  = ( \cpu1|load_w~1_combout  & ( (!\cpu1|ir [7]) # ((!\cpu1|ir[9]~DUPLICATE_q  & (\cpu1|Equal17~0_combout  & \cpu1|Equal1~0_combout ))) ) ) # ( !\cpu1|load_w~1_combout  & ( (\cpu1|Equal17~0_combout  & ((!\cpu1|ir [7]) # 
// ((!\cpu1|ir[9]~DUPLICATE_q  & \cpu1|Equal1~0_combout )))) ) )

	.dataa(!\cpu1|ir[9]~DUPLICATE_q ),
	.datab(!\cpu1|ir [7]),
	.datac(!\cpu1|Equal17~0_combout ),
	.datad(!\cpu1|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|load_w~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_w~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_w~2 .extended_lut = "off";
defparam \cpu1|load_w~2 .lut_mask = 64'h0C0E0C0ECCCECCCE;
defparam \cpu1|load_w~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \cpu1|load_w~3 (
// Equation(s):
// \cpu1|load_w~3_combout  = ( \cpu1|load_w~2_combout  & ( (!\cpu1|ir [13]) # ((!\cpu1|ir [11]) # ((\cpu1|ir [12] & !\cpu1|ir [8]))) ) ) # ( !\cpu1|load_w~2_combout  & ( (\cpu1|ir [13] & (\cpu1|ir [12] & (\cpu1|ir [11] & !\cpu1|ir [8]))) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [8]),
	.datae(gnd),
	.dataf(!\cpu1|load_w~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_w~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_w~3 .extended_lut = "off";
defparam \cpu1|load_w~3 .lut_mask = 64'h01000100FBFAFBFA;
defparam \cpu1|load_w~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \cpu1|load_w~4 (
// Equation(s):
// \cpu1|load_w~4_combout  = ( \cpu1|load_w~3_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|load_w~0_combout ) # (\cpu1|Equal13~2_combout ))) ) ) # ( !\cpu1|load_w~3_combout  & ( (\cpu1|Equal13~2_combout  & \cpu1|pic_ps.100~q ) ) )

	.dataa(!\cpu1|load_w~0_combout ),
	.datab(!\cpu1|Equal13~2_combout ),
	.datac(gnd),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(gnd),
	.dataf(!\cpu1|load_w~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_w~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_w~4 .extended_lut = "off";
defparam \cpu1|load_w~4 .lut_mask = 64'h0033003300BB00BB;
defparam \cpu1|load_w~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N46
dffeas \cpu1|W_q[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|W_q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \cpu1|Add3~2 (
// Equation(s):
// \cpu1|Add3~2_sumout  = SUM(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))
// \cpu1|Add3~3  = CARRY(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~2_sumout ),
	.cout(\cpu1|Add3~3 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~2 .extended_lut = "off";
defparam \cpu1|Add3~2 .lut_mask = 64'h0000F2D00000FFFF;
defparam \cpu1|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \cpu1|Add3~6 (
// Equation(s):
// \cpu1|Add3~6_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( VCC ) + ( \cpu1|Add3~3  ))
// \cpu1|Add3~7  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( VCC ) + ( \cpu1|Add3~3  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|Selector14~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add3~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~6_sumout ),
	.cout(\cpu1|Add3~7 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~6 .extended_lut = "off";
defparam \cpu1|Add3~6 .lut_mask = 64'h0000000000000D2F;
defparam \cpu1|Add3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \cpu1|Add3~10 (
// Equation(s):
// \cpu1|Add3~10_sumout  = SUM(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add3~7  ))
// \cpu1|Add3~11  = CARRY(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add3~7  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector13~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add3~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~10_sumout ),
	.cout(\cpu1|Add3~11 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~10 .extended_lut = "off";
defparam \cpu1|Add3~10 .lut_mask = 64'h0000F2D00000FFFF;
defparam \cpu1|Add3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \cpu1|Add3~14 (
// Equation(s):
// \cpu1|Add3~14_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( VCC ) + ( \cpu1|Add3~11  ))
// \cpu1|Add3~15  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( VCC ) + ( \cpu1|Add3~11  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Selector12~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add3~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~14_sumout ),
	.cout(\cpu1|Add3~15 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~14 .extended_lut = "off";
defparam \cpu1|Add3~14 .lut_mask = 64'h0000000000000D2F;
defparam \cpu1|Add3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \cpu1|Add3~18 (
// Equation(s):
// \cpu1|Add3~18_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( VCC ) + ( 
// \cpu1|Add3~15  ))
// \cpu1|Add3~19  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( VCC ) + ( 
// \cpu1|Add3~15  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir[4]~DUPLICATE_q ),
	.datad(!\cpu1|Selector11~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add3~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~18_sumout ),
	.cout(\cpu1|Add3~19 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~18 .extended_lut = "off";
defparam \cpu1|Add3~18 .lut_mask = 64'h0000000000000D2F;
defparam \cpu1|Add3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \cpu1|Add3~22 (
// Equation(s):
// \cpu1|Add3~22_sumout  = SUM(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( \cpu1|Add3~19  ))
// \cpu1|Add3~23  = CARRY(( VCC ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( \cpu1|Add3~19  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Selector10~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add3~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~22_sumout ),
	.cout(\cpu1|Add3~23 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~22 .extended_lut = "off";
defparam \cpu1|Add3~22 .lut_mask = 64'h0000F2D00000FFFF;
defparam \cpu1|Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \cpu1|Selector2~3 (
// Equation(s):
// \cpu1|Selector2~3_combout  = ( \cpu1|Add3~22_sumout  & ( \cpu1|Add2~22_sumout  & ( (\cpu1|op.00110~0_combout ) # (\cpu1|sel_alu.01~0_combout ) ) ) ) # ( !\cpu1|Add3~22_sumout  & ( \cpu1|Add2~22_sumout  & ( \cpu1|op.00110~0_combout  ) ) ) # ( 
// \cpu1|Add3~22_sumout  & ( !\cpu1|Add2~22_sumout  & ( \cpu1|sel_alu.01~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu1|sel_alu.01~0_combout ),
	.datac(!\cpu1|op.00110~0_combout ),
	.datad(gnd),
	.datae(!\cpu1|Add3~22_sumout ),
	.dataf(!\cpu1|Add2~22_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~3 .extended_lut = "off";
defparam \cpu1|Selector2~3 .lut_mask = 64'h000033330F0F3F3F;
defparam \cpu1|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \cpu1|ram1|ram~8 (
// Equation(s):
// \cpu1|ram1|ram~8_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [19] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [19] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (!\cpu1|ram1|ram_rtl_0_bypass [12]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [19] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (\cpu1|ram1|ram_rtl_0_bypass [12])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datad(!\cpu1|ram1|ram~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [19]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~8 .extended_lut = "off";
defparam \cpu1|ram1|ram~8 .lut_mask = 64'h00000041FFBEFFFF;
defparam \cpu1|ram1|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \cpu1|Selector9~0 (
// Equation(s):
// \cpu1|Selector9~0_combout  = ( \cpu1|sel_alu.01~3_combout  & ( (!\cpu1|Decoder1~1_combout  & (!\cpu1|ram1|ram~8_combout  & ((!\rs232_1|rx0|rx_data [6]) # (!\cpu1|sel_alu.10~0_combout )))) ) ) # ( !\cpu1|sel_alu.01~3_combout  & ( (!\rs232_1|rx0|rx_data 
// [6]) # (!\cpu1|sel_alu.10~0_combout ) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\cpu1|Decoder1~1_combout ),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|ram1|ram~8_combout ),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector9~0 .extended_lut = "off";
defparam \cpu1|Selector9~0 .lut_mask = 64'hFAFAFAFAC800C800;
defparam \cpu1|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \cpu1|op.01001~0 (
// Equation(s):
// \cpu1|op.01001~0_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|Equal12~2_combout  & ( (\cpu1|ir [8] & (!\cpu1|ir[9]~DUPLICATE_q  & \cpu1|ir [11])) ) ) )

	.dataa(!\cpu1|ir [8]),
	.datab(gnd),
	.datac(!\cpu1|ir[9]~DUPLICATE_q ),
	.datad(!\cpu1|ir [11]),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Equal12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.01001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.01001~0 .extended_lut = "off";
defparam \cpu1|op.01001~0 .lut_mask = 64'h0000000000000050;
defparam \cpu1|op.01001~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \cpu1|WideOr0~0 (
// Equation(s):
// \cpu1|WideOr0~0_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( (!\cpu1|ir [11] & (\cpu1|ir [12] & (\cpu1|ir [13] & \cpu1|pic_ps.100~q ))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [13]),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(gnd),
	.dataf(!\cpu1|ir[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|WideOr0~0 .extended_lut = "off";
defparam \cpu1|WideOr0~0 .lut_mask = 64'h0000000000020002;
defparam \cpu1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \cpu1|Selector2~1 (
// Equation(s):
// \cpu1|Selector2~1_combout  = ( !\cpu1|W_q[5]~DUPLICATE_q  & ( \cpu1|op.01010~1_combout  & ( (!\cpu1|Selector9~0_combout  & (!\cpu1|WideOr0~0_combout  & ((!\cpu1|op.01001~0_combout ) # (\cpu1|Selector10~3_combout )))) # (\cpu1|Selector9~0_combout  & 
// (((!\cpu1|op.01001~0_combout )) # (\cpu1|Selector10~3_combout ))) ) ) ) # ( \cpu1|W_q[5]~DUPLICATE_q  & ( !\cpu1|op.01010~1_combout  & ( (!\cpu1|Selector9~0_combout  & (!\cpu1|WideOr0~0_combout  & ((!\cpu1|op.01001~0_combout ) # 
// (\cpu1|Selector10~3_combout )))) # (\cpu1|Selector9~0_combout  & (((!\cpu1|op.01001~0_combout )) # (\cpu1|Selector10~3_combout ))) ) ) ) # ( !\cpu1|W_q[5]~DUPLICATE_q  & ( !\cpu1|op.01010~1_combout  & ( (!\cpu1|Selector9~0_combout  & 
// (!\cpu1|WideOr0~0_combout  & ((!\cpu1|op.01001~0_combout ) # (\cpu1|Selector10~3_combout )))) # (\cpu1|Selector9~0_combout  & (((!\cpu1|op.01001~0_combout )) # (\cpu1|Selector10~3_combout ))) ) ) )

	.dataa(!\cpu1|Selector9~0_combout ),
	.datab(!\cpu1|Selector10~3_combout ),
	.datac(!\cpu1|op.01001~0_combout ),
	.datad(!\cpu1|WideOr0~0_combout ),
	.datae(!\cpu1|W_q[5]~DUPLICATE_q ),
	.dataf(!\cpu1|op.01010~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~1 .extended_lut = "off";
defparam \cpu1|Selector2~1 .lut_mask = 64'hF351F351F3510000;
defparam \cpu1|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \cpu1|op.00000~0 (
// Equation(s):
// \cpu1|op.00000~0_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( (\cpu1|ir [13] & (\cpu1|ir [11] & ((!\cpu1|ir [8]) # (!\cpu1|ir [12])))) ) ) # ( !\cpu1|ir[9]~DUPLICATE_q  & ( (\cpu1|ir [13] & (\cpu1|ir [11] & !\cpu1|ir [12])) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [8]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [12]),
	.datae(gnd),
	.dataf(!\cpu1|ir[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00000~0 .extended_lut = "off";
defparam \cpu1|op.00000~0 .lut_mask = 64'h0500050005040504;
defparam \cpu1|op.00000~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \cpu1|sel_alu.00~0 (
// Equation(s):
// \cpu1|sel_alu.00~0_combout  = ( \cpu1|ir [12] & ( \cpu1|ir [8] & ( \cpu1|ir [11] ) ) ) # ( !\cpu1|ir [12] & ( \cpu1|ir [8] & ( (!\cpu1|ir [11] & ((!\cpu1|ir[9]~DUPLICATE_q ) # (\cpu1|ir [13]))) ) ) ) # ( \cpu1|ir [12] & ( !\cpu1|ir [8] & ( (!\cpu1|ir [13] 
// & ((\cpu1|ir [11]))) # (\cpu1|ir [13] & (!\cpu1|ir[9]~DUPLICATE_q  & !\cpu1|ir [11])) ) ) ) # ( !\cpu1|ir [12] & ( !\cpu1|ir [8] & ( (!\cpu1|ir [11] & (((!\cpu1|ir[9]~DUPLICATE_q  & !\cpu1|ir [7])) # (\cpu1|ir [13]))) ) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir[9]~DUPLICATE_q ),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir [7]),
	.datae(!\cpu1|ir [12]),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_alu.00~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_alu.00~0 .extended_lut = "off";
defparam \cpu1|sel_alu.00~0 .lut_mask = 64'hD0504A4AD0D00F0F;
defparam \cpu1|sel_alu.00~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \cpu1|op.00000~1 (
// Equation(s):
// \cpu1|op.00000~1_combout  = ( \cpu1|Equal13~2_combout  & ( \cpu1|pic_ps.100~q  & ( !\cpu1|op.00000~0_combout  ) ) ) # ( !\cpu1|Equal13~2_combout  & ( \cpu1|pic_ps.100~q  & ( (!\cpu1|op.00000~0_combout  & ((!\cpu1|sel_alu.00~0_combout ) # 
// ((\cpu1|Equal12~1_combout  & \cpu1|Equal12~0_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~1_combout ),
	.datab(!\cpu1|op.00000~0_combout ),
	.datac(!\cpu1|Equal12~0_combout ),
	.datad(!\cpu1|sel_alu.00~0_combout ),
	.datae(!\cpu1|Equal13~2_combout ),
	.dataf(!\cpu1|pic_ps.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00000~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00000~1 .extended_lut = "off";
defparam \cpu1|op.00000~1 .lut_mask = 64'h00000000CC04CCCC;
defparam \cpu1|op.00000~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \cpu1|Selector4~1 (
// Equation(s):
// \cpu1|Selector4~1_combout  = (\cpu1|sel_alu.01~0_combout  & \cpu1|Add3~14_sumout )

	.dataa(!\cpu1|sel_alu.01~0_combout ),
	.datab(!\cpu1|Add3~14_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~1 .extended_lut = "off";
defparam \cpu1|Selector4~1 .lut_mask = 64'h1111111111111111;
defparam \cpu1|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \cpu1|Selector5~1 (
// Equation(s):
// \cpu1|Selector5~1_combout  = ( \cpu1|Add3~10_sumout  & ( \cpu1|sel_alu.01~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|sel_alu.01~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add3~10_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~1 .extended_lut = "off";
defparam \cpu1|Selector5~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \cpu1|Selector6~1 (
// Equation(s):
// \cpu1|Selector6~1_combout  = ( \cpu1|Add3~6_sumout  & ( \cpu1|sel_alu.01~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|sel_alu.01~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add3~6_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~1 .extended_lut = "off";
defparam \cpu1|Selector6~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \cpu1|Selector14~1 (
// Equation(s):
// \cpu1|Selector14~1_combout  = ( !\cpu1|ir [11] & ( !\cpu1|ir [8] & ( (\cpu1|pic_ps.100~q  & (!\cpu1|ir[9]~DUPLICATE_q  & (\cpu1|ir [12] & !\cpu1|ir [13]))) ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|ir[9]~DUPLICATE_q ),
	.datac(!\cpu1|ir [12]),
	.datad(!\cpu1|ir [13]),
	.datae(!\cpu1|ir [11]),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector14~1 .extended_lut = "off";
defparam \cpu1|Selector14~1 .lut_mask = 64'h0400000000000000;
defparam \cpu1|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N12
cyclonev_lcell_comb \cpu1|Selector15~1 (
// Equation(s):
// \cpu1|Selector15~1_combout  = ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & (\cpu1|Selector14~1_combout  & ((!\cpu1|pic_ps.100~q ) # (!\cpu1|Equal19~0_combout )))) ) ) # ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector14~1_combout ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Equal19~0_combout ),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector15~1 .extended_lut = "off";
defparam \cpu1|Selector15~1 .lut_mask = 64'h00F000F000E000E0;
defparam \cpu1|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \cpu1|ram1|ram~3 (
// Equation(s):
// \cpu1|ram1|ram~3_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [13] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [13] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\cpu1|ram1|ram~1_combout ) # ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (!\cpu1|ram1|ram_rtl_0_bypass [11]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [13] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (\cpu1|ram1|ram~1_combout  & (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (\cpu1|ram1|ram_rtl_0_bypass [11])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datac(!\cpu1|ram1|ram~0_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [13]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~3 .extended_lut = "off";
defparam \cpu1|ram1|ram~3 .lut_mask = 64'h00000401FBFEFFFF;
defparam \cpu1|ram1|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \cpu1|Selector15~2 (
// Equation(s):
// \cpu1|Selector15~2_combout  = ( \rs232_1|rx0|rx_data [0] & ( \cpu1|ir [0] & ( (!\cpu1|Selector15~1_combout  & (!\cpu1|sel_alu.10~0_combout  & (!\cpu1|ram1|ram~3_combout  & \cpu1|sel_alu.00~2_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_data [0] & ( \cpu1|ir [0] 
// & ( (!\cpu1|Selector15~1_combout  & (\cpu1|sel_alu.00~2_combout  & ((!\cpu1|ram1|ram~3_combout ) # (\cpu1|sel_alu.10~0_combout )))) ) ) ) # ( \rs232_1|rx0|rx_data [0] & ( !\cpu1|ir [0] & ( (!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|Selector15~1_combout  & 
// (!\cpu1|sel_alu.10~0_combout  & !\cpu1|ram1|ram~3_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_data [0] & ( !\cpu1|ir [0] & ( (!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|Selector15~1_combout  & ((!\cpu1|ram1|ram~3_combout ) # (\cpu1|sel_alu.10~0_combout )))) ) ) 
// )

	.dataa(!\cpu1|Selector15~1_combout ),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|ram1|ram~3_combout ),
	.datad(!\cpu1|sel_alu.00~2_combout ),
	.datae(!\rs232_1|rx0|rx_data [0]),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector15~2 .extended_lut = "off";
defparam \cpu1|Selector15~2 .lut_mask = 64'hFFA2FF8000A20080;
defparam \cpu1|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \cpu1|Selector14~2 (
// Equation(s):
// \cpu1|Selector14~2_combout  = ( \cpu1|ir [7] & ( (\cpu1|Selector14~1_combout  & ((!\cpu1|pic_ps.100~q ) # ((!\cpu1|Equal19~0_combout ) # (!\cpu1|Equal1~0_combout )))) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Equal19~0_combout ),
	.datac(!\cpu1|Equal1~0_combout ),
	.datad(!\cpu1|Selector14~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector14~2 .extended_lut = "off";
defparam \cpu1|Selector14~2 .lut_mask = 64'h0000000000FE00FE;
defparam \cpu1|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \rs232_1|rx0|rx_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rs232_1|rx0|shift_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\rs232_1|rx0|rx_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|rx0|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|rx0|rx_data[1] .is_wysiwyg = "true";
defparam \rs232_1|rx0|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \cpu1|Selector14~3 (
// Equation(s):
// \cpu1|Selector14~3_combout  = ( \rs232_1|rx0|rx_data [1] & ( \cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & !\cpu1|ir [1]) ) ) ) # ( !\rs232_1|rx0|rx_data [1] & ( \cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & ((!\cpu1|ir 
// [1]))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|Selector14~2_combout )) ) ) ) # ( \rs232_1|rx0|rx_data [1] & ( !\cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((!\cpu1|ir [1])))) # (\cpu1|sel_alu.00~2_combout  & 
// (!\cpu1|ram1|ram~2_combout  & (!\cpu1|Selector14~2_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_data [1] & ( !\cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((!\cpu1|ir [1])))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|ram1|ram~2_combout  & 
// (!\cpu1|Selector14~2_combout ))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ram1|ram~2_combout ),
	.datac(!\cpu1|Selector14~2_combout ),
	.datad(!\cpu1|ir [1]),
	.datae(!\rs232_1|rx0|rx_data [1]),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector14~3 .extended_lut = "off";
defparam \cpu1|Selector14~3 .lut_mask = 64'hEA40EA40FA50AA00;
defparam \cpu1|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \cpu1|Selector7~3 (
// Equation(s):
// \cpu1|Selector7~3_combout  = ( \cpu1|op.01001~0_combout  & ( \cpu1|Selector14~3_combout  & ( (!\cpu1|Selector15~2_combout  & ((!\cpu1|op.00101~0_combout ) # (!\cpu1|pic_ps.100~q ))) ) ) ) # ( !\cpu1|op.01001~0_combout  & ( \cpu1|Selector14~3_combout  & ( 
// (!\cpu1|op.00101~0_combout ) # ((!\cpu1|pic_ps.100~q ) # (\cpu1|Selector15~2_combout )) ) ) ) # ( \cpu1|op.01001~0_combout  & ( !\cpu1|Selector14~3_combout  & ( (!\cpu1|WideOr0~0_combout  & (!\cpu1|Selector15~2_combout  & ((!\cpu1|op.00101~0_combout ) # 
// (!\cpu1|pic_ps.100~q )))) ) ) ) # ( !\cpu1|op.01001~0_combout  & ( !\cpu1|Selector14~3_combout  & ( (!\cpu1|WideOr0~0_combout  & ((!\cpu1|op.00101~0_combout ) # ((!\cpu1|pic_ps.100~q ) # (\cpu1|Selector15~2_combout )))) ) ) )

	.dataa(!\cpu1|WideOr0~0_combout ),
	.datab(!\cpu1|op.00101~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Selector15~2_combout ),
	.datae(!\cpu1|op.01001~0_combout ),
	.dataf(!\cpu1|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~3 .extended_lut = "off";
defparam \cpu1|Selector7~3 .lut_mask = 64'hA8AAA800FCFFFC00;
defparam \cpu1|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \cpu1|Add1~35 (
// Equation(s):
// \cpu1|Add1~35_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu1|Add1~35_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~35 .extended_lut = "off";
defparam \cpu1|Add1~35 .lut_mask = 64'h000000000000FFFF;
defparam \cpu1|Add1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \cpu1|Add1~2 (
// Equation(s):
// \cpu1|Add1~2_sumout  = SUM(( !\cpu1|W_q [0] ) + ( (!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((!\cpu1|sel_alu.00~3_combout  & ((\cpu1|Selector15~4_combout ))) # (\cpu1|sel_alu.00~3_combout  & (\cpu1|ir [0])))) ) + ( 
// \cpu1|Add1~35_cout  ))
// \cpu1|Add1~3  = CARRY(( !\cpu1|W_q [0] ) + ( (!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((!\cpu1|sel_alu.00~3_combout  & ((\cpu1|Selector15~4_combout ))) # (\cpu1|sel_alu.00~3_combout  & (\cpu1|ir [0])))) ) + ( \cpu1|Add1~35_cout  ))

	.dataa(!\cpu1|ir [0]),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|sel_alu.00~3_combout ),
	.datad(!\cpu1|W_q [0]),
	.datae(gnd),
	.dataf(!\cpu1|Selector15~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add1~35_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~2_sumout ),
	.cout(\cpu1|Add1~3 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~2 .extended_lut = "off";
defparam \cpu1|Add1~2 .lut_mask = 64'h0000BA8A0000FF00;
defparam \cpu1|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \cpu1|op.00001~0 (
// Equation(s):
// \cpu1|op.00001~0_combout  = ( \cpu1|ir [12] & ( (\cpu1|ir [13] & (!\cpu1|ir [8] & (\cpu1|ir [11] & !\cpu1|ir[9]~DUPLICATE_q ))) ) ) # ( !\cpu1|ir [12] & ( (!\cpu1|ir [13] & (!\cpu1|ir [8] & (!\cpu1|ir [11] & \cpu1|ir[9]~DUPLICATE_q ))) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [8]),
	.datac(!\cpu1|ir [11]),
	.datad(!\cpu1|ir[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|ir [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00001~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00001~0 .extended_lut = "off";
defparam \cpu1|op.00001~0 .lut_mask = 64'h0080008004000400;
defparam \cpu1|op.00001~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \cpu1|op.00001~1 (
// Equation(s):
// \cpu1|op.00001~1_combout  = ( !\cpu1|Equal13~2_combout  & ( (\cpu1|op.00001~0_combout  & \cpu1|pic_ps.100~q ) ) )

	.dataa(gnd),
	.datab(!\cpu1|op.00001~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Equal13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|op.00001~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|op.00001~1 .extended_lut = "off";
defparam \cpu1|op.00001~1 .lut_mask = 64'h0303030300000000;
defparam \cpu1|op.00001~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \cpu1|Selector7~1 (
// Equation(s):
// \cpu1|Selector7~1_combout  = ( \cpu1|op.00001~1_combout  & ( \cpu1|Add1~2_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Add1~2_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~1 .extended_lut = "off";
defparam \cpu1|Selector7~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \cpu1|Add0~2 (
// Equation(s):
// \cpu1|Add0~2_sumout  = SUM(( \cpu1|W_q [0] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))
// \cpu1|Add0~3  = CARRY(( \cpu1|W_q [0] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [0])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector15~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [0])))) ) + ( !VCC ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [0]),
	.datad(!\cpu1|W_q [0]),
	.datae(gnd),
	.dataf(!\cpu1|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~2_sumout ),
	.cout(\cpu1|Add0~3 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~2 .extended_lut = "off";
defparam \cpu1|Add0~2 .lut_mask = 64'h0000F2D0000000FF;
defparam \cpu1|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \cpu1|Selector7~2 (
// Equation(s):
// \cpu1|Selector7~2_combout  = (\cpu1|Add0~2_sumout  & !\cpu1|op.00000~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Add0~2_sumout ),
	.datad(!\cpu1|op.00000~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~2 .extended_lut = "off";
defparam \cpu1|Selector7~2 .lut_mask = 64'h0F000F000F000F00;
defparam \cpu1|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \cpu1|Selector7~5 (
// Equation(s):
// \cpu1|Selector7~5_combout  = ( \cpu1|W_q [0] & ( \cpu1|op.01010~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|Equal13~1_combout ),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(!\cpu1|W_q [0]),
	.dataf(!\cpu1|op.01010~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~5 .extended_lut = "off";
defparam \cpu1|Selector7~5 .lut_mask = 64'h00000000000000FE;
defparam \cpu1|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \cpu1|Selector7~6 (
// Equation(s):
// \cpu1|Selector7~6_combout  = ( \cpu1|Selector7~5_combout  ) # ( !\cpu1|Selector7~5_combout  & ( (!\cpu1|Selector7~3_combout ) # (((\cpu1|Selector7~2_combout ) # (\cpu1|Selector7~4_combout )) # (\cpu1|Selector7~1_combout )) ) )

	.dataa(!\cpu1|Selector7~3_combout ),
	.datab(!\cpu1|Selector7~1_combout ),
	.datac(!\cpu1|Selector7~4_combout ),
	.datad(!\cpu1|Selector7~2_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~6 .extended_lut = "off";
defparam \cpu1|Selector7~6 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \cpu1|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \cpu1|W_q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[0] .is_wysiwyg = "true";
defparam \cpu1|W_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \cpu1|Add1~6 (
// Equation(s):
// \cpu1|Add1~6_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( !\cpu1|W_q [1] ) + ( \cpu1|Add1~3  
// ))
// \cpu1|Add1~7  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( !\cpu1|W_q [1] ) + ( \cpu1|Add1~3  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|Selector14~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [1]),
	.datag(gnd),
	.cin(\cpu1|Add1~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~6_sumout ),
	.cout(\cpu1|Add1~7 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~6 .extended_lut = "off";
defparam \cpu1|Add1~6 .lut_mask = 64'h000000FF00000D2F;
defparam \cpu1|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \cpu1|Selector6~2 (
// Equation(s):
// \cpu1|Selector6~2_combout  = ( \cpu1|Add1~6_sumout  & ( \cpu1|op.00001~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu1|Add1~6_sumout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~2 .extended_lut = "off";
defparam \cpu1|Selector6~2 .lut_mask = 64'h000000000000FFFF;
defparam \cpu1|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \cpu1|Selector6~10 (
// Equation(s):
// \cpu1|Selector6~10_combout  = ( \cpu1|Selector6~2_combout  ) # ( !\cpu1|Selector6~2_combout  & ( (!\cpu1|Selector6~8_combout ) # ((\cpu1|Selector6~1_combout ) # (\cpu1|Selector6~9_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu1|Selector6~8_combout ),
	.datac(!\cpu1|Selector6~9_combout ),
	.datad(!\cpu1|Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~10 .extended_lut = "off";
defparam \cpu1|Selector6~10 .lut_mask = 64'hCFFFCFFFFFFFFFFF;
defparam \cpu1|Selector6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \cpu1|W_q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[1] .is_wysiwyg = "true";
defparam \cpu1|W_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \cpu1|Add0~6 (
// Equation(s):
// \cpu1|Add0~6_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( \cpu1|W_q [1] ) + ( \cpu1|Add0~3  
// ))
// \cpu1|Add0~7  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [1])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector14~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [1])))) ) + ( \cpu1|W_q [1] ) + ( \cpu1|Add0~3  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|Selector14~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [1]),
	.datag(gnd),
	.cin(\cpu1|Add0~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~6_sumout ),
	.cout(\cpu1|Add0~7 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~6 .extended_lut = "off";
defparam \cpu1|Add0~6 .lut_mask = 64'h0000FF0000000D2F;
defparam \cpu1|Add0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \cpu1|Add0~10 (
// Equation(s):
// \cpu1|Add0~10_sumout  = SUM(( \cpu1|W_q [2] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add0~7  
// ))
// \cpu1|Add0~11  = CARRY(( \cpu1|W_q [2] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add0~7  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [2]),
	.datad(!\cpu1|W_q [2]),
	.datae(gnd),
	.dataf(!\cpu1|Selector13~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add0~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~10_sumout ),
	.cout(\cpu1|Add0~11 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~10 .extended_lut = "off";
defparam \cpu1|Add0~10 .lut_mask = 64'h0000F2D0000000FF;
defparam \cpu1|Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \cpu1|Selector5~9 (
// Equation(s):
// \cpu1|Selector5~9_combout  = ( \cpu1|op.00110~0_combout  & ( ((!\cpu1|op.00000~1_combout  & \cpu1|Add0~10_sumout )) # (\cpu1|Add2~10_sumout ) ) ) # ( !\cpu1|op.00110~0_combout  & ( (!\cpu1|op.00000~1_combout  & \cpu1|Add0~10_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|op.00000~1_combout ),
	.datac(!\cpu1|Add0~10_sumout ),
	.datad(!\cpu1|Add2~10_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|op.00110~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~9 .extended_lut = "off";
defparam \cpu1|Selector5~9 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \cpu1|Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \cpu1|Add1~10 (
// Equation(s):
// \cpu1|Add1~10_sumout  = SUM(( !\cpu1|W_q [2] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add1~7 
//  ))
// \cpu1|Add1~11  = CARRY(( !\cpu1|W_q [2] ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [2])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector13~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [2])))) ) + ( \cpu1|Add1~7  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [2]),
	.datad(!\cpu1|W_q [2]),
	.datae(gnd),
	.dataf(!\cpu1|Selector13~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add1~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~10_sumout ),
	.cout(\cpu1|Add1~11 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~10 .extended_lut = "off";
defparam \cpu1|Add1~10 .lut_mask = 64'h0000F2D00000FF00;
defparam \cpu1|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \cpu1|Selector5~2 (
// Equation(s):
// \cpu1|Selector5~2_combout  = ( \cpu1|Add1~10_sumout  & ( \cpu1|op.00001~1_combout  ) )

	.dataa(!\cpu1|op.00001~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add1~10_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~2 .extended_lut = "off";
defparam \cpu1|Selector5~2 .lut_mask = 64'h0000000055555555;
defparam \cpu1|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \cpu1|Selector5~10 (
// Equation(s):
// \cpu1|Selector5~10_combout  = ( \cpu1|Selector5~2_combout  ) # ( !\cpu1|Selector5~2_combout  & ( ((!\cpu1|Selector5~8_combout ) # (\cpu1|Selector5~9_combout )) # (\cpu1|Selector5~1_combout ) ) )

	.dataa(!\cpu1|Selector5~1_combout ),
	.datab(gnd),
	.datac(!\cpu1|Selector5~9_combout ),
	.datad(!\cpu1|Selector5~8_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~10 .extended_lut = "off";
defparam \cpu1|Selector5~10 .lut_mask = 64'hFF5FFF5FFFFFFFFF;
defparam \cpu1|Selector5~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \cpu1|W_q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[2] .is_wysiwyg = "true";
defparam \cpu1|W_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \cpu1|Add1~14 (
// Equation(s):
// \cpu1|Add1~14_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( !\cpu1|W_q [3] ) + ( 
// \cpu1|Add1~11  ))
// \cpu1|Add1~15  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( !\cpu1|W_q [3] ) + ( \cpu1|Add1~11  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Selector12~3_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [3]),
	.datag(gnd),
	.cin(\cpu1|Add1~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~14_sumout ),
	.cout(\cpu1|Add1~15 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~14 .extended_lut = "off";
defparam \cpu1|Add1~14 .lut_mask = 64'h000000FF00000D2F;
defparam \cpu1|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N33
cyclonev_lcell_comb \cpu1|Selector4~2 (
// Equation(s):
// \cpu1|Selector4~2_combout  = ( \cpu1|op.00001~1_combout  & ( \cpu1|Add1~14_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Add1~14_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~2 .extended_lut = "off";
defparam \cpu1|Selector4~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \cpu1|Add0~14 (
// Equation(s):
// \cpu1|Add0~14_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( \cpu1|W_q [3] ) + ( \cpu1|Add0~11 
//  ))
// \cpu1|Add0~15  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [3])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector12~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [3])))) ) + ( \cpu1|W_q [3] ) + ( \cpu1|Add0~11  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Selector12~3_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [3]),
	.datag(gnd),
	.cin(\cpu1|Add0~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~14_sumout ),
	.cout(\cpu1|Add0~15 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~14 .extended_lut = "off";
defparam \cpu1|Add0~14 .lut_mask = 64'h0000FF0000000D2F;
defparam \cpu1|Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \cpu1|Selector4~9 (
// Equation(s):
// \cpu1|Selector4~9_combout  = ( \cpu1|op.00110~0_combout  & ( ((\cpu1|Add0~14_sumout  & !\cpu1|op.00000~1_combout )) # (\cpu1|Add2~14_sumout ) ) ) # ( !\cpu1|op.00110~0_combout  & ( (\cpu1|Add0~14_sumout  & !\cpu1|op.00000~1_combout ) ) )

	.dataa(!\cpu1|Add0~14_sumout ),
	.datab(gnd),
	.datac(!\cpu1|op.00000~1_combout ),
	.datad(!\cpu1|Add2~14_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|op.00110~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~9 .extended_lut = "off";
defparam \cpu1|Selector4~9 .lut_mask = 64'h5050505050FF50FF;
defparam \cpu1|Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \cpu1|Selector4~10 (
// Equation(s):
// \cpu1|Selector4~10_combout  = ( \cpu1|Selector4~9_combout  ) # ( !\cpu1|Selector4~9_combout  & ( ((!\cpu1|Selector4~8_combout ) # (\cpu1|Selector4~2_combout )) # (\cpu1|Selector4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|Selector4~1_combout ),
	.datac(!\cpu1|Selector4~2_combout ),
	.datad(!\cpu1|Selector4~8_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~10 .extended_lut = "off";
defparam \cpu1|Selector4~10 .lut_mask = 64'hFF3FFF3FFFFFFFFF;
defparam \cpu1|Selector4~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \cpu1|W_q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[3] .is_wysiwyg = "true";
defparam \cpu1|W_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \cpu1|Add0~18 (
// Equation(s):
// \cpu1|Add0~18_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( \cpu1|W_q 
// [4] ) + ( \cpu1|Add0~15  ))
// \cpu1|Add0~19  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( \cpu1|W_q [4] 
// ) + ( \cpu1|Add0~15  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir[4]~DUPLICATE_q ),
	.datad(!\cpu1|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [4]),
	.datag(gnd),
	.cin(\cpu1|Add0~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~18_sumout ),
	.cout(\cpu1|Add0~19 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~18 .extended_lut = "off";
defparam \cpu1|Add0~18 .lut_mask = 64'h0000FF0000000D2F;
defparam \cpu1|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \cpu1|Selector3~9 (
// Equation(s):
// \cpu1|Selector3~9_combout  = ( \cpu1|Add2~18_sumout  & ( ((!\cpu1|op.00000~1_combout  & \cpu1|Add0~18_sumout )) # (\cpu1|op.00110~0_combout ) ) ) # ( !\cpu1|Add2~18_sumout  & ( (!\cpu1|op.00000~1_combout  & \cpu1|Add0~18_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|op.00000~1_combout ),
	.datac(!\cpu1|Add0~18_sumout ),
	.datad(!\cpu1|op.00110~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Add2~18_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~9 .extended_lut = "off";
defparam \cpu1|Selector3~9 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \cpu1|Selector3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \cpu1|Selector11~2 (
// Equation(s):
// \cpu1|Selector11~2_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & (((\rs232_1|rx0|rx_data [4] & \cpu1|Equal19~0_combout )) # (\cpu1|Selector11~1_combout ))) # (\cpu1|ir [7] & (\rs232_1|rx0|rx_data [4] & 
// ((\cpu1|Equal19~0_combout )))) ) ) ) # ( !\cpu1|pic_ps.100~q  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector11~1_combout ) ) ) ) # ( \cpu1|pic_ps.100~q  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector11~1_combout ) ) ) ) 
// # ( !\cpu1|pic_ps.100~q  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector11~1_combout ) ) ) )

	.dataa(!\cpu1|ir [7]),
	.datab(!\rs232_1|rx0|rx_data [4]),
	.datac(!\cpu1|Selector11~1_combout ),
	.datad(!\cpu1|Equal19~0_combout ),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector11~2 .extended_lut = "off";
defparam \cpu1|Selector11~2 .lut_mask = 64'h0A0A0A0A0A0A0A3B;
defparam \cpu1|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \cpu1|ram1|ram~6 (
// Equation(s):
// \cpu1|ram1|ram~6_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [17] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [17] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (!\cpu1|ram1|ram_rtl_0_bypass [12]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [17] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (\cpu1|ram1|ram_rtl_0_bypass [12])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datad(!\cpu1|ram1|ram~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [17]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~6 .extended_lut = "off";
defparam \cpu1|ram1|ram~6 .lut_mask = 64'h00000041FFBEFFFF;
defparam \cpu1|ram1|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N16
dffeas \cpu1|ir[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[4] .is_wysiwyg = "true";
defparam \cpu1|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \cpu1|Selector3~6 (
// Equation(s):
// \cpu1|Selector3~6_combout  = ( \cpu1|ir [4] & ( \cpu1|sel_alu.10~0_combout  & ( (\cpu1|op.00101~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # (\cpu1|Selector11~2_combout ))) ) ) ) # ( !\cpu1|ir [4] & ( \cpu1|sel_alu.10~0_combout  & ( 
// (\cpu1|sel_alu.00~2_combout  & (\cpu1|op.00101~0_combout  & \cpu1|Selector11~2_combout )) ) ) ) # ( \cpu1|ir [4] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|op.00101~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # ((\cpu1|ram1|ram~6_combout ) # 
// (\cpu1|Selector11~2_combout )))) ) ) ) # ( !\cpu1|ir [4] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|sel_alu.00~2_combout  & (\cpu1|op.00101~0_combout  & ((\cpu1|ram1|ram~6_combout ) # (\cpu1|Selector11~2_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|op.00101~0_combout ),
	.datac(!\cpu1|Selector11~2_combout ),
	.datad(!\cpu1|ram1|ram~6_combout ),
	.datae(!\cpu1|ir [4]),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~6 .extended_lut = "off";
defparam \cpu1|Selector3~6 .lut_mask = 64'h0111233301012323;
defparam \cpu1|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \cpu1|Selector3~5 (
// Equation(s):
// \cpu1|Selector3~5_combout  = ( \cpu1|W_q [4] & ( \cpu1|op.01010~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|Equal13~1_combout ),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(!\cpu1|W_q [4]),
	.dataf(!\cpu1|op.01010~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~5 .extended_lut = "off";
defparam \cpu1|Selector3~5 .lut_mask = 64'h00000000000000FE;
defparam \cpu1|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \cpu1|Selector10~1 (
// Equation(s):
// \cpu1|Selector10~1_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|ir [7] & ( ((\cpu1|Equal19~0_combout  & (\rs232_1|rx0|rx_data [5] & \cpu1|Equal1~0_combout ))) # (\cpu1|Selector11~1_combout ) ) ) ) # ( !\cpu1|pic_ps.100~q  & ( \cpu1|ir [7] & ( 
// \cpu1|Selector11~1_combout  ) ) ) # ( \cpu1|pic_ps.100~q  & ( !\cpu1|ir [7] & ( (\cpu1|Equal19~0_combout  & (\rs232_1|rx0|rx_data [5] & \cpu1|Equal1~0_combout )) ) ) )

	.dataa(!\cpu1|Selector11~1_combout ),
	.datab(!\cpu1|Equal19~0_combout ),
	.datac(!\rs232_1|rx0|rx_data [5]),
	.datad(!\cpu1|Equal1~0_combout ),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|ir [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector10~1 .extended_lut = "off";
defparam \cpu1|Selector10~1 .lut_mask = 64'h0000000355555557;
defparam \cpu1|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \cpu1|Selector3~3 (
// Equation(s):
// \cpu1|Selector3~3_combout  = ( \cpu1|ram1|ram~7_combout  & ( \cpu1|ir [5] & ( (\cpu1|WideOr0~0_combout  & ((!\cpu1|sel_alu.10~0_combout ) # ((!\cpu1|sel_alu.00~2_combout ) # (\cpu1|Selector10~1_combout )))) ) ) ) # ( !\cpu1|ram1|ram~7_combout  & ( 
// \cpu1|ir [5] & ( (\cpu1|WideOr0~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # (\cpu1|Selector10~1_combout ))) ) ) ) # ( \cpu1|ram1|ram~7_combout  & ( !\cpu1|ir [5] & ( (\cpu1|WideOr0~0_combout  & (\cpu1|sel_alu.00~2_combout  & 
// ((!\cpu1|sel_alu.10~0_combout ) # (\cpu1|Selector10~1_combout )))) ) ) ) # ( !\cpu1|ram1|ram~7_combout  & ( !\cpu1|ir [5] & ( (\cpu1|WideOr0~0_combout  & (\cpu1|sel_alu.00~2_combout  & \cpu1|Selector10~1_combout )) ) ) )

	.dataa(!\cpu1|sel_alu.10~0_combout ),
	.datab(!\cpu1|WideOr0~0_combout ),
	.datac(!\cpu1|sel_alu.00~2_combout ),
	.datad(!\cpu1|Selector10~1_combout ),
	.datae(!\cpu1|ram1|ram~7_combout ),
	.dataf(!\cpu1|ir [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~3 .extended_lut = "off";
defparam \cpu1|Selector3~3 .lut_mask = 64'h0003020330333233;
defparam \cpu1|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \cpu1|Equal30~0 (
// Equation(s):
// \cpu1|Equal30~0_combout  = ( \cpu1|ir [8] & ( (\cpu1|ir [13] & (\cpu1|ir [12] & (!\cpu1|ir[9]~DUPLICATE_q  & !\cpu1|ir [11]))) ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir[9]~DUPLICATE_q ),
	.datad(!\cpu1|ir [11]),
	.datae(gnd),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal30~0 .extended_lut = "off";
defparam \cpu1|Equal30~0 .lut_mask = 64'h0000000010001000;
defparam \cpu1|Equal30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N0
cyclonev_lcell_comb \cpu1|Selector3~7 (
// Equation(s):
// \cpu1|Selector3~7_combout  = ( \cpu1|Equal30~0_combout  & ( \cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir [3])) # (\cpu1|sel_alu.00~2_combout  & ((\cpu1|Selector12~1_combout ))) ) ) ) # ( \cpu1|Equal30~0_combout  & ( 
// !\cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((\cpu1|ir [3])))) # (\cpu1|sel_alu.00~2_combout  & (((\cpu1|Selector12~1_combout )) # (\cpu1|ram1|ram~5_combout ))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ram1|ram~5_combout ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Selector12~1_combout ),
	.datae(!\cpu1|Equal30~0_combout ),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~7 .extended_lut = "off";
defparam \cpu1|Selector3~7 .lut_mask = 64'h00001B5F00000A5F;
defparam \cpu1|Selector3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \cpu1|Selector3~4 (
// Equation(s):
// \cpu1|Selector3~4_combout  = ( \cpu1|ir [4] & ( \cpu1|sel_alu.00~2_combout  & ( (!\cpu1|Selector11~2_combout  & (\cpu1|op.01001~0_combout  & ((!\cpu1|ram1|ram~6_combout ) # (\cpu1|sel_alu.10~0_combout )))) ) ) ) # ( !\cpu1|ir [4] & ( 
// \cpu1|sel_alu.00~2_combout  & ( (!\cpu1|Selector11~2_combout  & (\cpu1|op.01001~0_combout  & ((!\cpu1|ram1|ram~6_combout ) # (\cpu1|sel_alu.10~0_combout )))) ) ) ) # ( !\cpu1|ir [4] & ( !\cpu1|sel_alu.00~2_combout  & ( \cpu1|op.01001~0_combout  ) ) )

	.dataa(!\cpu1|Selector11~2_combout ),
	.datab(!\cpu1|ram1|ram~6_combout ),
	.datac(!\cpu1|op.01001~0_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\cpu1|ir [4]),
	.dataf(!\cpu1|sel_alu.00~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~4 .extended_lut = "off";
defparam \cpu1|Selector3~4 .lut_mask = 64'h0F0F0000080A080A;
defparam \cpu1|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N6
cyclonev_lcell_comb \cpu1|Selector3~8 (
// Equation(s):
// \cpu1|Selector3~8_combout  = ( \cpu1|Selector3~7_combout  & ( !\cpu1|Selector3~4_combout  & ( (!\cpu1|Selector3~5_combout  & (!\cpu1|pic_ps.100~q  & !\cpu1|Selector3~3_combout )) ) ) ) # ( !\cpu1|Selector3~7_combout  & ( !\cpu1|Selector3~4_combout  & ( 
// (!\cpu1|Selector3~5_combout  & (!\cpu1|Selector3~3_combout  & ((!\cpu1|Selector3~6_combout ) # (!\cpu1|pic_ps.100~q )))) ) ) )

	.dataa(!\cpu1|Selector3~6_combout ),
	.datab(!\cpu1|Selector3~5_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Selector3~3_combout ),
	.datae(!\cpu1|Selector3~7_combout ),
	.dataf(!\cpu1|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~8 .extended_lut = "off";
defparam \cpu1|Selector3~8 .lut_mask = 64'hC800C00000000000;
defparam \cpu1|Selector3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \cpu1|Add1~18 (
// Equation(s):
// \cpu1|Add1~18_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( 
// !\cpu1|W_q [4] ) + ( \cpu1|Add1~15  ))
// \cpu1|Add1~19  = CARRY(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir[4]~DUPLICATE_q )) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector11~5_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir[4]~DUPLICATE_q )))) ) + ( !\cpu1|W_q [4] 
// ) + ( \cpu1|Add1~15  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir[4]~DUPLICATE_q ),
	.datad(!\cpu1|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q [4]),
	.datag(gnd),
	.cin(\cpu1|Add1~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~18_sumout ),
	.cout(\cpu1|Add1~19 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~18 .extended_lut = "off";
defparam \cpu1|Add1~18 .lut_mask = 64'h000000FF00000D2F;
defparam \cpu1|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \cpu1|Selector3~2 (
// Equation(s):
// \cpu1|Selector3~2_combout  = ( \cpu1|Add1~18_sumout  & ( \cpu1|op.00001~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|op.00001~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add1~18_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~2 .extended_lut = "off";
defparam \cpu1|Selector3~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu1|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \cpu1|Selector3~10 (
// Equation(s):
// \cpu1|Selector3~10_combout  = ( \cpu1|Selector3~2_combout  ) # ( !\cpu1|Selector3~2_combout  & ( ((!\cpu1|Selector3~8_combout ) # (\cpu1|Selector3~1_combout )) # (\cpu1|Selector3~9_combout ) ) )

	.dataa(!\cpu1|Selector3~9_combout ),
	.datab(gnd),
	.datac(!\cpu1|Selector3~8_combout ),
	.datad(!\cpu1|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~10 .extended_lut = "off";
defparam \cpu1|Selector3~10 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \cpu1|Selector3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \cpu1|W_q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[4] .is_wysiwyg = "true";
defparam \cpu1|W_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \cpu1|Add0~22 (
// Equation(s):
// \cpu1|Add0~22_sumout  = SUM(( \cpu1|W_q[5]~DUPLICATE_q  ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( 
// \cpu1|Add0~19  ))
// \cpu1|Add0~23  = CARRY(( \cpu1|W_q[5]~DUPLICATE_q  ) + ( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [5])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector10~4_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [5])))) ) + ( 
// \cpu1|Add0~19  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [5]),
	.datad(!\cpu1|W_q[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|Selector10~4_combout ),
	.datag(gnd),
	.cin(\cpu1|Add0~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~22_sumout ),
	.cout(\cpu1|Add0~23 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~22 .extended_lut = "off";
defparam \cpu1|Add0~22 .lut_mask = 64'h0000F2D0000000FF;
defparam \cpu1|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \cpu1|Selector2~4 (
// Equation(s):
// \cpu1|Selector2~4_combout  = ( \cpu1|Add0~22_sumout  & ( !\cpu1|op.00000~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|op.00000~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add0~22_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~4 .extended_lut = "off";
defparam \cpu1|Selector2~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu1|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \cpu1|Selector11~4 (
// Equation(s):
// \cpu1|Selector11~4_combout  = ( \cpu1|ram1|ram~6_combout  & ( \cpu1|sel_alu.00~2_combout  & ( (!\cpu1|Selector11~3_combout  & (\cpu1|sel_alu.10~0_combout  & !\rs232_1|rx0|rx_data [4])) ) ) ) # ( !\cpu1|ram1|ram~6_combout  & ( \cpu1|sel_alu.00~2_combout  & 
// ( (!\cpu1|Selector11~3_combout  & ((!\cpu1|sel_alu.10~0_combout ) # (!\rs232_1|rx0|rx_data [4]))) ) ) ) # ( \cpu1|ram1|ram~6_combout  & ( !\cpu1|sel_alu.00~2_combout  & ( !\cpu1|ir[4]~DUPLICATE_q  ) ) ) # ( !\cpu1|ram1|ram~6_combout  & ( 
// !\cpu1|sel_alu.00~2_combout  & ( !\cpu1|ir[4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu1|Selector11~3_combout ),
	.datab(!\cpu1|ir[4]~DUPLICATE_q ),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\rs232_1|rx0|rx_data [4]),
	.datae(!\cpu1|ram1|ram~6_combout ),
	.dataf(!\cpu1|sel_alu.00~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector11~4 .extended_lut = "off";
defparam \cpu1|Selector11~4 .lut_mask = 64'hCCCCCCCCAAA00A00;
defparam \cpu1|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \cpu1|Selector2~0 (
// Equation(s):
// \cpu1|Selector2~0_combout  = ( \cpu1|pic_ps.100~q  & ( (!\cpu1|Selector11~4_combout  & (((\cpu1|Selector10~3_combout  & \cpu1|op.00101~0_combout )) # (\cpu1|Equal30~0_combout ))) # (\cpu1|Selector11~4_combout  & (\cpu1|Selector10~3_combout  & 
// (\cpu1|op.00101~0_combout ))) ) )

	.dataa(!\cpu1|Selector11~4_combout ),
	.datab(!\cpu1|Selector10~3_combout ),
	.datac(!\cpu1|op.00101~0_combout ),
	.datad(!\cpu1|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|pic_ps.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~0 .extended_lut = "off";
defparam \cpu1|Selector2~0 .lut_mask = 64'h0000000003AB03AB;
defparam \cpu1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \cpu1|Selector2~5 (
// Equation(s):
// \cpu1|Selector2~5_combout  = ( \cpu1|Selector2~0_combout  & ( \cpu1|op.00001~1_combout  ) ) # ( !\cpu1|Selector2~0_combout  & ( \cpu1|op.00001~1_combout  & ( (((!\cpu1|Selector2~1_combout ) # (\cpu1|Selector2~4_combout )) # (\cpu1|Selector2~3_combout )) # 
// (\cpu1|Add1~22_sumout ) ) ) ) # ( \cpu1|Selector2~0_combout  & ( !\cpu1|op.00001~1_combout  ) ) # ( !\cpu1|Selector2~0_combout  & ( !\cpu1|op.00001~1_combout  & ( ((!\cpu1|Selector2~1_combout ) # (\cpu1|Selector2~4_combout )) # (\cpu1|Selector2~3_combout 
// ) ) ) )

	.dataa(!\cpu1|Add1~22_sumout ),
	.datab(!\cpu1|Selector2~3_combout ),
	.datac(!\cpu1|Selector2~1_combout ),
	.datad(!\cpu1|Selector2~4_combout ),
	.datae(!\cpu1|Selector2~0_combout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~5 .extended_lut = "off";
defparam \cpu1|Selector2~5 .lut_mask = 64'hF3FFFFFFF7FFFFFF;
defparam \cpu1|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \cpu1|W_q[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|W_q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \cpu1|Add0~26 (
// Equation(s):
// \cpu1|Add0~26_sumout  = SUM(( \cpu1|W_q [6] ) + ( (!\cpu1|Selector28~0_combout  & (\cpu1|sel_alu.10~0_combout  & (\rs232_1|rx0|rx_data [6]))) # (\cpu1|Selector28~0_combout  & (((\cpu1|sel_alu.10~0_combout  & \rs232_1|rx0|rx_data [6])) # 
// (\cpu1|sel_alu.01~3_combout ))) ) + ( \cpu1|Add0~23  ))
// \cpu1|Add0~27  = CARRY(( \cpu1|W_q [6] ) + ( (!\cpu1|Selector28~0_combout  & (\cpu1|sel_alu.10~0_combout  & (\rs232_1|rx0|rx_data [6]))) # (\cpu1|Selector28~0_combout  & (((\cpu1|sel_alu.10~0_combout  & \rs232_1|rx0|rx_data [6])) # 
// (\cpu1|sel_alu.01~3_combout ))) ) + ( \cpu1|Add0~23  ))

	.dataa(!\cpu1|Selector28~0_combout ),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\rs232_1|rx0|rx_data [6]),
	.datad(!\cpu1|W_q [6]),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~3_combout ),
	.datag(gnd),
	.cin(\cpu1|Add0~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~26_sumout ),
	.cout(\cpu1|Add0~27 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~26 .extended_lut = "off";
defparam \cpu1|Add0~26 .lut_mask = 64'h0000FCA8000000FF;
defparam \cpu1|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \cpu1|Add0~30 (
// Equation(s):
// \cpu1|Add0~30_sumout  = SUM(( \cpu1|Selector8~2_combout  ) + ( \cpu1|W_q[7]~DUPLICATE_q  ) + ( \cpu1|Add0~27  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Selector8~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|W_q[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu1|Add0~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add0~30_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add0~30 .extended_lut = "off";
defparam \cpu1|Add0~30 .lut_mask = 64'h0000FF0000000F0F;
defparam \cpu1|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \cpu1|Selector0~5 (
// Equation(s):
// \cpu1|Selector0~5_combout  = ( \cpu1|op.00000~1_combout  & ( (\cpu1|op.00110~0_combout  & \cpu1|Add2~30_sumout ) ) ) # ( !\cpu1|op.00000~1_combout  & ( ((\cpu1|op.00110~0_combout  & \cpu1|Add2~30_sumout )) # (\cpu1|Add0~30_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|op.00110~0_combout ),
	.datac(!\cpu1|Add2~30_sumout ),
	.datad(!\cpu1|Add0~30_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|op.00000~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~5 .extended_lut = "off";
defparam \cpu1|Selector0~5 .lut_mask = 64'h03FF03FF03030303;
defparam \cpu1|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \cpu1|Selector8~3 (
// Equation(s):
// \cpu1|Selector8~3_combout  = ( \cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector8~1_combout  ) ) # ( !\cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector8~1_combout  ) ) # ( \cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector8~1_combout  & ( \rs232_1|rx0|rx_data [7] 
// ) ) ) # ( !\cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector8~1_combout  & ( (!\cpu1|ram1|ram~10_combout  & ((\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7 ))) # (\cpu1|ram1|ram~10_combout  & (\cpu1|ram1|ram_rtl_0_bypass [20])) ) ) )

	.dataa(!\rs232_1|rx0|rx_data [7]),
	.datab(!\cpu1|ram1|ram~10_combout ),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [20]),
	.datad(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\cpu1|sel_alu.10~0_combout ),
	.dataf(!\cpu1|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector8~3 .extended_lut = "off";
defparam \cpu1|Selector8~3 .lut_mask = 64'h03CF5555FFFFFFFF;
defparam \cpu1|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \cpu1|Add1~22 (
// Equation(s):
// \cpu1|Add1~22_sumout  = SUM(( !\cpu1|W_q[5]~DUPLICATE_q  ) + ( \cpu1|Selector10~3_combout  ) + ( \cpu1|Add1~19  ))
// \cpu1|Add1~23  = CARRY(( !\cpu1|W_q[5]~DUPLICATE_q  ) + ( \cpu1|Selector10~3_combout  ) + ( \cpu1|Add1~19  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Selector10~3_combout ),
	.datad(!\cpu1|W_q[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add1~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~22_sumout ),
	.cout(\cpu1|Add1~23 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~22 .extended_lut = "off";
defparam \cpu1|Add1~22 .lut_mask = 64'h0000F0F00000FF00;
defparam \cpu1|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \cpu1|Add1~26 (
// Equation(s):
// \cpu1|Add1~26_sumout  = SUM(( !\cpu1|W_q [6] ) + ( (!\rs232_1|rx0|rx_data [6] & (((\cpu1|Selector28~0_combout  & \cpu1|sel_alu.01~3_combout )))) # (\rs232_1|rx0|rx_data [6] & (((\cpu1|Selector28~0_combout  & \cpu1|sel_alu.01~3_combout )) # 
// (\cpu1|sel_alu.10~0_combout ))) ) + ( \cpu1|Add1~23  ))
// \cpu1|Add1~27  = CARRY(( !\cpu1|W_q [6] ) + ( (!\rs232_1|rx0|rx_data [6] & (((\cpu1|Selector28~0_combout  & \cpu1|sel_alu.01~3_combout )))) # (\rs232_1|rx0|rx_data [6] & (((\cpu1|Selector28~0_combout  & \cpu1|sel_alu.01~3_combout )) # 
// (\cpu1|sel_alu.10~0_combout ))) ) + ( \cpu1|Add1~23  ))

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|Selector28~0_combout ),
	.datad(!\cpu1|W_q [6]),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~3_combout ),
	.datag(gnd),
	.cin(\cpu1|Add1~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~26_sumout ),
	.cout(\cpu1|Add1~27 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~26 .extended_lut = "off";
defparam \cpu1|Add1~26 .lut_mask = 64'h0000EEE00000FF00;
defparam \cpu1|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \cpu1|Add1~30 (
// Equation(s):
// \cpu1|Add1~30_sumout  = SUM(( (!\cpu1|sel_alu.00~3_combout  & ((!\cpu1|pic_ps.100~q  & (\cpu1|ir [7])) # (\cpu1|pic_ps.100~q  & ((\cpu1|Selector8~3_combout ))))) # (\cpu1|sel_alu.00~3_combout  & (((\cpu1|ir [7])))) ) + ( !\cpu1|W_q[7]~DUPLICATE_q  ) + ( 
// \cpu1|Add1~27  ))

	.dataa(!\cpu1|sel_alu.00~3_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|Selector8~3_combout ),
	.datae(gnd),
	.dataf(!\cpu1|W_q[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu1|Add1~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add1~30_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add1~30 .extended_lut = "off";
defparam \cpu1|Add1~30 .lut_mask = 64'h000000FF00000D2F;
defparam \cpu1|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \cpu1|Selector0~6 (
// Equation(s):
// \cpu1|Selector0~6_combout  = ( \cpu1|Add1~30_sumout  & ( ((!\cpu1|Selector0~4_combout ) # (\cpu1|op.00001~1_combout )) # (\cpu1|Selector0~5_combout ) ) ) # ( !\cpu1|Add1~30_sumout  & ( (!\cpu1|Selector0~4_combout ) # (\cpu1|Selector0~5_combout ) ) )

	.dataa(!\cpu1|Selector0~5_combout ),
	.datab(gnd),
	.datac(!\cpu1|Selector0~4_combout ),
	.datad(!\cpu1|op.00001~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Add1~30_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~6 .extended_lut = "off";
defparam \cpu1|Selector0~6 .lut_mask = 64'hF5F5F5F5F5FFF5FF;
defparam \cpu1|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \cpu1|W_q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[7] .is_wysiwyg = "true";
defparam \cpu1|W_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \cpu1|Selector0~3 (
// Equation(s):
// \cpu1|Selector0~3_combout  = ( \cpu1|Selector8~3_combout  & ( \cpu1|op.01001~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & ((!\cpu1|ir [7]) # ((\cpu1|W_q [7] & \cpu1|op.01010~1_combout )))) # (\cpu1|sel_alu.00~2_combout  & (\cpu1|W_q [7] & 
// (\cpu1|op.01010~1_combout ))) ) ) ) # ( !\cpu1|Selector8~3_combout  & ( \cpu1|op.01001~0_combout  & ( ((!\cpu1|ir [7]) # ((\cpu1|W_q [7] & \cpu1|op.01010~1_combout ))) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( \cpu1|Selector8~3_combout  & ( 
// !\cpu1|op.01001~0_combout  & ( (\cpu1|W_q [7] & \cpu1|op.01010~1_combout ) ) ) ) # ( !\cpu1|Selector8~3_combout  & ( !\cpu1|op.01001~0_combout  & ( (\cpu1|W_q [7] & \cpu1|op.01010~1_combout ) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|W_q [7]),
	.datac(!\cpu1|op.01010~1_combout ),
	.datad(!\cpu1|ir [7]),
	.datae(!\cpu1|Selector8~3_combout ),
	.dataf(!\cpu1|op.01001~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~3 .extended_lut = "off";
defparam \cpu1|Selector0~3 .lut_mask = 64'h03030303FF57AB03;
defparam \cpu1|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \cpu1|Add3~26 (
// Equation(s):
// \cpu1|Add3~26_sumout  = SUM(( (!\cpu1|Selector28~0_combout  & (\rs232_1|rx0|rx_data [6] & (\cpu1|sel_alu.10~0_combout ))) # (\cpu1|Selector28~0_combout  & (((\rs232_1|rx0|rx_data [6] & \cpu1|sel_alu.10~0_combout )) # (\cpu1|sel_alu.01~3_combout ))) ) + ( 
// VCC ) + ( \cpu1|Add3~23  ))
// \cpu1|Add3~27  = CARRY(( (!\cpu1|Selector28~0_combout  & (\rs232_1|rx0|rx_data [6] & (\cpu1|sel_alu.10~0_combout ))) # (\cpu1|Selector28~0_combout  & (((\rs232_1|rx0|rx_data [6] & \cpu1|sel_alu.10~0_combout )) # (\cpu1|sel_alu.01~3_combout ))) ) + ( VCC ) 
// + ( \cpu1|Add3~23  ))

	.dataa(!\cpu1|Selector28~0_combout ),
	.datab(!\rs232_1|rx0|rx_data [6]),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|sel_alu.01~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add3~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~26_sumout ),
	.cout(\cpu1|Add3~27 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~26 .extended_lut = "off";
defparam \cpu1|Add3~26 .lut_mask = 64'h0000000000000357;
defparam \cpu1|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \cpu1|Add3~30 (
// Equation(s):
// \cpu1|Add3~30_sumout  = SUM(( \cpu1|Selector8~2_combout  ) + ( VCC ) + ( \cpu1|Add3~27  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|Selector8~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add3~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add3~30_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add3~30 .extended_lut = "off";
defparam \cpu1|Add3~30 .lut_mask = 64'h00000000000000FF;
defparam \cpu1|Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \cpu1|Selector0~1 (
// Equation(s):
// \cpu1|Selector0~1_combout  = ( \cpu1|ir [8] & ( (!\cpu1|ir [11] & (\cpu1|ir [12] & ((!\cpu1|ir [13]) # (\cpu1|ir[9]~DUPLICATE_q )))) ) ) # ( !\cpu1|ir [8] & ( (!\cpu1|ir [13] & ((!\cpu1|ir [11] & (\cpu1|ir [12])) # (\cpu1|ir [11] & (!\cpu1|ir [12] & 
// !\cpu1|ir[9]~DUPLICATE_q )))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [13]),
	.datad(!\cpu1|ir[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~1 .extended_lut = "off";
defparam \cpu1|Selector0~1 .lut_mask = 64'h6020602020222022;
defparam \cpu1|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \cpu1|Selector0~2 (
// Equation(s):
// \cpu1|Selector0~2_combout  = ( \cpu1|Selector8~2_combout  & ( (\cpu1|pic_ps.100~q  & (((!\cpu1|Selector9~0_combout  & \cpu1|Equal30~0_combout )) # (\cpu1|Selector0~1_combout ))) ) ) # ( !\cpu1|Selector8~2_combout  & ( (!\cpu1|Selector9~0_combout  & 
// (\cpu1|Equal30~0_combout  & \cpu1|pic_ps.100~q )) ) )

	.dataa(!\cpu1|Selector9~0_combout ),
	.datab(!\cpu1|Selector0~1_combout ),
	.datac(!\cpu1|Equal30~0_combout ),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(gnd),
	.dataf(!\cpu1|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~2 .extended_lut = "off";
defparam \cpu1|Selector0~2 .lut_mask = 64'h000A000A003B003B;
defparam \cpu1|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \cpu1|Selector0~4 (
// Equation(s):
// \cpu1|Selector0~4_combout  = ( !\cpu1|Selector0~2_combout  & ( (!\cpu1|Selector0~3_combout  & ((!\cpu1|Add3~30_sumout ) # (!\cpu1|sel_alu.01~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu1|Selector0~3_combout ),
	.datac(!\cpu1|Add3~30_sumout ),
	.datad(!\cpu1|sel_alu.01~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~4 .extended_lut = "off";
defparam \cpu1|Selector0~4 .lut_mask = 64'hCCC0CCC000000000;
defparam \cpu1|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \cpu1|data_bus[7]~7 (
// Equation(s):
// \cpu1|data_bus[7]~7_combout  = ( \cpu1|op.00001~1_combout  & ( \cpu1|Add1~30_sumout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [7]) ) ) ) # ( !\cpu1|op.00001~1_combout  & ( \cpu1|Add1~30_sumout  & ( (!\cpu1|op.01010~1_combout  & 
// ((!\cpu1|Selector0~4_combout ) # ((\cpu1|Selector0~5_combout )))) # (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [7])))) ) ) ) # ( \cpu1|op.00001~1_combout  & ( !\cpu1|Add1~30_sumout  & ( (!\cpu1|op.01010~1_combout  & ((!\cpu1|Selector0~4_combout ) # 
// ((\cpu1|Selector0~5_combout )))) # (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [7])))) ) ) ) # ( !\cpu1|op.00001~1_combout  & ( !\cpu1|Add1~30_sumout  & ( (!\cpu1|op.01010~1_combout  & ((!\cpu1|Selector0~4_combout ) # ((\cpu1|Selector0~5_combout )))) # 
// (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [7])))) ) ) )

	.dataa(!\cpu1|op.01010~1_combout ),
	.datab(!\cpu1|Selector0~4_combout ),
	.datac(!\cpu1|Selector0~5_combout ),
	.datad(!\cpu1|W_q [7]),
	.datae(!\cpu1|op.00001~1_combout ),
	.dataf(!\cpu1|Add1~30_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[7]~7 .extended_lut = "off";
defparam \cpu1|data_bus[7]~7 .lut_mask = 64'h8ADF8ADF8ADFAAFF;
defparam \cpu1|data_bus[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \cpu1|Selector28~0 (
// Equation(s):
// \cpu1|Selector28~0_combout  = ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  & ( ((!\cpu1|ram1|ram~10_combout ) # (\cpu1|Decoder1~1_combout )) # (\cpu1|ram1|ram_rtl_0_bypass [19]) ) ) # ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6  & ( 
// ((\cpu1|ram1|ram_rtl_0_bypass [19] & \cpu1|ram1|ram~10_combout )) # (\cpu1|Decoder1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [19]),
	.datac(!\cpu1|ram1|ram~10_combout ),
	.datad(!\cpu1|Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector28~0 .extended_lut = "off";
defparam \cpu1|Selector28~0 .lut_mask = 64'h03FF03FFF3FFF3FF;
defparam \cpu1|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \cpu1|Selector1~5 (
// Equation(s):
// \cpu1|Selector1~5_combout  = ( \cpu1|sel_alu.01~0_combout  & ( \cpu1|Add3~26_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|Add3~26_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~5 .extended_lut = "off";
defparam \cpu1|Selector1~5 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu1|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \cpu1|Selector1~1 (
// Equation(s):
// \cpu1|Selector1~1_combout  = ( \cpu1|Selector10~3_combout  & ( (\cpu1|pic_ps.100~q  & (((\cpu1|op.00101~0_combout  & !\cpu1|Selector9~0_combout )) # (\cpu1|Equal30~0_combout ))) ) ) # ( !\cpu1|Selector10~3_combout  & ( (\cpu1|pic_ps.100~q  & 
// (\cpu1|op.00101~0_combout  & !\cpu1|Selector9~0_combout )) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|op.00101~0_combout ),
	.datac(!\cpu1|Equal30~0_combout ),
	.datad(!\cpu1|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~1 .extended_lut = "off";
defparam \cpu1|Selector1~1 .lut_mask = 64'h1100110015051505;
defparam \cpu1|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N39
cyclonev_lcell_comb \cpu1|Selector1~4 (
// Equation(s):
// \cpu1|Selector1~4_combout  = ( \cpu1|Add0~26_sumout  & ( (!\cpu1|op.00000~1_combout ) # ((\cpu1|op.00110~0_combout  & \cpu1|Add2~26_sumout )) ) ) # ( !\cpu1|Add0~26_sumout  & ( (\cpu1|op.00110~0_combout  & \cpu1|Add2~26_sumout ) ) )

	.dataa(!\cpu1|op.00000~1_combout ),
	.datab(!\cpu1|op.00110~0_combout ),
	.datac(!\cpu1|Add2~26_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Add0~26_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~4 .extended_lut = "off";
defparam \cpu1|Selector1~4 .lut_mask = 64'h03030303ABABABAB;
defparam \cpu1|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \cpu1|Selector1~6 (
// Equation(s):
// \cpu1|Selector1~6_combout  = ( \cpu1|Add1~26_sumout  & ( \cpu1|Selector1~4_combout  ) ) # ( !\cpu1|Add1~26_sumout  & ( \cpu1|Selector1~4_combout  ) ) # ( \cpu1|Add1~26_sumout  & ( !\cpu1|Selector1~4_combout  & ( (((!\cpu1|Selector1~2_combout ) # 
// (\cpu1|op.00001~1_combout )) # (\cpu1|Selector1~1_combout )) # (\cpu1|Selector1~5_combout ) ) ) ) # ( !\cpu1|Add1~26_sumout  & ( !\cpu1|Selector1~4_combout  & ( ((!\cpu1|Selector1~2_combout ) # (\cpu1|Selector1~1_combout )) # (\cpu1|Selector1~5_combout ) 
// ) ) )

	.dataa(!\cpu1|Selector1~5_combout ),
	.datab(!\cpu1|Selector1~1_combout ),
	.datac(!\cpu1|Selector1~2_combout ),
	.datad(!\cpu1|op.00001~1_combout ),
	.datae(!\cpu1|Add1~26_sumout ),
	.dataf(!\cpu1|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~6 .extended_lut = "off";
defparam \cpu1|Selector1~6 .lut_mask = 64'hF7F7F7FFFFFFFFFF;
defparam \cpu1|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N50
dffeas \cpu1|W_q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[6] .is_wysiwyg = "true";
defparam \cpu1|W_q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \cpu1|Selector1~2 (
// Equation(s):
// \cpu1|Selector1~2_combout  = ( \cpu1|Selector9~0_combout  & ( \cpu1|Selector8~2_combout  & ( (!\cpu1|WideOr0~0_combout  & (!\cpu1|op.01001~0_combout  & ((!\cpu1|W_q [6]) # (!\cpu1|op.01010~1_combout )))) ) ) ) # ( !\cpu1|Selector9~0_combout  & ( 
// \cpu1|Selector8~2_combout  & ( (!\cpu1|WideOr0~0_combout  & ((!\cpu1|W_q [6]) # (!\cpu1|op.01010~1_combout ))) ) ) ) # ( \cpu1|Selector9~0_combout  & ( !\cpu1|Selector8~2_combout  & ( (!\cpu1|op.01001~0_combout  & ((!\cpu1|W_q [6]) # 
// (!\cpu1|op.01010~1_combout ))) ) ) ) # ( !\cpu1|Selector9~0_combout  & ( !\cpu1|Selector8~2_combout  & ( (!\cpu1|W_q [6]) # (!\cpu1|op.01010~1_combout ) ) ) )

	.dataa(!\cpu1|W_q [6]),
	.datab(!\cpu1|op.01010~1_combout ),
	.datac(!\cpu1|WideOr0~0_combout ),
	.datad(!\cpu1|op.01001~0_combout ),
	.datae(!\cpu1|Selector9~0_combout ),
	.dataf(!\cpu1|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~2 .extended_lut = "off";
defparam \cpu1|Selector1~2 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \cpu1|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \cpu1|Selector1~3 (
// Equation(s):
// \cpu1|Selector1~3_combout  = ( \cpu1|sel_alu.01~0_combout  & ( (\cpu1|Selector1~2_combout  & (!\cpu1|Selector1~1_combout  & !\cpu1|Add3~26_sumout )) ) ) # ( !\cpu1|sel_alu.01~0_combout  & ( (\cpu1|Selector1~2_combout  & !\cpu1|Selector1~1_combout ) ) )

	.dataa(!\cpu1|Selector1~2_combout ),
	.datab(gnd),
	.datac(!\cpu1|Selector1~1_combout ),
	.datad(!\cpu1|Add3~26_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~3 .extended_lut = "off";
defparam \cpu1|Selector1~3 .lut_mask = 64'h5050505050005000;
defparam \cpu1|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \cpu1|data_bus[6]~6 (
// Equation(s):
// \cpu1|data_bus[6]~6_combout  = ( \cpu1|Add1~26_sumout  & ( \cpu1|op.01010~1_combout  & ( \cpu1|W_q [6] ) ) ) # ( !\cpu1|Add1~26_sumout  & ( \cpu1|op.01010~1_combout  & ( \cpu1|W_q [6] ) ) ) # ( \cpu1|Add1~26_sumout  & ( !\cpu1|op.01010~1_combout  & ( 
// (!\cpu1|Selector1~3_combout ) # ((\cpu1|op.00001~1_combout ) # (\cpu1|Selector1~4_combout )) ) ) ) # ( !\cpu1|Add1~26_sumout  & ( !\cpu1|op.01010~1_combout  & ( (!\cpu1|Selector1~3_combout ) # (\cpu1|Selector1~4_combout ) ) ) )

	.dataa(!\cpu1|Selector1~3_combout ),
	.datab(!\cpu1|Selector1~4_combout ),
	.datac(!\cpu1|W_q [6]),
	.datad(!\cpu1|op.00001~1_combout ),
	.datae(!\cpu1|Add1~26_sumout ),
	.dataf(!\cpu1|op.01010~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[6]~6 .extended_lut = "off";
defparam \cpu1|data_bus[6]~6 .lut_mask = 64'hBBBBBBFF0F0F0F0F;
defparam \cpu1|data_bus[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \cpu1|ram1|ram~7 (
// Equation(s):
// \cpu1|ram1|ram~7_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [18] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [18] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (!\cpu1|ram1|ram_rtl_0_bypass [12]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [18] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [11] $ (\cpu1|ram1|ram_rtl_0_bypass [12])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datac(!\cpu1|ram1|ram~0_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [18]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~7 .extended_lut = "off";
defparam \cpu1|ram1|ram~7 .lut_mask = 64'h00000401FBFEFFFF;
defparam \cpu1|ram1|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \cpu1|Selector10~3 (
// Equation(s):
// \cpu1|Selector10~3_combout  = ( \rs232_1|rx0|rx_data [5] & ( \cpu1|Selector10~2_combout  & ( (\cpu1|ir [5]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\rs232_1|rx0|rx_data [5] & ( \cpu1|Selector10~2_combout  & ( (\cpu1|ir [5]) # 
// (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( \rs232_1|rx0|rx_data [5] & ( !\cpu1|Selector10~2_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir [5])) # (\cpu1|sel_alu.00~2_combout  & (((\cpu1|ram1|ram~7_combout ) # (\cpu1|sel_alu.10~0_combout )))) ) ) ) # 
// ( !\rs232_1|rx0|rx_data [5] & ( !\cpu1|Selector10~2_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir [5])) # (\cpu1|sel_alu.00~2_combout  & (((!\cpu1|sel_alu.10~0_combout  & \cpu1|ram1|ram~7_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ir [5]),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|ram1|ram~7_combout ),
	.datae(!\rs232_1|rx0|rx_data [5]),
	.dataf(!\cpu1|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector10~3 .extended_lut = "off";
defparam \cpu1|Selector10~3 .lut_mask = 64'h2272277777777777;
defparam \cpu1|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \cpu1|Selector2~2 (
// Equation(s):
// \cpu1|Selector2~2_combout  = ( !\cpu1|Selector2~0_combout  & ( \cpu1|op.00000~1_combout  & ( (\cpu1|Selector2~1_combout  & ((!\cpu1|Add1~22_sumout ) # (!\cpu1|op.00001~1_combout ))) ) ) ) # ( !\cpu1|Selector2~0_combout  & ( !\cpu1|op.00000~1_combout  & ( 
// (\cpu1|Selector2~1_combout  & (!\cpu1|Add0~22_sumout  & ((!\cpu1|Add1~22_sumout ) # (!\cpu1|op.00001~1_combout )))) ) ) )

	.dataa(!\cpu1|Add1~22_sumout ),
	.datab(!\cpu1|op.00001~1_combout ),
	.datac(!\cpu1|Selector2~1_combout ),
	.datad(!\cpu1|Add0~22_sumout ),
	.datae(!\cpu1|Selector2~0_combout ),
	.dataf(!\cpu1|op.00000~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector2~2 .extended_lut = "off";
defparam \cpu1|Selector2~2 .lut_mask = 64'h0E0000000E0E0000;
defparam \cpu1|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N8
dffeas \cpu1|W_q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_w~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|W_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|W_q[5] .is_wysiwyg = "true";
defparam \cpu1|W_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \cpu1|data_bus[5]~5 (
// Equation(s):
// \cpu1|data_bus[5]~5_combout  = ( \cpu1|op.01010~1_combout  & ( \cpu1|W_q [5] ) ) # ( !\cpu1|op.01010~1_combout  & ( (!\cpu1|Selector2~2_combout ) # (\cpu1|Selector2~3_combout ) ) )

	.dataa(!\cpu1|Selector2~2_combout ),
	.datab(!\cpu1|W_q [5]),
	.datac(!\cpu1|Selector2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|op.01010~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[5]~5 .extended_lut = "off";
defparam \cpu1|data_bus[5]~5 .lut_mask = 64'hAFAFAFAF33333333;
defparam \cpu1|data_bus[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \cpu1|Selector11~5 (
// Equation(s):
// \cpu1|Selector11~5_combout  = ( \rs232_1|rx0|rx_data [4] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\cpu1|ram1|ram~10_combout ) # (((\cpu1|sel_alu.10~0_combout ) # (\cpu1|Selector11~3_combout )) # (\cpu1|ram1|ram_rtl_0_bypass [17])) ) ) ) 
// # ( !\rs232_1|rx0|rx_data [4] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( ((!\cpu1|sel_alu.10~0_combout  & ((!\cpu1|ram1|ram~10_combout ) # (\cpu1|ram1|ram_rtl_0_bypass [17])))) # (\cpu1|Selector11~3_combout ) ) ) ) # ( \rs232_1|rx0|rx_data 
// [4] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( (((\cpu1|ram1|ram~10_combout  & \cpu1|ram1|ram_rtl_0_bypass [17])) # (\cpu1|sel_alu.10~0_combout )) # (\cpu1|Selector11~3_combout ) ) ) ) # ( !\rs232_1|rx0|rx_data [4] & ( 
// !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4  & ( ((\cpu1|ram1|ram~10_combout  & (\cpu1|ram1|ram_rtl_0_bypass [17] & !\cpu1|sel_alu.10~0_combout ))) # (\cpu1|Selector11~3_combout ) ) ) )

	.dataa(!\cpu1|ram1|ram~10_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [17]),
	.datac(!\cpu1|Selector11~3_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\rs232_1|rx0|rx_data [4]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector11~5 .extended_lut = "off";
defparam \cpu1|Selector11~5 .lut_mask = 64'h1F0F1FFFBF0FBFFF;
defparam \cpu1|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \cpu1|Selector3~1 (
// Equation(s):
// \cpu1|Selector3~1_combout  = ( \cpu1|sel_alu.01~0_combout  & ( \cpu1|Add3~18_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|Add3~18_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|sel_alu.01~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~1 .extended_lut = "off";
defparam \cpu1|Selector3~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu1|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \cpu1|data_bus[4]~4 (
// Equation(s):
// \cpu1|data_bus[4]~4_combout  = ( \cpu1|W_q [4] & ( \cpu1|Selector3~2_combout  ) ) # ( !\cpu1|W_q [4] & ( \cpu1|Selector3~2_combout  & ( !\cpu1|op.01010~1_combout  ) ) ) # ( \cpu1|W_q [4] & ( !\cpu1|Selector3~2_combout  & ( (((!\cpu1|Selector3~8_combout ) 
// # (\cpu1|Selector3~9_combout )) # (\cpu1|Selector3~1_combout )) # (\cpu1|op.01010~1_combout ) ) ) ) # ( !\cpu1|W_q [4] & ( !\cpu1|Selector3~2_combout  & ( (!\cpu1|op.01010~1_combout  & (((!\cpu1|Selector3~8_combout ) # (\cpu1|Selector3~9_combout )) # 
// (\cpu1|Selector3~1_combout ))) ) ) )

	.dataa(!\cpu1|op.01010~1_combout ),
	.datab(!\cpu1|Selector3~1_combout ),
	.datac(!\cpu1|Selector3~9_combout ),
	.datad(!\cpu1|Selector3~8_combout ),
	.datae(!\cpu1|W_q [4]),
	.dataf(!\cpu1|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[4]~4 .extended_lut = "off";
defparam \cpu1|data_bus[4]~4 .lut_mask = 64'hAA2AFF7FAAAAFFFF;
defparam \cpu1|data_bus[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \cpu1|ram1|ram~4 (
// Equation(s):
// \cpu1|ram1|ram~4_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [15] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [15] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (!\cpu1|ram1|ram_rtl_0_bypass [11]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [15] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (\cpu1|ram1|ram_rtl_0_bypass [11])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datac(!\cpu1|ram1|ram~0_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [15]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~4 .extended_lut = "off";
defparam \cpu1|ram1|ram~4 .lut_mask = 64'h00000401FBFEFFFF;
defparam \cpu1|ram1|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \cpu1|Selector13~2 (
// Equation(s):
// \cpu1|Selector13~2_combout  = ( \cpu1|pic_ps.100~q  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & (((\cpu1|Equal19~0_combout  & \rs232_1|rx0|rx_data [2])) # (\cpu1|Selector13~1_combout ))) # (\cpu1|ir [7] & (((\cpu1|Equal19~0_combout  & 
// \rs232_1|rx0|rx_data [2])))) ) ) ) # ( !\cpu1|pic_ps.100~q  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector13~1_combout ) ) ) ) # ( \cpu1|pic_ps.100~q  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector13~1_combout ) ) ) ) # 
// ( !\cpu1|pic_ps.100~q  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector13~1_combout ) ) ) )

	.dataa(!\cpu1|ir [7]),
	.datab(!\cpu1|Selector13~1_combout ),
	.datac(!\cpu1|Equal19~0_combout ),
	.datad(!\rs232_1|rx0|rx_data [2]),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector13~2 .extended_lut = "off";
defparam \cpu1|Selector13~2 .lut_mask = 64'h222222222222222F;
defparam \cpu1|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \cpu1|Selector4~7 (
// Equation(s):
// \cpu1|Selector4~7_combout  = ( \cpu1|Selector13~2_combout  & ( \cpu1|Equal30~0_combout  & ( (\cpu1|ir [2]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\cpu1|Selector13~2_combout  & ( \cpu1|Equal30~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((\cpu1|ir 
// [2])))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|sel_alu.10~0_combout  & (\cpu1|ram1|ram~4_combout ))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|ram1|ram~4_combout ),
	.datad(!\cpu1|ir [2]),
	.datae(!\cpu1|Selector13~2_combout ),
	.dataf(!\cpu1|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~7 .extended_lut = "off";
defparam \cpu1|Selector4~7 .lut_mask = 64'h0000000004AE55FF;
defparam \cpu1|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \cpu1|Selector4~5 (
// Equation(s):
// \cpu1|Selector4~5_combout  = ( \cpu1|W_q [3] & ( \cpu1|op.01010~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|Equal13~1_combout ),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(!\cpu1|W_q [3]),
	.dataf(!\cpu1|op.01010~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~5 .extended_lut = "off";
defparam \cpu1|Selector4~5 .lut_mask = 64'h00000000000000FE;
defparam \cpu1|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \cpu1|Selector4~4 (
// Equation(s):
// \cpu1|Selector4~4_combout  = ( \cpu1|ir [3] & ( \cpu1|sel_alu.10~0_combout  & ( (\cpu1|sel_alu.00~2_combout  & (\cpu1|op.01001~0_combout  & !\cpu1|Selector12~1_combout )) ) ) ) # ( !\cpu1|ir [3] & ( \cpu1|sel_alu.10~0_combout  & ( 
// (\cpu1|op.01001~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # (!\cpu1|Selector12~1_combout ))) ) ) ) # ( \cpu1|ir [3] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|sel_alu.00~2_combout  & (!\cpu1|ram1|ram~5_combout  & (\cpu1|op.01001~0_combout  & 
// !\cpu1|Selector12~1_combout ))) ) ) ) # ( !\cpu1|ir [3] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|op.01001~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|ram1|ram~5_combout  & !\cpu1|Selector12~1_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ram1|ram~5_combout ),
	.datac(!\cpu1|op.01001~0_combout ),
	.datad(!\cpu1|Selector12~1_combout ),
	.datae(!\cpu1|ir [3]),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~4 .extended_lut = "off";
defparam \cpu1|Selector4~4 .lut_mask = 64'h0E0A04000F0A0500;
defparam \cpu1|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \cpu1|Selector4~3 (
// Equation(s):
// \cpu1|Selector4~3_combout  = ( \cpu1|ram1|ram~6_combout  & ( \cpu1|sel_alu.10~0_combout  & ( (\cpu1|WideOr0~0_combout  & ((!\cpu1|sel_alu.00~2_combout  & ((\cpu1|ir [4]))) # (\cpu1|sel_alu.00~2_combout  & (\cpu1|Selector11~2_combout )))) ) ) ) # ( 
// !\cpu1|ram1|ram~6_combout  & ( \cpu1|sel_alu.10~0_combout  & ( (\cpu1|WideOr0~0_combout  & ((!\cpu1|sel_alu.00~2_combout  & ((\cpu1|ir [4]))) # (\cpu1|sel_alu.00~2_combout  & (\cpu1|Selector11~2_combout )))) ) ) ) # ( \cpu1|ram1|ram~6_combout  & ( 
// !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|WideOr0~0_combout  & ((\cpu1|sel_alu.00~2_combout ) # (\cpu1|ir [4]))) ) ) ) # ( !\cpu1|ram1|ram~6_combout  & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|WideOr0~0_combout  & ((!\cpu1|sel_alu.00~2_combout  & 
// ((\cpu1|ir [4]))) # (\cpu1|sel_alu.00~2_combout  & (\cpu1|Selector11~2_combout )))) ) ) )

	.dataa(!\cpu1|Selector11~2_combout ),
	.datab(!\cpu1|WideOr0~0_combout ),
	.datac(!\cpu1|ir [4]),
	.datad(!\cpu1|sel_alu.00~2_combout ),
	.datae(!\cpu1|ram1|ram~6_combout ),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~3 .extended_lut = "off";
defparam \cpu1|Selector4~3 .lut_mask = 64'h0311033303110311;
defparam \cpu1|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \cpu1|Selector4~8 (
// Equation(s):
// \cpu1|Selector4~8_combout  = ( \cpu1|pic_ps.100~q  & ( !\cpu1|Selector4~3_combout  & ( (!\cpu1|Selector4~6_combout  & (!\cpu1|Selector4~7_combout  & (!\cpu1|Selector4~5_combout  & !\cpu1|Selector4~4_combout ))) ) ) ) # ( !\cpu1|pic_ps.100~q  & ( 
// !\cpu1|Selector4~3_combout  & ( (!\cpu1|Selector4~5_combout  & !\cpu1|Selector4~4_combout ) ) ) )

	.dataa(!\cpu1|Selector4~6_combout ),
	.datab(!\cpu1|Selector4~7_combout ),
	.datac(!\cpu1|Selector4~5_combout ),
	.datad(!\cpu1|Selector4~4_combout ),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~8 .extended_lut = "off";
defparam \cpu1|Selector4~8 .lut_mask = 64'hF000800000000000;
defparam \cpu1|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \cpu1|data_bus[3]~3 (
// Equation(s):
// \cpu1|data_bus[3]~3_combout  = ( \cpu1|Selector4~2_combout  & ( \cpu1|Selector4~1_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [3]) ) ) ) # ( !\cpu1|Selector4~2_combout  & ( \cpu1|Selector4~1_combout  & ( (!\cpu1|op.01010~1_combout ) # 
// (\cpu1|W_q [3]) ) ) ) # ( \cpu1|Selector4~2_combout  & ( !\cpu1|Selector4~1_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [3]) ) ) ) # ( !\cpu1|Selector4~2_combout  & ( !\cpu1|Selector4~1_combout  & ( (!\cpu1|op.01010~1_combout  & 
// ((!\cpu1|Selector4~8_combout ) # ((\cpu1|Selector4~9_combout )))) # (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [3])))) ) ) )

	.dataa(!\cpu1|Selector4~8_combout ),
	.datab(!\cpu1|W_q [3]),
	.datac(!\cpu1|Selector4~9_combout ),
	.datad(!\cpu1|op.01010~1_combout ),
	.datae(!\cpu1|Selector4~2_combout ),
	.dataf(!\cpu1|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[3]~3 .extended_lut = "off";
defparam \cpu1|data_bus[3]~3 .lut_mask = 64'hAF33FF33FF33FF33;
defparam \cpu1|data_bus[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \cpu1|ram1|ram_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \cpu1|ram1|ram~5 (
// Equation(s):
// \cpu1|ram1|ram~5_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [16] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [16] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (!\cpu1|ram1|ram_rtl_0_bypass [11]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [16] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (\cpu1|ram1|ram_rtl_0_bypass [11])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datad(!\cpu1|ram1|ram~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [16]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~5 .extended_lut = "off";
defparam \cpu1|ram1|ram~5 .lut_mask = 64'h00000041FFBEFFFF;
defparam \cpu1|ram1|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \cpu1|Selector5~3 (
// Equation(s):
// \cpu1|Selector5~3_combout  = ( \cpu1|Selector12~1_combout  & ( \cpu1|WideOr0~0_combout  & ( (\cpu1|sel_alu.00~2_combout ) # (\cpu1|ir [3]) ) ) ) # ( !\cpu1|Selector12~1_combout  & ( \cpu1|WideOr0~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir 
// [3])) # (\cpu1|sel_alu.00~2_combout  & (((\cpu1|ram1|ram~5_combout  & !\cpu1|sel_alu.10~0_combout )))) ) ) )

	.dataa(!\cpu1|ir [3]),
	.datab(!\cpu1|ram1|ram~5_combout ),
	.datac(!\cpu1|sel_alu.00~2_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\cpu1|Selector12~1_combout ),
	.dataf(!\cpu1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~3 .extended_lut = "off";
defparam \cpu1|Selector5~3 .lut_mask = 64'h0000000053505F5F;
defparam \cpu1|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \cpu1|Selector5~5 (
// Equation(s):
// \cpu1|Selector5~5_combout  = ( \cpu1|W_q [2] & ( \cpu1|op.01010~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Equal13~1_combout ),
	.datae(!\cpu1|W_q [2]),
	.dataf(!\cpu1|op.01010~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~5 .extended_lut = "off";
defparam \cpu1|Selector5~5 .lut_mask = 64'h0000000000000F0E;
defparam \cpu1|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \cpu1|Selector5~6 (
// Equation(s):
// \cpu1|Selector5~6_combout  = ( \cpu1|Selector13~2_combout  & ( \cpu1|op.00101~0_combout  & ( (\cpu1|ir [2]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\cpu1|Selector13~2_combout  & ( \cpu1|op.00101~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir 
// [2])) # (\cpu1|sel_alu.00~2_combout  & (((\cpu1|ram1|ram~4_combout  & !\cpu1|sel_alu.10~0_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ir [2]),
	.datac(!\cpu1|ram1|ram~4_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\cpu1|Selector13~2_combout ),
	.dataf(!\cpu1|op.00101~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~6 .extended_lut = "off";
defparam \cpu1|Selector5~6 .lut_mask = 64'h0000000027227777;
defparam \cpu1|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \cpu1|Selector14~4 (
// Equation(s):
// \cpu1|Selector14~4_combout  = ( \rs232_1|rx0|rx_data [1] & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|pic_ps.100~q  & (\cpu1|Selector14~1_combout  & (\cpu1|ir [7]))) # (\cpu1|pic_ps.100~q  & (((\cpu1|Selector14~1_combout  & \cpu1|ir [7])) # 
// (\cpu1|Equal19~0_combout ))) ) ) ) # ( !\rs232_1|rx0|rx_data [1] & ( \cpu1|Equal1~0_combout  & ( (\cpu1|Selector14~1_combout  & (\cpu1|ir [7] & ((!\cpu1|pic_ps.100~q ) # (!\cpu1|Equal19~0_combout )))) ) ) ) # ( \rs232_1|rx0|rx_data [1] & ( 
// !\cpu1|Equal1~0_combout  & ( (\cpu1|Selector14~1_combout  & \cpu1|ir [7]) ) ) ) # ( !\rs232_1|rx0|rx_data [1] & ( !\cpu1|Equal1~0_combout  & ( (\cpu1|Selector14~1_combout  & \cpu1|ir [7]) ) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Selector14~1_combout ),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|Equal19~0_combout ),
	.datae(!\rs232_1|rx0|rx_data [1]),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector14~4 .extended_lut = "off";
defparam \cpu1|Selector14~4 .lut_mask = 64'h0303030303020357;
defparam \cpu1|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \cpu1|Selector5~7 (
// Equation(s):
// \cpu1|Selector5~7_combout  = ( \cpu1|Selector14~4_combout  & ( \cpu1|Equal30~0_combout  & ( (\cpu1|ir [1]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\cpu1|Selector14~4_combout  & ( \cpu1|Equal30~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((\cpu1|ir 
// [1])))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|sel_alu.10~0_combout  & (\cpu1|ram1|ram~2_combout ))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|ram1|ram~2_combout ),
	.datad(!\cpu1|ir [1]),
	.datae(!\cpu1|Selector14~4_combout ),
	.dataf(!\cpu1|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~7 .extended_lut = "off";
defparam \cpu1|Selector5~7 .lut_mask = 64'h0000000004AE55FF;
defparam \cpu1|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \cpu1|Selector5~4 (
// Equation(s):
// \cpu1|Selector5~4_combout  = ( \cpu1|op.01001~0_combout  & ( \cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & ((!\cpu1|ir [2]))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|Selector13~2_combout )) ) ) ) # ( \cpu1|op.01001~0_combout  & ( 
// !\cpu1|sel_alu.10~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (((!\cpu1|ir [2])))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|ram1|ram~4_combout  & (!\cpu1|Selector13~2_combout ))) ) ) )

	.dataa(!\cpu1|ram1|ram~4_combout ),
	.datab(!\cpu1|Selector13~2_combout ),
	.datac(!\cpu1|sel_alu.00~2_combout ),
	.datad(!\cpu1|ir [2]),
	.datae(!\cpu1|op.01001~0_combout ),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~4 .extended_lut = "off";
defparam \cpu1|Selector5~4 .lut_mask = 64'h0000F8080000FC0C;
defparam \cpu1|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \cpu1|Selector5~8 (
// Equation(s):
// \cpu1|Selector5~8_combout  = ( \cpu1|Selector5~7_combout  & ( !\cpu1|Selector5~4_combout  & ( (!\cpu1|Selector5~3_combout  & (!\cpu1|Selector5~5_combout  & !\cpu1|pic_ps.100~q )) ) ) ) # ( !\cpu1|Selector5~7_combout  & ( !\cpu1|Selector5~4_combout  & ( 
// (!\cpu1|Selector5~3_combout  & (!\cpu1|Selector5~5_combout  & ((!\cpu1|Selector5~6_combout ) # (!\cpu1|pic_ps.100~q )))) ) ) )

	.dataa(!\cpu1|Selector5~3_combout ),
	.datab(!\cpu1|Selector5~5_combout ),
	.datac(!\cpu1|Selector5~6_combout ),
	.datad(!\cpu1|pic_ps.100~q ),
	.datae(!\cpu1|Selector5~7_combout ),
	.dataf(!\cpu1|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~8 .extended_lut = "off";
defparam \cpu1|Selector5~8 .lut_mask = 64'h8880880000000000;
defparam \cpu1|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \cpu1|data_bus[2]~2 (
// Equation(s):
// \cpu1|data_bus[2]~2_combout  = ( \cpu1|Selector5~1_combout  & ( \cpu1|Selector5~9_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [2]) ) ) ) # ( !\cpu1|Selector5~1_combout  & ( \cpu1|Selector5~9_combout  & ( (!\cpu1|op.01010~1_combout ) # 
// (\cpu1|W_q [2]) ) ) ) # ( \cpu1|Selector5~1_combout  & ( !\cpu1|Selector5~9_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [2]) ) ) ) # ( !\cpu1|Selector5~1_combout  & ( !\cpu1|Selector5~9_combout  & ( (!\cpu1|op.01010~1_combout  & 
// ((!\cpu1|Selector5~8_combout ) # ((\cpu1|Selector5~2_combout )))) # (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [2])))) ) ) )

	.dataa(!\cpu1|Selector5~8_combout ),
	.datab(!\cpu1|Selector5~2_combout ),
	.datac(!\cpu1|op.01010~1_combout ),
	.datad(!\cpu1|W_q [2]),
	.datae(!\cpu1|Selector5~1_combout ),
	.dataf(!\cpu1|Selector5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[2]~2 .extended_lut = "off";
defparam \cpu1|data_bus[2]~2 .lut_mask = 64'hB0BFF0FFF0FFF0FF;
defparam \cpu1|data_bus[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \cpu1|Selector15~4 (
// Equation(s):
// \cpu1|Selector15~4_combout  = ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \cpu1|Selector15~1_combout  ) ) # ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \cpu1|Selector15~1_combout  ) ) # ( 
// \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\cpu1|Selector15~1_combout  & ( (!\cpu1|sel_alu.10~0_combout  & (((!\cpu1|ram1|ram~10_combout )) # (\cpu1|ram1|ram_rtl_0_bypass [13]))) # (\cpu1|sel_alu.10~0_combout  & 
// (((\rs232_1|rx0|rx_data [0])))) ) ) ) # ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\cpu1|Selector15~1_combout  & ( (!\cpu1|sel_alu.10~0_combout  & (\cpu1|ram1|ram_rtl_0_bypass [13] & ((\cpu1|ram1|ram~10_combout )))) # 
// (\cpu1|sel_alu.10~0_combout  & (((\rs232_1|rx0|rx_data [0])))) ) ) )

	.dataa(!\cpu1|ram1|ram_rtl_0_bypass [13]),
	.datab(!\rs232_1|rx0|rx_data [0]),
	.datac(!\cpu1|ram1|ram~10_combout ),
	.datad(!\cpu1|sel_alu.10~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\cpu1|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector15~4 .extended_lut = "off";
defparam \cpu1|Selector15~4 .lut_mask = 64'h0533F533FFFFFFFF;
defparam \cpu1|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \cpu1|Selector7~4 (
// Equation(s):
// \cpu1|Selector7~4_combout  = ( \cpu1|Add3~2_sumout  & ( ((\cpu1|op.00110~0_combout  & \cpu1|Add2~2_sumout )) # (\cpu1|sel_alu.01~0_combout ) ) ) # ( !\cpu1|Add3~2_sumout  & ( (\cpu1|op.00110~0_combout  & \cpu1|Add2~2_sumout ) ) )

	.dataa(!\cpu1|op.00110~0_combout ),
	.datab(gnd),
	.datac(!\cpu1|sel_alu.01~0_combout ),
	.datad(!\cpu1|Add2~2_sumout ),
	.datae(gnd),
	.dataf(!\cpu1|Add3~2_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~4 .extended_lut = "off";
defparam \cpu1|Selector7~4 .lut_mask = 64'h005500550F5F0F5F;
defparam \cpu1|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N57
cyclonev_lcell_comb \cpu1|data_bus[0]~0 (
// Equation(s):
// \cpu1|data_bus[0]~0_combout  = ( \cpu1|Selector7~2_combout  & ( \cpu1|Selector7~3_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [0]) ) ) ) # ( !\cpu1|Selector7~2_combout  & ( \cpu1|Selector7~3_combout  & ( (!\cpu1|op.01010~1_combout  & 
// (((\cpu1|Selector7~1_combout )) # (\cpu1|Selector7~4_combout ))) # (\cpu1|op.01010~1_combout  & (((\cpu1|W_q [0])))) ) ) ) # ( \cpu1|Selector7~2_combout  & ( !\cpu1|Selector7~3_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [0]) ) ) ) # ( 
// !\cpu1|Selector7~2_combout  & ( !\cpu1|Selector7~3_combout  & ( (!\cpu1|op.01010~1_combout ) # (\cpu1|W_q [0]) ) ) )

	.dataa(!\cpu1|Selector7~4_combout ),
	.datab(!\cpu1|op.01010~1_combout ),
	.datac(!\cpu1|Selector7~1_combout ),
	.datad(!\cpu1|W_q [0]),
	.datae(!\cpu1|Selector7~2_combout ),
	.dataf(!\cpu1|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[0]~0 .extended_lut = "off";
defparam \cpu1|data_bus[0]~0 .lut_mask = 64'hCCFFCCFF4C7FCCFF;
defparam \cpu1|data_bus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \cpu1|ram1|ram~2 (
// Equation(s):
// \cpu1|ram1|ram~2_combout  = ( \cpu1|ram1|ram_rtl_0_bypass [14] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\cpu1|ram1|ram_rtl_0_bypass [14] & ( \cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu1|ram1|ram~1_combout ) # 
// ((!\cpu1|ram1|ram~0_combout ) # (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (!\cpu1|ram1|ram_rtl_0_bypass [11]))) ) ) ) # ( \cpu1|ram1|ram_rtl_0_bypass [14] & ( !\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1  & ( (\cpu1|ram1|ram~1_combout  & 
// (\cpu1|ram1|ram~0_combout  & (!\cpu1|ram1|ram_rtl_0_bypass [12] $ (\cpu1|ram1|ram_rtl_0_bypass [11])))) ) ) )

	.dataa(!\cpu1|ram1|ram~1_combout ),
	.datab(!\cpu1|ram1|ram_rtl_0_bypass [12]),
	.datac(!\cpu1|ram1|ram_rtl_0_bypass [11]),
	.datad(!\cpu1|ram1|ram~0_combout ),
	.datae(!\cpu1|ram1|ram_rtl_0_bypass [14]),
	.dataf(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|ram1|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|ram1|ram~2 .extended_lut = "off";
defparam \cpu1|ram1|ram~2 .lut_mask = 64'h00000041FFBEFFFF;
defparam \cpu1|ram1|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \cpu1|Selector6~6 (
// Equation(s):
// \cpu1|Selector6~6_combout  = ( \cpu1|Selector14~4_combout  & ( \cpu1|op.00101~0_combout  & ( (\cpu1|ir [1]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\cpu1|Selector14~4_combout  & ( \cpu1|op.00101~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & 
// (((\cpu1|ir [1])))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|sel_alu.10~0_combout  & ((\cpu1|ram1|ram~2_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|ram1|ram~2_combout ),
	.datae(!\cpu1|Selector14~4_combout ),
	.dataf(!\cpu1|op.00101~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~6 .extended_lut = "off";
defparam \cpu1|Selector6~6 .lut_mask = 64'h000000000A4E5F5F;
defparam \cpu1|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \cpu1|Selector6~4 (
// Equation(s):
// \cpu1|Selector6~4_combout  = ( \cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector14~4_combout  & ( (\cpu1|op.01001~0_combout  & (!\cpu1|sel_alu.00~2_combout  & !\cpu1|ir [1])) ) ) ) # ( !\cpu1|sel_alu.10~0_combout  & ( \cpu1|Selector14~4_combout  & ( 
// (\cpu1|op.01001~0_combout  & (!\cpu1|sel_alu.00~2_combout  & !\cpu1|ir [1])) ) ) ) # ( \cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector14~4_combout  & ( (\cpu1|op.01001~0_combout  & ((!\cpu1|ir [1]) # (\cpu1|sel_alu.00~2_combout ))) ) ) ) # ( 
// !\cpu1|sel_alu.10~0_combout  & ( !\cpu1|Selector14~4_combout  & ( (\cpu1|op.01001~0_combout  & ((!\cpu1|sel_alu.00~2_combout  & ((!\cpu1|ir [1]))) # (\cpu1|sel_alu.00~2_combout  & (!\cpu1|ram1|ram~2_combout )))) ) ) )

	.dataa(!\cpu1|op.01001~0_combout ),
	.datab(!\cpu1|ram1|ram~2_combout ),
	.datac(!\cpu1|sel_alu.00~2_combout ),
	.datad(!\cpu1|ir [1]),
	.datae(!\cpu1|sel_alu.10~0_combout ),
	.dataf(!\cpu1|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~4 .extended_lut = "off";
defparam \cpu1|Selector6~4 .lut_mask = 64'h5404550550005000;
defparam \cpu1|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \cpu1|Selector6~5 (
// Equation(s):
// \cpu1|Selector6~5_combout  = ( \cpu1|W_q [1] & ( \cpu1|op.01010~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Equal12~0_combout ) # ((!\cpu1|Equal13~0_combout ) # (!\cpu1|Equal13~1_combout )))) ) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(!\cpu1|Equal13~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|Equal13~1_combout ),
	.datae(!\cpu1|W_q [1]),
	.dataf(!\cpu1|op.01010~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~5 .extended_lut = "off";
defparam \cpu1|Selector6~5 .lut_mask = 64'h0000000000000F0E;
defparam \cpu1|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \cpu1|Selector15~3 (
// Equation(s):
// \cpu1|Selector15~3_combout  = ( \cpu1|Equal19~0_combout  & ( \cpu1|Equal1~0_combout  & ( (!\cpu1|pic_ps.100~q  & (((!\cpu1|ir [7] & \cpu1|Selector14~1_combout )))) # (\cpu1|pic_ps.100~q  & (\rs232_1|rx0|rx_data [0])) ) ) ) # ( !\cpu1|Equal19~0_combout  & 
// ( \cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector14~1_combout ) ) ) ) # ( \cpu1|Equal19~0_combout  & ( !\cpu1|Equal1~0_combout  & ( (!\cpu1|ir [7] & \cpu1|Selector14~1_combout ) ) ) ) # ( !\cpu1|Equal19~0_combout  & ( !\cpu1|Equal1~0_combout  
// & ( (!\cpu1|ir [7] & \cpu1|Selector14~1_combout ) ) ) )

	.dataa(!\rs232_1|rx0|rx_data [0]),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|Selector14~1_combout ),
	.datae(!\cpu1|Equal19~0_combout ),
	.dataf(!\cpu1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector15~3 .extended_lut = "off";
defparam \cpu1|Selector15~3 .lut_mask = 64'h00F000F000F011D1;
defparam \cpu1|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \cpu1|Selector6~7 (
// Equation(s):
// \cpu1|Selector6~7_combout  = ( \cpu1|ir [0] & ( \cpu1|sel_alu.10~0_combout  & ( (\cpu1|Equal30~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # (\cpu1|Selector15~3_combout ))) ) ) ) # ( !\cpu1|ir [0] & ( \cpu1|sel_alu.10~0_combout  & ( 
// (\cpu1|sel_alu.00~2_combout  & (\cpu1|Equal30~0_combout  & \cpu1|Selector15~3_combout )) ) ) ) # ( \cpu1|ir [0] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|Equal30~0_combout  & ((!\cpu1|sel_alu.00~2_combout ) # ((\cpu1|Selector15~3_combout ) # 
// (\cpu1|ram1|ram~3_combout )))) ) ) ) # ( !\cpu1|ir [0] & ( !\cpu1|sel_alu.10~0_combout  & ( (\cpu1|sel_alu.00~2_combout  & (\cpu1|Equal30~0_combout  & ((\cpu1|Selector15~3_combout ) # (\cpu1|ram1|ram~3_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|Equal30~0_combout ),
	.datac(!\cpu1|ram1|ram~3_combout ),
	.datad(!\cpu1|Selector15~3_combout ),
	.datae(!\cpu1|ir [0]),
	.dataf(!\cpu1|sel_alu.10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~7 .extended_lut = "off";
defparam \cpu1|Selector6~7 .lut_mask = 64'h0111233300112233;
defparam \cpu1|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \cpu1|Selector6~3 (
// Equation(s):
// \cpu1|Selector6~3_combout  = ( \cpu1|Selector13~2_combout  & ( \cpu1|WideOr0~0_combout  & ( (\cpu1|ir [2]) # (\cpu1|sel_alu.00~2_combout ) ) ) ) # ( !\cpu1|Selector13~2_combout  & ( \cpu1|WideOr0~0_combout  & ( (!\cpu1|sel_alu.00~2_combout  & (\cpu1|ir 
// [2])) # (\cpu1|sel_alu.00~2_combout  & (((!\cpu1|sel_alu.10~0_combout  & \cpu1|ram1|ram~4_combout )))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|ir [2]),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\cpu1|ram1|ram~4_combout ),
	.datae(!\cpu1|Selector13~2_combout ),
	.dataf(!\cpu1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~3 .extended_lut = "off";
defparam \cpu1|Selector6~3 .lut_mask = 64'h0000000022727777;
defparam \cpu1|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \cpu1|Selector6~8 (
// Equation(s):
// \cpu1|Selector6~8_combout  = ( \cpu1|pic_ps.100~q  & ( !\cpu1|Selector6~3_combout  & ( (!\cpu1|Selector6~6_combout  & (!\cpu1|Selector6~4_combout  & (!\cpu1|Selector6~5_combout  & !\cpu1|Selector6~7_combout ))) ) ) ) # ( !\cpu1|pic_ps.100~q  & ( 
// !\cpu1|Selector6~3_combout  & ( (!\cpu1|Selector6~4_combout  & !\cpu1|Selector6~5_combout ) ) ) )

	.dataa(!\cpu1|Selector6~6_combout ),
	.datab(!\cpu1|Selector6~4_combout ),
	.datac(!\cpu1|Selector6~5_combout ),
	.datad(!\cpu1|Selector6~7_combout ),
	.datae(!\cpu1|pic_ps.100~q ),
	.dataf(!\cpu1|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~8 .extended_lut = "off";
defparam \cpu1|Selector6~8 .lut_mask = 64'hC0C0800000000000;
defparam \cpu1|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \cpu1|data_bus[1]~1 (
// Equation(s):
// \cpu1|data_bus[1]~1_combout  = ( \cpu1|W_q [1] & ( \cpu1|Selector6~2_combout  ) ) # ( !\cpu1|W_q [1] & ( \cpu1|Selector6~2_combout  & ( !\cpu1|op.01010~1_combout  ) ) ) # ( \cpu1|W_q [1] & ( !\cpu1|Selector6~2_combout  & ( (((!\cpu1|Selector6~8_combout ) 
// # (\cpu1|Selector6~1_combout )) # (\cpu1|op.01010~1_combout )) # (\cpu1|Selector6~9_combout ) ) ) ) # ( !\cpu1|W_q [1] & ( !\cpu1|Selector6~2_combout  & ( (!\cpu1|op.01010~1_combout  & (((!\cpu1|Selector6~8_combout ) # (\cpu1|Selector6~1_combout )) # 
// (\cpu1|Selector6~9_combout ))) ) ) )

	.dataa(!\cpu1|Selector6~9_combout ),
	.datab(!\cpu1|op.01010~1_combout ),
	.datac(!\cpu1|Selector6~8_combout ),
	.datad(!\cpu1|Selector6~1_combout ),
	.datae(!\cpu1|W_q [1]),
	.dataf(!\cpu1|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|data_bus[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|data_bus[1]~1 .extended_lut = "off";
defparam \cpu1|data_bus[1]~1 .lut_mask = 64'hC4CCF7FFCCCCFFFF;
defparam \cpu1|data_bus[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \cpu1|ram1|ram_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram1|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram1|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu1|ram1|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \cpu1|Selector14~5 (
// Equation(s):
// \cpu1|Selector14~5_combout  = ( \rs232_1|rx0|rx_data [1] & ( \cpu1|Selector14~2_combout  ) ) # ( !\rs232_1|rx0|rx_data [1] & ( \cpu1|Selector14~2_combout  ) ) # ( \rs232_1|rx0|rx_data [1] & ( !\cpu1|Selector14~2_combout  & ( ((!\cpu1|ram1|ram~10_combout  
// & ((\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1 ))) # (\cpu1|ram1|ram~10_combout  & (\cpu1|ram1|ram_rtl_0_bypass [14]))) # (\cpu1|sel_alu.10~0_combout ) ) ) ) # ( !\rs232_1|rx0|rx_data [1] & ( !\cpu1|Selector14~2_combout  & ( 
// (!\cpu1|sel_alu.10~0_combout  & ((!\cpu1|ram1|ram~10_combout  & ((\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1 ))) # (\cpu1|ram1|ram~10_combout  & (\cpu1|ram1|ram_rtl_0_bypass [14])))) ) ) )

	.dataa(!\cpu1|ram1|ram_rtl_0_bypass [14]),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(!\cpu1|ram1|ram~10_combout ),
	.datad(!\cpu1|ram1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\rs232_1|rx0|rx_data [1]),
	.dataf(!\cpu1|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector14~5 .extended_lut = "off";
defparam \cpu1|Selector14~5 .lut_mask = 64'h04C437F7FFFFFFFF;
defparam \cpu1|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \cpu1|Selector6~9 (
// Equation(s):
// \cpu1|Selector6~9_combout  = ( \cpu1|op.00000~1_combout  & ( \cpu1|Add0~6_sumout  & ( (\cpu1|Add2~6_sumout  & \cpu1|op.00110~0_combout ) ) ) ) # ( !\cpu1|op.00000~1_combout  & ( \cpu1|Add0~6_sumout  ) ) # ( \cpu1|op.00000~1_combout  & ( 
// !\cpu1|Add0~6_sumout  & ( (\cpu1|Add2~6_sumout  & \cpu1|op.00110~0_combout ) ) ) ) # ( !\cpu1|op.00000~1_combout  & ( !\cpu1|Add0~6_sumout  & ( (\cpu1|Add2~6_sumout  & \cpu1|op.00110~0_combout ) ) ) )

	.dataa(!\cpu1|Add2~6_sumout ),
	.datab(gnd),
	.datac(!\cpu1|op.00110~0_combout ),
	.datad(gnd),
	.datae(!\cpu1|op.00000~1_combout ),
	.dataf(!\cpu1|Add0~6_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~9 .extended_lut = "off";
defparam \cpu1|Selector6~9 .lut_mask = 64'h05050505FFFF0505;
defparam \cpu1|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \cpu1|load_pc~1 (
// Equation(s):
// \cpu1|load_pc~1_combout  = ( \cpu1|ir[9]~DUPLICATE_q  & ( \cpu1|ir [8] & ( (\cpu1|ir [11] & (!\cpu1|ir [13] & !\cpu1|ir [12])) ) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|ir [12]),
	.datad(gnd),
	.datae(!\cpu1|ir[9]~DUPLICATE_q ),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~1 .extended_lut = "off";
defparam \cpu1|load_pc~1 .lut_mask = 64'h0000000000004040;
defparam \cpu1|load_pc~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \cpu1|Selector7~7 (
// Equation(s):
// \cpu1|Selector7~7_combout  = ( !\cpu1|Add1~2_sumout  & ( \cpu1|op.00001~1_combout  & ( (\cpu1|Selector7~3_combout  & (!\cpu1|Selector7~5_combout  & ((!\cpu1|Add0~2_sumout ) # (\cpu1|op.00000~1_combout )))) ) ) ) # ( \cpu1|Add1~2_sumout  & ( 
// !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector7~3_combout  & (!\cpu1|Selector7~5_combout  & ((!\cpu1|Add0~2_sumout ) # (\cpu1|op.00000~1_combout )))) ) ) ) # ( !\cpu1|Add1~2_sumout  & ( !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector7~3_combout  & 
// (!\cpu1|Selector7~5_combout  & ((!\cpu1|Add0~2_sumout ) # (\cpu1|op.00000~1_combout )))) ) ) )

	.dataa(!\cpu1|Selector7~3_combout ),
	.datab(!\cpu1|Selector7~5_combout ),
	.datac(!\cpu1|Add0~2_sumout ),
	.datad(!\cpu1|op.00000~1_combout ),
	.datae(!\cpu1|Add1~2_sumout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector7~7 .extended_lut = "off";
defparam \cpu1|Selector7~7 .lut_mask = 64'h4044404440440000;
defparam \cpu1|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \cpu1|Selector6~11 (
// Equation(s):
// \cpu1|Selector6~11_combout  = ( \cpu1|Selector15~2_combout  & ( (\cpu1|pic_ps.100~q  & (!\cpu1|Selector14~3_combout  & \cpu1|op.00101~0_combout )) ) ) # ( !\cpu1|Selector15~2_combout  & ( (\cpu1|pic_ps.100~q  & (((!\cpu1|Selector14~3_combout  & 
// \cpu1|op.00101~0_combout )) # (\cpu1|Equal30~0_combout ))) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Selector14~3_combout ),
	.datac(!\cpu1|op.00101~0_combout ),
	.datad(!\cpu1|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~11 .extended_lut = "off";
defparam \cpu1|Selector6~11 .lut_mask = 64'h0455045504040404;
defparam \cpu1|Selector6~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \cpu1|Selector6~12 (
// Equation(s):
// \cpu1|Selector6~12_combout  = ( !\cpu1|Selector6~5_combout  & ( !\cpu1|Selector6~3_combout  & ( (!\cpu1|Selector6~11_combout  & (!\cpu1|Selector6~4_combout  & ((!\cpu1|Add3~6_sumout ) # (!\cpu1|sel_alu.01~0_combout )))) ) ) )

	.dataa(!\cpu1|Add3~6_sumout ),
	.datab(!\cpu1|Selector6~11_combout ),
	.datac(!\cpu1|Selector6~4_combout ),
	.datad(!\cpu1|sel_alu.01~0_combout ),
	.datae(!\cpu1|Selector6~5_combout ),
	.dataf(!\cpu1|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector6~12 .extended_lut = "off";
defparam \cpu1|Selector6~12 .lut_mask = 64'hC080000000000000;
defparam \cpu1|Selector6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \cpu1|load_pc~2 (
// Equation(s):
// \cpu1|load_pc~2_combout  = ( !\cpu1|Selector7~4_combout  & ( !\cpu1|Selector6~2_combout  & ( (!\cpu1|Selector6~9_combout  & (\cpu1|load_pc~1_combout  & (\cpu1|Selector7~7_combout  & \cpu1|Selector6~12_combout ))) ) ) )

	.dataa(!\cpu1|Selector6~9_combout ),
	.datab(!\cpu1|load_pc~1_combout ),
	.datac(!\cpu1|Selector7~7_combout ),
	.datad(!\cpu1|Selector6~12_combout ),
	.datae(!\cpu1|Selector7~4_combout ),
	.dataf(!\cpu1|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~2 .extended_lut = "off";
defparam \cpu1|load_pc~2 .lut_mask = 64'h0002000000000000;
defparam \cpu1|load_pc~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \cpu1|Selector1~7 (
// Equation(s):
// \cpu1|Selector1~7_combout  = ( \cpu1|Add3~26_sumout  & ( \cpu1|op.00001~1_combout  & ( (!\cpu1|sel_alu.01~0_combout  & (!\cpu1|Selector1~1_combout  & (\cpu1|Selector1~2_combout  & !\cpu1|Add1~26_sumout ))) ) ) ) # ( !\cpu1|Add3~26_sumout  & ( 
// \cpu1|op.00001~1_combout  & ( (!\cpu1|Selector1~1_combout  & (\cpu1|Selector1~2_combout  & !\cpu1|Add1~26_sumout )) ) ) ) # ( \cpu1|Add3~26_sumout  & ( !\cpu1|op.00001~1_combout  & ( (!\cpu1|sel_alu.01~0_combout  & (!\cpu1|Selector1~1_combout  & 
// \cpu1|Selector1~2_combout )) ) ) ) # ( !\cpu1|Add3~26_sumout  & ( !\cpu1|op.00001~1_combout  & ( (!\cpu1|Selector1~1_combout  & \cpu1|Selector1~2_combout ) ) ) )

	.dataa(!\cpu1|sel_alu.01~0_combout ),
	.datab(!\cpu1|Selector1~1_combout ),
	.datac(!\cpu1|Selector1~2_combout ),
	.datad(!\cpu1|Add1~26_sumout ),
	.datae(!\cpu1|Add3~26_sumout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector1~7 .extended_lut = "off";
defparam \cpu1|Selector1~7 .lut_mask = 64'h0C0C08080C000800;
defparam \cpu1|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \cpu1|Selector0~7 (
// Equation(s):
// \cpu1|Selector0~7_combout  = ( \cpu1|sel_alu.01~0_combout  & ( !\cpu1|Selector0~2_combout  & ( (!\cpu1|Add3~30_sumout  & (!\cpu1|Selector0~3_combout  & ((!\cpu1|op.00001~1_combout ) # (!\cpu1|Add1~30_sumout )))) ) ) ) # ( !\cpu1|sel_alu.01~0_combout  & ( 
// !\cpu1|Selector0~2_combout  & ( (!\cpu1|Selector0~3_combout  & ((!\cpu1|op.00001~1_combout ) # (!\cpu1|Add1~30_sumout ))) ) ) )

	.dataa(!\cpu1|Add3~30_sumout ),
	.datab(!\cpu1|Selector0~3_combout ),
	.datac(!\cpu1|op.00001~1_combout ),
	.datad(!\cpu1|Add1~30_sumout ),
	.datae(!\cpu1|sel_alu.01~0_combout ),
	.dataf(!\cpu1|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector0~7 .extended_lut = "off";
defparam \cpu1|Selector0~7 .lut_mask = 64'hCCC0888000000000;
defparam \cpu1|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \cpu1|load_pc~0 (
// Equation(s):
// \cpu1|load_pc~0_combout  = ( !\cpu1|Selector2~3_combout  & ( !\cpu1|Selector0~5_combout  & ( (\cpu1|Selector1~7_combout  & (\cpu1|Selector0~7_combout  & (\cpu1|Selector2~2_combout  & !\cpu1|Selector1~4_combout ))) ) ) )

	.dataa(!\cpu1|Selector1~7_combout ),
	.datab(!\cpu1|Selector0~7_combout ),
	.datac(!\cpu1|Selector2~2_combout ),
	.datad(!\cpu1|Selector1~4_combout ),
	.datae(!\cpu1|Selector2~3_combout ),
	.dataf(!\cpu1|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~0 .extended_lut = "off";
defparam \cpu1|load_pc~0 .lut_mask = 64'h0100000000000000;
defparam \cpu1|load_pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \cpu1|PIR1~0 (
// Equation(s):
// \cpu1|PIR1~0_combout  = ( \cpu1|PIR1 [5] & ( \rs232_1|rx0|Equal1~0_combout  ) ) # ( !\cpu1|PIR1 [5] & ( \rs232_1|rx0|Equal1~0_combout  ) ) # ( \cpu1|PIR1 [5] & ( !\rs232_1|rx0|Equal1~0_combout  & ( !\cpu1|sel_alu.10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu1|sel_alu.10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu1|PIR1 [5]),
	.dataf(!\rs232_1|rx0|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|PIR1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|PIR1~0 .extended_lut = "off";
defparam \cpu1|PIR1~0 .lut_mask = 64'h0000CCCCFFFFFFFF;
defparam \cpu1|PIR1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \cpu1|PIR1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|PIR1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|PIR1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|PIR1[5] .is_wysiwyg = "true";
defparam \cpu1|PIR1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \cpu1|Mux0~4 (
// Equation(s):
// \cpu1|Mux0~4_combout  = ( !\cpu1|ir [8] & ( (!\cpu1|ir [9] & (((!\cpu1|ir [7] & (\cpu1|ram1|ram~3_combout )) # (\cpu1|ir [7] & ((\cpu1|ram1|ram~2_combout )))))) # (\cpu1|ir [9] & ((((\cpu1|ir [7]))))) ) ) # ( \cpu1|ir [8] & ( (!\cpu1|ir [9] & (((!\cpu1|ir 
// [7] & ((\cpu1|ram1|ram~4_combout ))) # (\cpu1|ir [7] & (\cpu1|ram1|ram~5_combout ))))) # (\cpu1|ir [9] & ((((\cpu1|ir [7]))))) ) )

	.dataa(!\cpu1|ir [9]),
	.datab(!\cpu1|ram1|ram~5_combout ),
	.datac(!\cpu1|ram1|ram~4_combout ),
	.datad(!\cpu1|ram1|ram~2_combout ),
	.datae(!\cpu1|ir [8]),
	.dataf(!\cpu1|ir [7]),
	.datag(!\cpu1|ram1|ram~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Mux0~4 .extended_lut = "on";
defparam \cpu1|Mux0~4 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \cpu1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \cpu1|Mux0~0 (
// Equation(s):
// \cpu1|Mux0~0_combout  = ( !\cpu1|ir [8] & ( (!\cpu1|ir [9] & (\cpu1|Mux0~4_combout )) # (\cpu1|ir [9] & ((!\cpu1|Mux0~4_combout  & (\cpu1|ram1|ram~6_combout )) # (\cpu1|Mux0~4_combout  & (((\cpu1|ram1|ram~7_combout )))))) ) ) # ( \cpu1|ir [8] & ( 
// (!\cpu1|ir [9] & (\cpu1|Mux0~4_combout )) # (\cpu1|ir [9] & ((!\cpu1|Mux0~4_combout  & (\cpu1|ram1|ram~8_combout )) # (\cpu1|Mux0~4_combout  & (((\cpu1|ram1|ram~9_combout )))))) ) )

	.dataa(!\cpu1|ir [9]),
	.datab(!\cpu1|Mux0~4_combout ),
	.datac(!\cpu1|ram1|ram~8_combout ),
	.datad(!\cpu1|ram1|ram~9_combout ),
	.datae(!\cpu1|ir [8]),
	.dataf(!\cpu1|ram1|ram~7_combout ),
	.datag(!\cpu1|ram1|ram~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Mux0~0 .extended_lut = "on";
defparam \cpu1|Mux0~0 .lut_mask = 64'h2626263737372637;
defparam \cpu1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \cpu1|load_pc~4 (
// Equation(s):
// \cpu1|load_pc~4_combout  = ( \cpu1|ir [0] & ( (\cpu1|Equal36~0_combout  & \cpu1|ir [1]) ) ) # ( !\cpu1|ir [0] & ( (\cpu1|Equal36~0_combout  & !\cpu1|ir [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|Equal36~0_combout ),
	.datad(!\cpu1|ir [1]),
	.datae(gnd),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~4 .extended_lut = "off";
defparam \cpu1|load_pc~4 .lut_mask = 64'h0F000F00000F000F;
defparam \cpu1|load_pc~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \cpu1|load_pc~5 (
// Equation(s):
// \cpu1|load_pc~5_combout  = ( !\cpu1|ir [12] & ( (((\cpu1|load_pc~4_combout  & ((!\cpu1|ir [11]) # (!\cpu1|ir[9]~DUPLICATE_q ))))) # (\cpu1|ir [13]) ) ) # ( \cpu1|ir [12] & ( (\cpu1|ir [11] & (!\cpu1|ir [13] & (((\cpu1|Mux0~0_combout )) # (\cpu1|PIR1 
// [5])))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|PIR1 [5]),
	.datad(!\cpu1|Mux0~0_combout ),
	.datae(!\cpu1|ir [12]),
	.dataf(!\cpu1|load_pc~4_combout ),
	.datag(!\cpu1|ir[9]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~5 .extended_lut = "on";
defparam \cpu1|load_pc~5 .lut_mask = 64'h33330444FBFB0444;
defparam \cpu1|load_pc~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \cpu1|Selector13~5 (
// Equation(s):
// \cpu1|Selector13~5_combout  = ( \cpu1|ram1|ram~4_combout  & ( \cpu1|ir [2] & ( (\cpu1|sel_alu.10~0_combout  & (!\rs232_1|rx0|rx_data [2] & (\cpu1|sel_alu.00~2_combout  & !\cpu1|Selector13~3_combout ))) ) ) ) # ( !\cpu1|ram1|ram~4_combout  & ( \cpu1|ir [2] 
// & ( (\cpu1|sel_alu.00~2_combout  & (!\cpu1|Selector13~3_combout  & ((!\cpu1|sel_alu.10~0_combout ) # (!\rs232_1|rx0|rx_data [2])))) ) ) ) # ( \cpu1|ram1|ram~4_combout  & ( !\cpu1|ir [2] & ( (!\cpu1|sel_alu.00~2_combout ) # ((\cpu1|sel_alu.10~0_combout  & 
// (!\rs232_1|rx0|rx_data [2] & !\cpu1|Selector13~3_combout ))) ) ) ) # ( !\cpu1|ram1|ram~4_combout  & ( !\cpu1|ir [2] & ( (!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|Selector13~3_combout  & ((!\cpu1|sel_alu.10~0_combout ) # (!\rs232_1|rx0|rx_data [2])))) ) ) 
// )

	.dataa(!\cpu1|sel_alu.10~0_combout ),
	.datab(!\rs232_1|rx0|rx_data [2]),
	.datac(!\cpu1|sel_alu.00~2_combout ),
	.datad(!\cpu1|Selector13~3_combout ),
	.datae(!\cpu1|ram1|ram~4_combout ),
	.dataf(!\cpu1|ir [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector13~5 .extended_lut = "off";
defparam \cpu1|Selector13~5 .lut_mask = 64'hFEF0F4F00E000400;
defparam \cpu1|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \cpu1|Selector12~4 (
// Equation(s):
// \cpu1|Selector12~4_combout  = ( \cpu1|ram1|ram~5_combout  & ( \cpu1|ir [3] & ( (\cpu1|sel_alu.00~2_combout  & (!\cpu1|Selector12~2_combout  & (\cpu1|sel_alu.10~0_combout  & !\rs232_1|rx0|rx_data [3]))) ) ) ) # ( !\cpu1|ram1|ram~5_combout  & ( \cpu1|ir [3] 
// & ( (\cpu1|sel_alu.00~2_combout  & (!\cpu1|Selector12~2_combout  & ((!\cpu1|sel_alu.10~0_combout ) # (!\rs232_1|rx0|rx_data [3])))) ) ) ) # ( \cpu1|ram1|ram~5_combout  & ( !\cpu1|ir [3] & ( (!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|Selector12~2_combout  & 
// (\cpu1|sel_alu.10~0_combout  & !\rs232_1|rx0|rx_data [3]))) ) ) ) # ( !\cpu1|ram1|ram~5_combout  & ( !\cpu1|ir [3] & ( (!\cpu1|sel_alu.00~2_combout ) # ((!\cpu1|Selector12~2_combout  & ((!\cpu1|sel_alu.10~0_combout ) # (!\rs232_1|rx0|rx_data [3])))) ) ) )

	.dataa(!\cpu1|sel_alu.00~2_combout ),
	.datab(!\cpu1|Selector12~2_combout ),
	.datac(!\cpu1|sel_alu.10~0_combout ),
	.datad(!\rs232_1|rx0|rx_data [3]),
	.datae(!\cpu1|ram1|ram~5_combout ),
	.dataf(!\cpu1|ir [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector12~4 .extended_lut = "off";
defparam \cpu1|Selector12~4 .lut_mask = 64'hEEEAAEAA44400400;
defparam \cpu1|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \cpu1|Selector5~12 (
// Equation(s):
// \cpu1|Selector5~12_combout  = ( \cpu1|Selector12~4_combout  & ( (!\cpu1|Selector5~5_combout  & ((!\cpu1|op.01001~0_combout ) # (!\cpu1|Selector13~5_combout ))) ) ) # ( !\cpu1|Selector12~4_combout  & ( (!\cpu1|WideOr0~0_combout  & 
// (!\cpu1|Selector5~5_combout  & ((!\cpu1|op.01001~0_combout ) # (!\cpu1|Selector13~5_combout )))) ) )

	.dataa(!\cpu1|op.01001~0_combout ),
	.datab(!\cpu1|WideOr0~0_combout ),
	.datac(!\cpu1|Selector13~5_combout ),
	.datad(!\cpu1|Selector5~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~12 .extended_lut = "off";
defparam \cpu1|Selector5~12 .lut_mask = 64'hC800C800FA00FA00;
defparam \cpu1|Selector5~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \cpu1|Selector5~11 (
// Equation(s):
// \cpu1|Selector5~11_combout  = ( \cpu1|Selector13~5_combout  & ( (\cpu1|pic_ps.100~q  & (!\cpu1|Selector14~3_combout  & \cpu1|Equal30~0_combout )) ) ) # ( !\cpu1|Selector13~5_combout  & ( (\cpu1|pic_ps.100~q  & (((!\cpu1|Selector14~3_combout  & 
// \cpu1|Equal30~0_combout )) # (\cpu1|op.00101~0_combout ))) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|Selector14~3_combout ),
	.datac(!\cpu1|op.00101~0_combout ),
	.datad(!\cpu1|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~11 .extended_lut = "off";
defparam \cpu1|Selector5~11 .lut_mask = 64'h0545054500440044;
defparam \cpu1|Selector5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \cpu1|Selector5~13 (
// Equation(s):
// \cpu1|Selector5~13_combout  = ( !\cpu1|Add1~10_sumout  & ( \cpu1|op.00001~1_combout  & ( (\cpu1|Selector5~12_combout  & (!\cpu1|Selector5~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~10_sumout )))) ) ) ) # ( \cpu1|Add1~10_sumout  & ( 
// !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector5~12_combout  & (!\cpu1|Selector5~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~10_sumout )))) ) ) ) # ( !\cpu1|Add1~10_sumout  & ( !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector5~12_combout  & 
// (!\cpu1|Selector5~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~10_sumout )))) ) ) )

	.dataa(!\cpu1|sel_alu.01~0_combout ),
	.datab(!\cpu1|Selector5~12_combout ),
	.datac(!\cpu1|Add3~10_sumout ),
	.datad(!\cpu1|Selector5~11_combout ),
	.datae(!\cpu1|Add1~10_sumout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector5~13 .extended_lut = "off";
defparam \cpu1|Selector5~13 .lut_mask = 64'h3200320032000000;
defparam \cpu1|Selector5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \cpu1|Selector4~12 (
// Equation(s):
// \cpu1|Selector4~12_combout  = ( !\cpu1|Selector4~5_combout  & ( (!\cpu1|Selector12~4_combout  & ((!\cpu1|WideOr0~0_combout ) # ((\cpu1|Selector11~4_combout )))) # (\cpu1|Selector12~4_combout  & (!\cpu1|op.01001~0_combout  & ((!\cpu1|WideOr0~0_combout ) # 
// (\cpu1|Selector11~4_combout )))) ) )

	.dataa(!\cpu1|Selector12~4_combout ),
	.datab(!\cpu1|WideOr0~0_combout ),
	.datac(!\cpu1|op.01001~0_combout ),
	.datad(!\cpu1|Selector11~4_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~12 .extended_lut = "off";
defparam \cpu1|Selector4~12 .lut_mask = 64'hC8FAC8FA00000000;
defparam \cpu1|Selector4~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \cpu1|Selector4~11 (
// Equation(s):
// \cpu1|Selector4~11_combout  = ( \cpu1|Equal30~0_combout  & ( (\cpu1|pic_ps.100~q  & ((!\cpu1|Selector13~5_combout ) # ((\cpu1|op.00101~0_combout  & !\cpu1|Selector12~4_combout )))) ) ) # ( !\cpu1|Equal30~0_combout  & ( (\cpu1|op.00101~0_combout  & 
// (\cpu1|pic_ps.100~q  & !\cpu1|Selector12~4_combout )) ) )

	.dataa(!\cpu1|op.00101~0_combout ),
	.datab(!\cpu1|pic_ps.100~q ),
	.datac(!\cpu1|Selector13~5_combout ),
	.datad(!\cpu1|Selector12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~11 .extended_lut = "off";
defparam \cpu1|Selector4~11 .lut_mask = 64'h1100110031303130;
defparam \cpu1|Selector4~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \cpu1|Selector4~13 (
// Equation(s):
// \cpu1|Selector4~13_combout  = ( !\cpu1|Add1~14_sumout  & ( \cpu1|op.00001~1_combout  & ( (\cpu1|Selector4~12_combout  & (!\cpu1|Selector4~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~14_sumout )))) ) ) ) # ( \cpu1|Add1~14_sumout  & ( 
// !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector4~12_combout  & (!\cpu1|Selector4~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~14_sumout )))) ) ) ) # ( !\cpu1|Add1~14_sumout  & ( !\cpu1|op.00001~1_combout  & ( (\cpu1|Selector4~12_combout  & 
// (!\cpu1|Selector4~11_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~14_sumout )))) ) ) )

	.dataa(!\cpu1|sel_alu.01~0_combout ),
	.datab(!\cpu1|Add3~14_sumout ),
	.datac(!\cpu1|Selector4~12_combout ),
	.datad(!\cpu1|Selector4~11_combout ),
	.datae(!\cpu1|Add1~14_sumout ),
	.dataf(!\cpu1|op.00001~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector4~13 .extended_lut = "off";
defparam \cpu1|Selector4~13 .lut_mask = 64'h0E000E000E000000;
defparam \cpu1|Selector4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \cpu1|Selector3~11 (
// Equation(s):
// \cpu1|Selector3~11_combout  = ( \cpu1|Selector12~4_combout  & ( (\cpu1|pic_ps.100~q  & (\cpu1|op.00101~0_combout  & !\cpu1|Selector11~4_combout )) ) ) # ( !\cpu1|Selector12~4_combout  & ( (\cpu1|pic_ps.100~q  & (((\cpu1|op.00101~0_combout  & 
// !\cpu1|Selector11~4_combout )) # (\cpu1|Equal30~0_combout ))) ) )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|op.00101~0_combout ),
	.datac(!\cpu1|Equal30~0_combout ),
	.datad(!\cpu1|Selector11~4_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~11 .extended_lut = "off";
defparam \cpu1|Selector3~11 .lut_mask = 64'h1505150511001100;
defparam \cpu1|Selector3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \cpu1|Selector3~12 (
// Equation(s):
// \cpu1|Selector3~12_combout  = ( \cpu1|WideOr0~0_combout  & ( (!\cpu1|Selector10~3_combout  & (!\cpu1|Selector3~5_combout  & ((!\cpu1|Selector11~4_combout ) # (!\cpu1|op.01001~0_combout )))) ) ) # ( !\cpu1|WideOr0~0_combout  & ( (!\cpu1|Selector3~5_combout 
//  & ((!\cpu1|Selector11~4_combout ) # (!\cpu1|op.01001~0_combout ))) ) )

	.dataa(!\cpu1|Selector11~4_combout ),
	.datab(!\cpu1|Selector10~3_combout ),
	.datac(!\cpu1|op.01001~0_combout ),
	.datad(!\cpu1|Selector3~5_combout ),
	.datae(gnd),
	.dataf(!\cpu1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~12 .extended_lut = "off";
defparam \cpu1|Selector3~12 .lut_mask = 64'hFA00FA00C800C800;
defparam \cpu1|Selector3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \cpu1|Selector3~13 (
// Equation(s):
// \cpu1|Selector3~13_combout  = ( !\cpu1|op.00001~1_combout  & ( \cpu1|Add1~18_sumout  & ( (!\cpu1|Selector3~11_combout  & (\cpu1|Selector3~12_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~18_sumout )))) ) ) ) # ( \cpu1|op.00001~1_combout  & ( 
// !\cpu1|Add1~18_sumout  & ( (!\cpu1|Selector3~11_combout  & (\cpu1|Selector3~12_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~18_sumout )))) ) ) ) # ( !\cpu1|op.00001~1_combout  & ( !\cpu1|Add1~18_sumout  & ( (!\cpu1|Selector3~11_combout  & 
// (\cpu1|Selector3~12_combout  & ((!\cpu1|sel_alu.01~0_combout ) # (!\cpu1|Add3~18_sumout )))) ) ) )

	.dataa(!\cpu1|Selector3~11_combout ),
	.datab(!\cpu1|Selector3~12_combout ),
	.datac(!\cpu1|sel_alu.01~0_combout ),
	.datad(!\cpu1|Add3~18_sumout ),
	.datae(!\cpu1|op.00001~1_combout ),
	.dataf(!\cpu1|Add1~18_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector3~13 .extended_lut = "off";
defparam \cpu1|Selector3~13 .lut_mask = 64'h2220222022200000;
defparam \cpu1|Selector3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \cpu1|load_pc~3 (
// Equation(s):
// \cpu1|load_pc~3_combout  = ( \cpu1|Selector3~13_combout  & ( !\cpu1|Selector5~9_combout  & ( (\cpu1|Selector5~13_combout  & (!\cpu1|Selector4~9_combout  & (!\cpu1|Selector3~9_combout  & \cpu1|Selector4~13_combout ))) ) ) )

	.dataa(!\cpu1|Selector5~13_combout ),
	.datab(!\cpu1|Selector4~9_combout ),
	.datac(!\cpu1|Selector3~9_combout ),
	.datad(!\cpu1|Selector4~13_combout ),
	.datae(!\cpu1|Selector3~13_combout ),
	.dataf(!\cpu1|Selector5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|load_pc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|load_pc~3 .extended_lut = "off";
defparam \cpu1|load_pc~3 .lut_mask = 64'h0000004000000000;
defparam \cpu1|load_pc~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \cpu1|Selector35~1 (
// Equation(s):
// \cpu1|Selector35~1_combout  = ( \cpu1|load_pc~5_combout  & ( \cpu1|load_pc~3_combout  & ( (\cpu1|pic_ps.010~q ) # (\cpu1|Selector35~0_combout ) ) ) ) # ( !\cpu1|load_pc~5_combout  & ( \cpu1|load_pc~3_combout  & ( ((\cpu1|Selector35~0_combout  & 
// (\cpu1|load_pc~2_combout  & \cpu1|load_pc~0_combout ))) # (\cpu1|pic_ps.010~q ) ) ) ) # ( \cpu1|load_pc~5_combout  & ( !\cpu1|load_pc~3_combout  & ( (\cpu1|pic_ps.010~q ) # (\cpu1|Selector35~0_combout ) ) ) ) # ( !\cpu1|load_pc~5_combout  & ( 
// !\cpu1|load_pc~3_combout  & ( \cpu1|pic_ps.010~q  ) ) )

	.dataa(!\cpu1|Selector35~0_combout ),
	.datab(!\cpu1|load_pc~2_combout ),
	.datac(!\cpu1|load_pc~0_combout ),
	.datad(!\cpu1|pic_ps.010~q ),
	.datae(!\cpu1|load_pc~5_combout ),
	.dataf(!\cpu1|load_pc~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector35~1 .extended_lut = "off";
defparam \cpu1|Selector35~1 .lut_mask = 64'h00FF55FF01FF55FF;
defparam \cpu1|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N37
dffeas \cpu1|pc_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[10] .is_wysiwyg = "true";
defparam \cpu1|pc_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N19
dffeas \cpu1|stack1|stack_rtl_0_bypass[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \cpu1|Selector17~0 (
// Equation(s):
// \cpu1|Selector17~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [18] & ( (\cpu1|pop~0_combout ) # (\cpu1|ir[9]~DUPLICATE_q ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [18] & ( 
// (!\cpu1|pop~0_combout  & ((\cpu1|Add4~37_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a9 )) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [18] & ( (\cpu1|ir[9]~DUPLICATE_q  & 
// !\cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [18] & ( (!\cpu1|pop~0_combout  & ((\cpu1|Add4~37_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a9 )) ) ) )

	.dataa(!\cpu1|ir[9]~DUPLICATE_q ),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\cpu1|Add4~37_sumout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector17~0 .extended_lut = "off";
defparam \cpu1|Selector17~0 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu1|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N1
dffeas \cpu1|pc_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[9] .is_wysiwyg = "true";
defparam \cpu1|pc_q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \cpu1|Add4~29 (
// Equation(s):
// \cpu1|Add4~29_sumout  = SUM(( GND ) + ( (\cpu1|pc_q [7] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~26  ))
// \cpu1|Add4~30  = CARRY(( GND ) + ( (\cpu1|pc_q [7] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~26  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [7]),
	.datag(gnd),
	.cin(\cpu1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~29_sumout ),
	.cout(\cpu1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~29 .extended_lut = "off";
defparam \cpu1|Add4~29 .lut_mask = 64'h0000FF0200000000;
defparam \cpu1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N58
dffeas \cpu1|stack1|stack_rtl_0_bypass[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N24
cyclonev_lcell_comb \cpu1|Selector19~0 (
// Equation(s):
// \cpu1|Selector19~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [16] & ( (\cpu1|pop~0_combout ) # (\cpu1|ir [7]) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [16] & ( (!\cpu1|pop~0_combout  & 
// ((\cpu1|Add4~29_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [16] & ( (\cpu1|ir [7] & !\cpu1|pop~0_combout ) ) ) ) # ( 
// !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [16] & ( (!\cpu1|pop~0_combout  & ((\cpu1|Add4~29_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a7 )) ) ) )

	.dataa(!\cpu1|ir [7]),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\cpu1|Add4~29_sumout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector19~0 .extended_lut = "off";
defparam \cpu1|Selector19~0 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu1|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N25
dffeas \cpu1|pc_q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[7] .is_wysiwyg = "true";
defparam \cpu1|pc_q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N41
dffeas \cpu1|stack1|stack_rtl_0_bypass[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \cpu1|Selector18~0 (
// Equation(s):
// \cpu1|Selector18~0_combout  = ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8  & ( \cpu1|stack1|stack_rtl_0_bypass [17] & ( ((!\cpu1|pc_q[1]~0_combout  & ((\cpu1|Add4~33_sumout ))) # (\cpu1|pc_q[1]~0_combout  & (\cpu1|ir [8]))) # 
// (\cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8  & ( \cpu1|stack1|stack_rtl_0_bypass [17] & ( (!\cpu1|pc_q[1]~0_combout  & (!\cpu1|pop~0_combout  & ((\cpu1|Add4~33_sumout )))) # (\cpu1|pc_q[1]~0_combout  & 
// (((\cpu1|ir [8])) # (\cpu1|pop~0_combout ))) ) ) ) # ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8  & ( !\cpu1|stack1|stack_rtl_0_bypass [17] & ( (!\cpu1|pc_q[1]~0_combout  & (((\cpu1|Add4~33_sumout )) # (\cpu1|pop~0_combout ))) # 
// (\cpu1|pc_q[1]~0_combout  & (!\cpu1|pop~0_combout  & (\cpu1|ir [8]))) ) ) ) # ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8  & ( !\cpu1|stack1|stack_rtl_0_bypass [17] & ( (!\cpu1|pop~0_combout  & ((!\cpu1|pc_q[1]~0_combout  & 
// ((\cpu1|Add4~33_sumout ))) # (\cpu1|pc_q[1]~0_combout  & (\cpu1|ir [8])))) ) ) )

	.dataa(!\cpu1|pc_q[1]~0_combout ),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|ir [8]),
	.datad(!\cpu1|Add4~33_sumout ),
	.datae(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector18~0 .extended_lut = "off";
defparam \cpu1|Selector18~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \cpu1|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N56
dffeas \cpu1|pc_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[8] .is_wysiwyg = "true";
defparam \cpu1|pc_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N46
dffeas \cpu1|mar_q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[8] .is_wysiwyg = "true";
defparam \cpu1|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \cpu1|mar_q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[9] .is_wysiwyg = "true";
defparam \cpu1|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \cpu1|mar_q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[10] .is_wysiwyg = "true";
defparam \cpu1|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N31
dffeas \cpu1|mar_q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[7] .is_wysiwyg = "true";
defparam \cpu1|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \cpu1|rom1|Equal0~0 (
// Equation(s):
// \cpu1|rom1|Equal0~0_combout  = ( !\cpu1|mar_q [6] & ( (!\cpu1|mar_q [8] & (!\cpu1|mar_q [9] & (!\cpu1|mar_q [10] & !\cpu1|mar_q [7]))) ) )

	.dataa(!\cpu1|mar_q [8]),
	.datab(!\cpu1|mar_q [9]),
	.datac(!\cpu1|mar_q [10]),
	.datad(!\cpu1|mar_q [7]),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal0~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \cpu1|rom1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \cpu1|rom1|Equal32~1 (
// Equation(s):
// \cpu1|rom1|Equal32~1_combout  = ( \cpu1|mar_q [5] & ( (\cpu1|rom1|Equal0~0_combout  & !\cpu1|mar_q[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|rom1|Equal0~0_combout ),
	.datad(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal32~1 .extended_lut = "off";
defparam \cpu1|rom1|Equal32~1 .lut_mask = 64'h000000000F000F00;
defparam \cpu1|rom1|Equal32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N6
cyclonev_lcell_comb \cpu1|rom1|WideNor0~0 (
// Equation(s):
// \cpu1|rom1|WideNor0~0_combout  = ( \cpu1|rom1|Equal32~1_combout  & ( \cpu1|mar_q [0] & ( (\cpu1|mar_q [2] & (!\cpu1|mar_q [1] & !\cpu1|mar_q [3])) ) ) ) # ( \cpu1|rom1|Equal32~1_combout  & ( !\cpu1|mar_q [0] & ( (!\cpu1|mar_q [3] & ((\cpu1|mar_q [2]))) # 
// (\cpu1|mar_q [3] & (\cpu1|rom1|Equal4~0_combout )) ) ) ) # ( !\cpu1|rom1|Equal32~1_combout  & ( !\cpu1|mar_q [0] & ( (\cpu1|rom1|Equal4~0_combout  & \cpu1|mar_q [3]) ) ) )

	.dataa(!\cpu1|rom1|Equal4~0_combout ),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal32~1_combout ),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~0 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~0 .lut_mask = 64'h0055335500003000;
defparam \cpu1|rom1|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N39
cyclonev_lcell_comb \cpu1|rom1|WideNor0~9 (
// Equation(s):
// \cpu1|rom1|WideNor0~9_combout  = ( \cpu1|rom1|WideNor0~3_combout  & ( !\cpu1|rom1|WideNor0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu1|rom1|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideNor0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideNor0~9 .extended_lut = "off";
defparam \cpu1|rom1|WideNor0~9 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu1|rom1|WideNor0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N36
cyclonev_lcell_comb \cpu1|rom1|WideOr11~0 (
// Equation(s):
// \cpu1|rom1|WideOr11~0_combout  = ( \cpu1|mar_q [2] & ( ((!\cpu1|mar_q [1] & \cpu1|rom1|Equal33~0_combout )) # (\cpu1|rom1|Equal32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu1|mar_q [1]),
	.datac(!\cpu1|rom1|Equal32~0_combout ),
	.datad(!\cpu1|rom1|Equal33~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr11~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr11~0 .lut_mask = 64'h000000000FCF0FCF;
defparam \cpu1|rom1|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N36
cyclonev_lcell_comb \cpu1|rom1|WideOr11 (
// Equation(s):
// \cpu1|rom1|WideOr11~combout  = ( \cpu1|rom1|WideNor0~5_combout  & ( (!\cpu1|rom1|WideOr11~0_combout  & ((!\cpu1|rom1|WideNor0~7_combout ) # ((!\cpu1|rom1|WideNor0~9_combout ) # (\cpu1|rom1|WideNor0~8_combout )))) ) )

	.dataa(!\cpu1|rom1|WideNor0~7_combout ),
	.datab(!\cpu1|rom1|WideNor0~9_combout ),
	.datac(!\cpu1|rom1|WideOr11~0_combout ),
	.datad(!\cpu1|rom1|WideNor0~8_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideNor0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr11 .extended_lut = "off";
defparam \cpu1|rom1|WideOr11 .lut_mask = 64'h00000000E0F0E0F0;
defparam \cpu1|rom1|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N50
dffeas \cpu1|ir[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr11~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[0] .is_wysiwyg = "true";
defparam \cpu1|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \cpu1|sel_pc.100~2 (
// Equation(s):
// \cpu1|sel_pc.100~2_combout  = ( \cpu1|ir [0] & ( (!\cpu1|pic_ps.100~q ) # (((!\cpu1|ir [1]) # (!\cpu1|Equal36~0_combout )) # (\cpu1|sel_pc.100~1_combout )) ) ) # ( !\cpu1|ir [0] )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|ir [1]),
	.datad(!\cpu1|Equal36~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.100~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.100~2 .extended_lut = "off";
defparam \cpu1|sel_pc.100~2 .lut_mask = 64'hFFFFFFFFFFFBFFFB;
defparam \cpu1|sel_pc.100~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \cpu1|Selector20~0 (
// Equation(s):
// \cpu1|Selector20~0_combout  = ( !\cpu1|stack1|stack~1_combout  & ( (!\cpu1|Add4~25_sumout  & (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a6 ))) # (\cpu1|Add4~25_sumout  & ((!\cpu1|sel_pc.100~2_combout ) # 
// (((\cpu1|pop~0_combout  & \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a6 )) # (\cpu1|sel_pc.000~3_combout )))) ) ) # ( \cpu1|stack1|stack~1_combout  & ( (!\cpu1|Add4~25_sumout  & (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0_bypass [15]))) # 
// (\cpu1|Add4~25_sumout  & ((!\cpu1|sel_pc.100~2_combout ) # (((\cpu1|pop~0_combout  & \cpu1|stack1|stack_rtl_0_bypass [15])) # (\cpu1|sel_pc.000~3_combout )))) ) )

	.dataa(!\cpu1|Add4~25_sumout ),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0_bypass [15]),
	.datad(!\cpu1|sel_pc.100~2_combout ),
	.datae(!\cpu1|stack1|stack~1_combout ),
	.dataf(!\cpu1|sel_pc.000~3_combout ),
	.datag(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector20~0 .extended_lut = "on";
defparam \cpu1|Selector20~0 .lut_mask = 64'h5703570357575757;
defparam \cpu1|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N31
dffeas \cpu1|pc_q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[6] .is_wysiwyg = "true";
defparam \cpu1|pc_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \cpu1|mar_q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[6] .is_wysiwyg = "true";
defparam \cpu1|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \cpu1|rom1|Equal0~1 (
// Equation(s):
// \cpu1|rom1|Equal0~1_combout  = ( !\cpu1|mar_q [10] & ( !\cpu1|mar_q [7] & ( (!\cpu1|mar_q [5] & (!\cpu1|mar_q [6] & (!\cpu1|mar_q [8] & !\cpu1|mar_q [9]))) ) ) )

	.dataa(!\cpu1|mar_q [5]),
	.datab(!\cpu1|mar_q [6]),
	.datac(!\cpu1|mar_q [8]),
	.datad(!\cpu1|mar_q [9]),
	.datae(!\cpu1|mar_q [10]),
	.dataf(!\cpu1|mar_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal0~1 .extended_lut = "off";
defparam \cpu1|rom1|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu1|rom1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N33
cyclonev_lcell_comb \cpu1|rom1|Equal4~0 (
// Equation(s):
// \cpu1|rom1|Equal4~0_combout  = ( \cpu1|mar_q [2] & ( (!\cpu1|mar_q [1] & (!\cpu1|mar_q [4] & \cpu1|rom1|Equal0~1_combout )) ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(!\cpu1|mar_q [4]),
	.datac(gnd),
	.datad(!\cpu1|rom1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal4~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal4~0 .lut_mask = 64'h0000000000880088;
defparam \cpu1|rom1|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N30
cyclonev_lcell_comb \cpu1|rom1|Equal0~2 (
// Equation(s):
// \cpu1|rom1|Equal0~2_combout  = ( !\cpu1|mar_q [2] & ( (!\cpu1|mar_q [1] & (!\cpu1|mar_q [4] & \cpu1|rom1|Equal0~1_combout )) ) )

	.dataa(!\cpu1|mar_q [1]),
	.datab(!\cpu1|mar_q [4]),
	.datac(!\cpu1|rom1|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal0~2 .extended_lut = "off";
defparam \cpu1|rom1|Equal0~2 .lut_mask = 64'h0808080800000000;
defparam \cpu1|rom1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N42
cyclonev_lcell_comb \cpu1|rom1|WideOr10 (
// Equation(s):
// \cpu1|rom1|WideOr10~combout  = ( \cpu1|rom1|WideNor0~5_combout  & ( (!\cpu1|mar_q [3] & ((!\cpu1|mar_q [0] & ((\cpu1|rom1|Equal0~2_combout ))) # (\cpu1|mar_q [0] & (\cpu1|rom1|Equal4~0_combout )))) # (\cpu1|mar_q [3] & (\cpu1|rom1|Equal4~0_combout  & 
// ((!\cpu1|mar_q [0])))) ) ) # ( !\cpu1|rom1|WideNor0~5_combout  )

	.dataa(!\cpu1|mar_q [3]),
	.datab(!\cpu1|rom1|Equal4~0_combout ),
	.datac(!\cpu1|rom1|Equal0~2_combout ),
	.datad(!\cpu1|mar_q [0]),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideNor0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr10 .extended_lut = "off";
defparam \cpu1|rom1|WideOr10 .lut_mask = 64'hFFFFFFFF1B221B22;
defparam \cpu1|rom1|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N4
dffeas \cpu1|ir[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr10~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[1] .is_wysiwyg = "true";
defparam \cpu1|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N9
cyclonev_lcell_comb \cpu1|sel_pc.000~0 (
// Equation(s):
// \cpu1|sel_pc.000~0_combout  = ( !\cpu1|ir [3] & ( !\cpu1|ir[2]~DUPLICATE_q  & ( (\cpu1|ir [8] & (!\cpu1|ir[4]~DUPLICATE_q  & !\cpu1|ir [5])) ) ) )

	.dataa(!\cpu1|ir [8]),
	.datab(!\cpu1|ir[4]~DUPLICATE_q ),
	.datac(!\cpu1|ir [5]),
	.datad(gnd),
	.datae(!\cpu1|ir [3]),
	.dataf(!\cpu1|ir[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.000~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.000~0 .extended_lut = "off";
defparam \cpu1|sel_pc.000~0 .lut_mask = 64'h4040000000000000;
defparam \cpu1|sel_pc.000~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N9
cyclonev_lcell_comb \cpu1|sel_pc.000~1 (
// Equation(s):
// \cpu1|sel_pc.000~1_combout  = ( \cpu1|ir [13] & ( (!\cpu1|ir [12]) # ((!\cpu1|ir [11] & (!\cpu1|ir [8] & !\cpu1|ir[9]~DUPLICATE_q )) # (\cpu1|ir [11] & (\cpu1|ir [8]))) ) ) # ( !\cpu1|ir [13] & ( (!\cpu1|ir [11] & (!\cpu1|ir[9]~DUPLICATE_q  & ((!\cpu1|ir 
// [12]) # (!\cpu1|ir [8])))) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [12]),
	.datac(!\cpu1|ir [8]),
	.datad(!\cpu1|ir[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.000~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.000~1 .extended_lut = "off";
defparam \cpu1|sel_pc.000~1 .lut_mask = 64'hA800A800EDCDEDCD;
defparam \cpu1|sel_pc.000~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \cpu1|sel_pc.000~4 (
// Equation(s):
// \cpu1|sel_pc.000~4_combout  = ( \cpu1|sel_pc.000~0_combout  & ( \cpu1|sel_pc.000~1_combout  & ( (!\cpu1|ir [13]) # (!\cpu1|pic_ps.100~q ) ) ) ) # ( !\cpu1|sel_pc.000~0_combout  & ( \cpu1|sel_pc.000~1_combout  & ( (!\cpu1|pic_ps.100~q ) # ((!\cpu1|ir [13] 
// & ((\cpu1|ir [12]) # (\cpu1|ir [7])))) ) ) ) # ( \cpu1|sel_pc.000~0_combout  & ( !\cpu1|sel_pc.000~1_combout  ) ) # ( !\cpu1|sel_pc.000~0_combout  & ( !\cpu1|sel_pc.000~1_combout  ) )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [7]),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|ir [12]),
	.datae(!\cpu1|sel_pc.000~0_combout ),
	.dataf(!\cpu1|sel_pc.000~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.000~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.000~4 .extended_lut = "off";
defparam \cpu1|sel_pc.000~4 .lut_mask = 64'hFFFFFFFFF2FAFAFA;
defparam \cpu1|sel_pc.000~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \cpu1|sel_pc.100~3 (
// Equation(s):
// \cpu1|sel_pc.100~3_combout  = (!\cpu1|pic_ps.100~q ) # (\cpu1|sel_pc.100~1_combout )

	.dataa(!\cpu1|pic_ps.100~q ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.100~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.100~3 .extended_lut = "off";
defparam \cpu1|sel_pc.100~3 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \cpu1|sel_pc.100~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \cpu1|Add4~44 (
// Equation(s):
// \cpu1|Add4~44_combout  = ( \cpu1|ir [1] & ( \cpu1|ir [0] & ( (\cpu1|W_q [0] & (\cpu1|Equal36~0_combout  & (\cpu1|pic_ps.100~q  & !\cpu1|sel_pc.100~1_combout ))) ) ) )

	.dataa(!\cpu1|W_q [0]),
	.datab(!\cpu1|Equal36~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|sel_pc.100~1_combout ),
	.datae(!\cpu1|ir [1]),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Add4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~44 .extended_lut = "off";
defparam \cpu1|Add4~44 .lut_mask = 64'h0000000000000100;
defparam \cpu1|Add4~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \cpu1|Add4~9 (
// Equation(s):
// \cpu1|Add4~9_sumout  = SUM(( ((\cpu1|pc_q [0] & !\cpu1|sel_pc.100~2_combout )) # (\cpu1|sel_pc.000~3_combout ) ) + ( ((\cpu1|pc_q [0] & \cpu1|sel_pc.000~3_combout )) # (\cpu1|Add4~44_combout ) ) + ( !VCC ))
// \cpu1|Add4~10  = CARRY(( ((\cpu1|pc_q [0] & !\cpu1|sel_pc.100~2_combout )) # (\cpu1|sel_pc.000~3_combout ) ) + ( ((\cpu1|pc_q [0] & \cpu1|sel_pc.000~3_combout )) # (\cpu1|Add4~44_combout ) ) + ( !VCC ))

	.dataa(!\cpu1|pc_q [0]),
	.datab(gnd),
	.datac(!\cpu1|sel_pc.000~3_combout ),
	.datad(!\cpu1|sel_pc.100~2_combout ),
	.datae(gnd),
	.dataf(!\cpu1|Add4~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~9_sumout ),
	.cout(\cpu1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~9 .extended_lut = "off";
defparam \cpu1|Add4~9 .lut_mask = 64'h0000FA0000005F0F;
defparam \cpu1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \cpu1|Add4~1 (
// Equation(s):
// \cpu1|Add4~1_sumout  = SUM(( (\cpu1|pc_q[1]~DUPLICATE_q  & ((!\cpu1|sel_pc.100~3_combout ) # (\cpu1|sel_pc.000~4_combout ))) ) + ( GND ) + ( \cpu1|Add4~10  ))
// \cpu1|Add4~2  = CARRY(( (\cpu1|pc_q[1]~DUPLICATE_q  & ((!\cpu1|sel_pc.100~3_combout ) # (\cpu1|sel_pc.000~4_combout ))) ) + ( GND ) + ( \cpu1|Add4~10  ))

	.dataa(gnd),
	.datab(!\cpu1|pc_q[1]~DUPLICATE_q ),
	.datac(!\cpu1|sel_pc.000~4_combout ),
	.datad(!\cpu1|sel_pc.100~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~1_sumout ),
	.cout(\cpu1|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~1 .extended_lut = "off";
defparam \cpu1|Add4~1 .lut_mask = 64'h0000FFFF00003303;
defparam \cpu1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N50
dffeas \cpu1|pc_q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[1] .is_wysiwyg = "true";
defparam \cpu1|pc_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N38
dffeas \cpu1|stack1|stack_rtl_0_bypass[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \cpu1|Selector25~0 (
// Equation(s):
// \cpu1|Selector25~0_combout  = ( \cpu1|stack1|stack_rtl_0_bypass [10] & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1  & ( ((!\cpu1|pc_q[1]~0_combout  & ((\cpu1|Add4~1_sumout ))) # (\cpu1|pc_q[1]~0_combout  & (\cpu1|ir [1]))) # 
// (\cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|stack1|stack_rtl_0_bypass [10] & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu1|pc_q[1]~0_combout  & (((\cpu1|pop~0_combout ) # (\cpu1|Add4~1_sumout )))) # (\cpu1|pc_q[1]~0_combout  & (\cpu1|ir 
// [1] & ((!\cpu1|pop~0_combout )))) ) ) ) # ( \cpu1|stack1|stack_rtl_0_bypass [10] & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu1|pc_q[1]~0_combout  & (((\cpu1|Add4~1_sumout  & !\cpu1|pop~0_combout )))) # (\cpu1|pc_q[1]~0_combout  & 
// (((\cpu1|pop~0_combout )) # (\cpu1|ir [1]))) ) ) ) # ( !\cpu1|stack1|stack_rtl_0_bypass [10] & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu1|pop~0_combout  & ((!\cpu1|pc_q[1]~0_combout  & ((\cpu1|Add4~1_sumout ))) # 
// (\cpu1|pc_q[1]~0_combout  & (\cpu1|ir [1])))) ) ) )

	.dataa(!\cpu1|ir [1]),
	.datab(!\cpu1|Add4~1_sumout ),
	.datac(!\cpu1|pc_q[1]~0_combout ),
	.datad(!\cpu1|pop~0_combout ),
	.datae(!\cpu1|stack1|stack_rtl_0_bypass [10]),
	.dataf(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector25~0 .extended_lut = "off";
defparam \cpu1|Selector25~0 .lut_mask = 64'h3500350F35F035FF;
defparam \cpu1|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \cpu1|pc_q[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|pc_q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \cpu1|Add4~5 (
// Equation(s):
// \cpu1|Add4~5_sumout  = SUM(( (\cpu1|pc_q [2] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~2  ))
// \cpu1|Add4~6  = CARRY(( (\cpu1|pc_q [2] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~2  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|pc_q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~5_sumout ),
	.cout(\cpu1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~5 .extended_lut = "off";
defparam \cpu1|Add4~5 .lut_mask = 64'h0000FFFF000000FD;
defparam \cpu1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \cpu1|Add4~13 (
// Equation(s):
// \cpu1|Add4~13_sumout  = SUM(( GND ) + ( (\cpu1|pc_q [3] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~6  ))
// \cpu1|Add4~14  = CARRY(( GND ) + ( (\cpu1|pc_q [3] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( \cpu1|Add4~6  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [3]),
	.datag(gnd),
	.cin(\cpu1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~13_sumout ),
	.cout(\cpu1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~13 .extended_lut = "off";
defparam \cpu1|Add4~13 .lut_mask = 64'h0000FF0200000000;
defparam \cpu1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \cpu1|Add4~17 (
// Equation(s):
// \cpu1|Add4~17_sumout  = SUM(( (\cpu1|pc_q [4] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~14  ))
// \cpu1|Add4~18  = CARRY(( (\cpu1|pc_q [4] & (((!\cpu1|sel_pc.100~1_combout ) # (!\cpu1|pic_ps.100~q )) # (\cpu1|sel_pc.000~2_combout ))) ) + ( GND ) + ( \cpu1|Add4~14  ))

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|sel_pc.100~1_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|pc_q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu1|Add4~17_sumout ),
	.cout(\cpu1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu1|Add4~17 .extended_lut = "off";
defparam \cpu1|Add4~17 .lut_mask = 64'h0000FFFF000000FD;
defparam \cpu1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N16
dffeas \cpu1|stack1|stack_rtl_0_bypass[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \cpu1|Selector22~0 (
// Equation(s):
// \cpu1|Selector22~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [13] & ( (\cpu1|pop~0_combout ) # (\cpu1|ir[4]~DUPLICATE_q ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [13] & ( 
// (!\cpu1|pop~0_combout  & (\cpu1|Add4~17_sumout )) # (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [13] & ( (\cpu1|ir[4]~DUPLICATE_q  & 
// !\cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [13] & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~17_sumout )) # (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\cpu1|Add4~17_sumout ),
	.datab(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\cpu1|ir[4]~DUPLICATE_q ),
	.datad(!\cpu1|pop~0_combout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector22~0 .extended_lut = "off";
defparam \cpu1|Selector22~0 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu1|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N49
dffeas \cpu1|pc_q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[4] .is_wysiwyg = "true";
defparam \cpu1|pc_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N38
dffeas \cpu1|stack1|stack_rtl_0_bypass[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N18
cyclonev_lcell_comb \cpu1|Selector21~0 (
// Equation(s):
// \cpu1|Selector21~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|ir [5] & ( (!\cpu1|pop~0_combout ) # (\cpu1|stack1|stack_rtl_0_bypass [14]) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|ir [5] & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~21_sumout )) # 
// (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|ir [5] & ( (\cpu1|stack1|stack_rtl_0_bypass [14] & \cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|ir [5] 
// & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~21_sumout )) # (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a5 ))) ) ) )

	.dataa(!\cpu1|Add4~21_sumout ),
	.datab(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\cpu1|stack1|stack_rtl_0_bypass [14]),
	.datad(!\cpu1|pop~0_combout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|ir [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector21~0 .extended_lut = "off";
defparam \cpu1|Selector21~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \cpu1|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N46
dffeas \cpu1|pc_q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[5] .is_wysiwyg = "true";
defparam \cpu1|pc_q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N58
dffeas \cpu1|mar_q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[5] .is_wysiwyg = "true";
defparam \cpu1|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \cpu1|rom1|Equal32~0 (
// Equation(s):
// \cpu1|rom1|Equal32~0_combout  = ( !\cpu1|mar_q [0] & ( (\cpu1|mar_q [5] & (\cpu1|rom1|Equal0~0_combout  & (!\cpu1|mar_q [3] & !\cpu1|mar_q[4]~DUPLICATE_q ))) ) )

	.dataa(!\cpu1|mar_q [5]),
	.datab(!\cpu1|rom1|Equal0~0_combout ),
	.datac(!\cpu1|mar_q [3]),
	.datad(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal32~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal32~0 .lut_mask = 64'h1000100000000000;
defparam \cpu1|rom1|Equal32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N12
cyclonev_lcell_comb \cpu1|rom1|WideOr4~0 (
// Equation(s):
// \cpu1|rom1|WideOr4~0_combout  = ( \cpu1|rom1|Equal0~1_combout  & ( \cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [0] & (!\cpu1|mar_q [3] & (!\cpu1|mar_q [2] $ (!\cpu1|mar_q [1])))) ) ) ) # ( \cpu1|rom1|Equal0~1_combout  & ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( 
// (!\cpu1|mar_q [2] & (!\cpu1|mar_q [3] $ (((\cpu1|mar_q [0] & !\cpu1|mar_q [1]))))) # (\cpu1|mar_q [2] & ((!\cpu1|mar_q [0] & (\cpu1|mar_q [1] & \cpu1|mar_q [3])) # (\cpu1|mar_q [0] & (!\cpu1|mar_q [1] & !\cpu1|mar_q [3])))) ) ) )

	.dataa(!\cpu1|mar_q [0]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|mar_q [3]),
	.datae(!\cpu1|rom1|Equal0~1_combout ),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr4~0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr4~0 .lut_mask = 64'h00009C4200001400;
defparam \cpu1|rom1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N39
cyclonev_lcell_comb \cpu1|rom1|WideOr4~1 (
// Equation(s):
// \cpu1|rom1|WideOr4~1_combout  = ( \cpu1|mar_q [2] & ( (\cpu1|rom1|WideNor0~1_combout ) # (\cpu1|rom1|WideOr4~0_combout ) ) ) # ( !\cpu1|mar_q [2] & ( (((\cpu1|rom1|Equal32~0_combout  & !\cpu1|mar_q [1])) # (\cpu1|rom1|WideNor0~1_combout )) # 
// (\cpu1|rom1|WideOr4~0_combout ) ) )

	.dataa(!\cpu1|rom1|Equal32~0_combout ),
	.datab(!\cpu1|mar_q [1]),
	.datac(!\cpu1|rom1|WideOr4~0_combout ),
	.datad(!\cpu1|rom1|WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr4~1 .extended_lut = "off";
defparam \cpu1|rom1|WideOr4~1 .lut_mask = 64'h4FFF4FFF0FFF0FFF;
defparam \cpu1|rom1|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N40
dffeas \cpu1|ir[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[8] .is_wysiwyg = "true";
defparam \cpu1|ir[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \cpu1|sel_pc.100~0 (
// Equation(s):
// \cpu1|sel_pc.100~0_combout  = ( \cpu1|ir [9] & ( \cpu1|ir [8] & ( (\cpu1|ir [11] & (\cpu1|ir [13] & \cpu1|ir [12])) ) ) ) # ( !\cpu1|ir [9] & ( \cpu1|ir [8] & ( (!\cpu1|ir [11] & (!\cpu1|ir [13] & (!\cpu1|ir [7] & !\cpu1|ir [12]))) # (\cpu1|ir [11] & 
// (\cpu1|ir [13] & ((\cpu1|ir [12])))) ) ) ) # ( !\cpu1|ir [9] & ( !\cpu1|ir [8] & ( (!\cpu1|ir [11] & ((!\cpu1|ir [13] & (!\cpu1|ir [7] & !\cpu1|ir [12])) # (\cpu1|ir [13] & ((\cpu1|ir [12]))))) ) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [13]),
	.datac(!\cpu1|ir [7]),
	.datad(!\cpu1|ir [12]),
	.datae(!\cpu1|ir [9]),
	.dataf(!\cpu1|ir [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.100~0 .extended_lut = "off";
defparam \cpu1|sel_pc.100~0 .lut_mask = 64'h8022000080110011;
defparam \cpu1|sel_pc.100~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \cpu1|sel_pc.100~1 (
// Equation(s):
// \cpu1|sel_pc.100~1_combout  = ( \cpu1|Equal12~0_combout  & ( \cpu1|Equal13~1_combout  & ( (!\cpu1|sel_pc.100~0_combout ) # ((!\cpu1|ir [8] & (\cpu1|ir [3] & \cpu1|Equal36~1_combout )) # (\cpu1|ir [8] & (!\cpu1|ir [3]))) ) ) ) # ( !\cpu1|Equal12~0_combout  
// & ( \cpu1|Equal13~1_combout  & ( !\cpu1|sel_pc.100~0_combout  ) ) ) # ( \cpu1|Equal12~0_combout  & ( !\cpu1|Equal13~1_combout  & ( !\cpu1|sel_pc.100~0_combout  ) ) ) # ( !\cpu1|Equal12~0_combout  & ( !\cpu1|Equal13~1_combout  & ( 
// !\cpu1|sel_pc.100~0_combout  ) ) )

	.dataa(!\cpu1|ir [8]),
	.datab(!\cpu1|sel_pc.100~0_combout ),
	.datac(!\cpu1|ir [3]),
	.datad(!\cpu1|Equal36~1_combout ),
	.datae(!\cpu1|Equal12~0_combout ),
	.dataf(!\cpu1|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.100~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.100~1 .extended_lut = "off";
defparam \cpu1|sel_pc.100~1 .lut_mask = 64'hCCCCCCCCCCCCDCDE;
defparam \cpu1|sel_pc.100~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \cpu1|sel_pc.000~3 (
// Equation(s):
// \cpu1|sel_pc.000~3_combout  = ( \cpu1|ir [1] & ( \cpu1|ir [0] & ( (!\cpu1|pic_ps.100~q ) # ((!\cpu1|sel_pc.100~1_combout  & ((!\cpu1|Equal36~0_combout ))) # (\cpu1|sel_pc.100~1_combout  & (\cpu1|sel_pc.000~2_combout ))) ) ) ) # ( !\cpu1|ir [1] & ( 
// \cpu1|ir [0] & ( ((!\cpu1|pic_ps.100~q ) # (!\cpu1|sel_pc.100~1_combout )) # (\cpu1|sel_pc.000~2_combout ) ) ) ) # ( \cpu1|ir [1] & ( !\cpu1|ir [0] & ( ((!\cpu1|pic_ps.100~q ) # (!\cpu1|sel_pc.100~1_combout )) # (\cpu1|sel_pc.000~2_combout ) ) ) ) # ( 
// !\cpu1|ir [1] & ( !\cpu1|ir [0] & ( ((!\cpu1|pic_ps.100~q ) # (!\cpu1|sel_pc.100~1_combout )) # (\cpu1|sel_pc.000~2_combout ) ) ) )

	.dataa(!\cpu1|sel_pc.000~2_combout ),
	.datab(!\cpu1|Equal36~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(!\cpu1|sel_pc.100~1_combout ),
	.datae(!\cpu1|ir [1]),
	.dataf(!\cpu1|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.000~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.000~3 .extended_lut = "off";
defparam \cpu1|sel_pc.000~3 .lut_mask = 64'hFFF5FFF5FFF5FCF5;
defparam \cpu1|sel_pc.000~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \cpu1|stack1|stack_rtl_0_bypass[9]~feeder (
// Equation(s):
// \cpu1|stack1|stack_rtl_0_bypass[9]~feeder_combout  = ( \cpu1|pc_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|pc_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|stack1|stack_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \cpu1|stack1|stack_rtl_0_bypass[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu1|stack1|stack_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N50
dffeas \cpu1|stack1|stack_rtl_0_bypass[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|stack1|stack_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N45
cyclonev_lcell_comb \cpu1|Selector26~0 (
// Equation(s):
// \cpu1|Selector26~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [9] & ( (\cpu1|ir [0]) # (\cpu1|pop~0_combout ) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [9] & ( (!\cpu1|pop~0_combout  & 
// (\cpu1|Add4~9_sumout )) # (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [9] & ( (!\cpu1|pop~0_combout  & \cpu1|ir [0]) ) ) ) # ( 
// !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [9] & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~9_sumout )) # (\cpu1|pop~0_combout  & ((\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) )

	.dataa(!\cpu1|Add4~9_sumout ),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\cpu1|ir [0]),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector26~0 .extended_lut = "off";
defparam \cpu1|Selector26~0 .lut_mask = 64'h474700CC474733FF;
defparam \cpu1|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N46
dffeas \cpu1|pc_q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[0] .is_wysiwyg = "true";
defparam \cpu1|pc_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N40
dffeas \cpu1|mar_q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[0] .is_wysiwyg = "true";
defparam \cpu1|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \cpu1|rom1|Equal1~0 (
// Equation(s):
// \cpu1|rom1|Equal1~0_combout  = ( \cpu1|mar_q [0] & ( !\cpu1|mar_q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|mar_q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal1~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal1~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu1|rom1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N33
cyclonev_lcell_comb \cpu1|rom1|Equal7~0 (
// Equation(s):
// \cpu1|rom1|Equal7~0_combout  = ( !\cpu1|mar_q[4]~DUPLICATE_q  & ( (\cpu1|mar_q [2] & (\cpu1|rom1|Equal1~0_combout  & (\cpu1|mar_q [1] & \cpu1|rom1|Equal0~1_combout ))) ) )

	.dataa(!\cpu1|mar_q [2]),
	.datab(!\cpu1|rom1|Equal1~0_combout ),
	.datac(!\cpu1|mar_q [1]),
	.datad(!\cpu1|rom1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu1|mar_q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|Equal7~0 .extended_lut = "off";
defparam \cpu1|rom1|Equal7~0 .lut_mask = 64'h0001000100000000;
defparam \cpu1|rom1|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \cpu1|rom1|WideOr0 (
// Equation(s):
// \cpu1|rom1|WideOr0~combout  = ( \cpu1|rom1|WideOr0~0_combout  & ( (\cpu1|rom1|WideNor0~0_combout ) # (\cpu1|rom1|Equal7~0_combout ) ) ) # ( !\cpu1|rom1|WideOr0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|rom1|Equal7~0_combout ),
	.datad(!\cpu1|rom1|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr0 .extended_lut = "off";
defparam \cpu1|rom1|WideOr0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \cpu1|rom1|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N1
dffeas \cpu1|ir[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[13] .is_wysiwyg = "true";
defparam \cpu1|ir[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \cpu1|sel_pc.000~2 (
// Equation(s):
// \cpu1|sel_pc.000~2_combout  = ( \cpu1|sel_pc.000~1_combout  & ( (!\cpu1|ir [13] & (((\cpu1|ir [12]) # (\cpu1|sel_pc.000~0_combout )) # (\cpu1|ir [7]))) ) ) # ( !\cpu1|sel_pc.000~1_combout  )

	.dataa(!\cpu1|ir [13]),
	.datab(!\cpu1|ir [7]),
	.datac(!\cpu1|sel_pc.000~0_combout ),
	.datad(!\cpu1|ir [12]),
	.datae(gnd),
	.dataf(!\cpu1|sel_pc.000~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|sel_pc.000~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|sel_pc.000~2 .extended_lut = "off";
defparam \cpu1|sel_pc.000~2 .lut_mask = 64'hFFFFFFFF2AAA2AAA;
defparam \cpu1|sel_pc.000~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N47
dffeas \cpu1|stack1|stack_rtl_0_bypass[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N6
cyclonev_lcell_comb \cpu1|Selector24~0 (
// Equation(s):
// \cpu1|Selector24~0_combout  = ( \cpu1|ir [2] & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu1|pop~0_combout  & (((\cpu1|pc_q[1]~0_combout )) # (\cpu1|Add4~5_sumout ))) # (\cpu1|pop~0_combout  & (((!\cpu1|pc_q[1]~0_combout ) # 
// (\cpu1|stack1|stack_rtl_0_bypass [11])))) ) ) ) # ( !\cpu1|ir [2] & ( \cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~5_sumout  & (!\cpu1|pc_q[1]~0_combout ))) # (\cpu1|pop~0_combout  & 
// (((!\cpu1|pc_q[1]~0_combout ) # (\cpu1|stack1|stack_rtl_0_bypass [11])))) ) ) ) # ( \cpu1|ir [2] & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu1|pop~0_combout  & (((\cpu1|pc_q[1]~0_combout )) # (\cpu1|Add4~5_sumout ))) # 
// (\cpu1|pop~0_combout  & (((\cpu1|pc_q[1]~0_combout  & \cpu1|stack1|stack_rtl_0_bypass [11])))) ) ) ) # ( !\cpu1|ir [2] & ( !\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu1|pop~0_combout  & (\cpu1|Add4~5_sumout  & 
// (!\cpu1|pc_q[1]~0_combout ))) # (\cpu1|pop~0_combout  & (((\cpu1|pc_q[1]~0_combout  & \cpu1|stack1|stack_rtl_0_bypass [11])))) ) ) )

	.dataa(!\cpu1|Add4~5_sumout ),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|pc_q[1]~0_combout ),
	.datad(!\cpu1|stack1|stack_rtl_0_bypass [11]),
	.datae(!\cpu1|ir [2]),
	.dataf(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector24~0 .extended_lut = "off";
defparam \cpu1|Selector24~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \cpu1|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N7
dffeas \cpu1|pc_q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[2] .is_wysiwyg = "true";
defparam \cpu1|pc_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N56
dffeas \cpu1|mar_q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[2] .is_wysiwyg = "true";
defparam \cpu1|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \cpu1|rom1|WideOr2~3 (
// Equation(s):
// \cpu1|rom1|WideOr2~3_combout  = ( \cpu1|mar_q [0] & ( (!\cpu1|mar_q [3] & (\cpu1|mar_q [2] & (\cpu1|rom1|Equal20~1_combout  & !\cpu1|mar_q [1]))) ) ) # ( !\cpu1|mar_q [0] & ( (!\cpu1|mar_q [3] & (\cpu1|mar_q [2] & (\cpu1|rom1|Equal20~1_combout  & 
// \cpu1|mar_q [1]))) ) )

	.dataa(!\cpu1|mar_q [3]),
	.datab(!\cpu1|mar_q [2]),
	.datac(!\cpu1|rom1|Equal20~1_combout ),
	.datad(!\cpu1|mar_q [1]),
	.datae(gnd),
	.dataf(!\cpu1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr2~3 .extended_lut = "off";
defparam \cpu1|rom1|WideOr2~3 .lut_mask = 64'h0002000202000200;
defparam \cpu1|rom1|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \cpu1|rom1|WideOr2 (
// Equation(s):
// \cpu1|rom1|WideOr2~combout  = ( \cpu1|rom1|WideOr1~1_combout  & ( (!\cpu1|rom1|WideOr2~2_combout ) # (\cpu1|rom1|WideOr2~3_combout ) ) ) # ( !\cpu1|rom1|WideOr1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu1|rom1|WideOr2~3_combout ),
	.datad(!\cpu1|rom1|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu1|rom1|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr2 .extended_lut = "off";
defparam \cpu1|rom1|WideOr2 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \cpu1|rom1|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N1
dffeas \cpu1|ir[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cpu1|rom1|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[11] .is_wysiwyg = "true";
defparam \cpu1|ir[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \cpu1|Equal12~0 (
// Equation(s):
// \cpu1|Equal12~0_combout  = ( !\cpu1|ir [13] & ( (!\cpu1|ir [11] & (!\cpu1|ir [9] & !\cpu1|ir [12])) ) )

	.dataa(!\cpu1|ir [11]),
	.datab(!\cpu1|ir [9]),
	.datac(!\cpu1|ir [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal12~0 .extended_lut = "off";
defparam \cpu1|Equal12~0 .lut_mask = 64'h8080808000000000;
defparam \cpu1|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \cpu1|Equal36~0 (
// Equation(s):
// \cpu1|Equal36~0_combout  = ( \cpu1|Equal13~1_combout  & ( (\cpu1|Equal12~0_combout  & (!\cpu1|ir [8] & \cpu1|ir [3])) ) )

	.dataa(!\cpu1|Equal12~0_combout ),
	.datab(gnd),
	.datac(!\cpu1|ir [8]),
	.datad(!\cpu1|ir [3]),
	.datae(gnd),
	.dataf(!\cpu1|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal36~0 .extended_lut = "off";
defparam \cpu1|Equal36~0 .lut_mask = 64'h0000000000500050;
defparam \cpu1|Equal36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \cpu1|pop~0 (
// Equation(s):
// \cpu1|pop~0_combout  = ( \cpu1|Equal36~1_combout  & ( (\cpu1|Equal36~0_combout  & \cpu1|pic_ps.100~q ) ) )

	.dataa(gnd),
	.datab(!\cpu1|Equal36~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|Equal36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|pop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|pop~0 .extended_lut = "off";
defparam \cpu1|pop~0 .lut_mask = 64'h0000000003030303;
defparam \cpu1|pop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N49
dffeas \cpu1|stack1|stack_rtl_0_bypass[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|stack1|stack_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|stack1|stack_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu1|stack1|stack_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \cpu1|Selector23~0 (
// Equation(s):
// \cpu1|Selector23~0_combout  = ( \cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [12] & ( (\cpu1|pop~0_combout ) # (\cpu1|ir [3]) ) ) ) # ( !\cpu1|pc_q[1]~0_combout  & ( \cpu1|stack1|stack_rtl_0_bypass [12] & ( (!\cpu1|pop~0_combout  & 
// ((\cpu1|Add4~13_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a3 )) ) ) ) # ( \cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [12] & ( (\cpu1|ir [3] & !\cpu1|pop~0_combout ) ) ) ) # ( 
// !\cpu1|pc_q[1]~0_combout  & ( !\cpu1|stack1|stack_rtl_0_bypass [12] & ( (!\cpu1|pop~0_combout  & ((\cpu1|Add4~13_sumout ))) # (\cpu1|pop~0_combout  & (\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a3 )) ) ) )

	.dataa(!\cpu1|ir [3]),
	.datab(!\cpu1|pop~0_combout ),
	.datac(!\cpu1|stack1|stack_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\cpu1|Add4~13_sumout ),
	.datae(!\cpu1|pc_q[1]~0_combout ),
	.dataf(!\cpu1|stack1|stack_rtl_0_bypass [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Selector23~0 .extended_lut = "off";
defparam \cpu1|Selector23~0 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu1|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N2
dffeas \cpu1|pc_q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|Selector23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|Selector35~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_q[3] .is_wysiwyg = "true";
defparam \cpu1|pc_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \cpu1|mar_q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.001~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[3] .is_wysiwyg = "true";
defparam \cpu1|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N45
cyclonev_lcell_comb \cpu1|rom1|WideOr8 (
// Equation(s):
// \cpu1|rom1|WideOr8~combout  = ( \cpu1|rom1|Equal0~2_combout  & ( ((\cpu1|mar_q [3] & ((!\cpu1|mar_q [0]) # (\cpu1|rom1|Equal4~0_combout )))) # (\cpu1|rom1|Equal35~0_combout ) ) ) # ( !\cpu1|rom1|Equal0~2_combout  & ( ((\cpu1|mar_q [3] & 
// \cpu1|rom1|Equal4~0_combout )) # (\cpu1|rom1|Equal35~0_combout ) ) )

	.dataa(!\cpu1|mar_q [3]),
	.datab(!\cpu1|rom1|Equal4~0_combout ),
	.datac(!\cpu1|rom1|Equal35~0_combout ),
	.datad(!\cpu1|mar_q [0]),
	.datae(gnd),
	.dataf(!\cpu1|rom1|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|rom1|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|rom1|WideOr8 .extended_lut = "off";
defparam \cpu1|rom1|WideOr8 .lut_mask = 64'h1F1F1F1F5F1F5F1F;
defparam \cpu1|rom1|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \cpu1|ir[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|rom1|WideOr8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|pic_ps.011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir[3] .is_wysiwyg = "true";
defparam \cpu1|ir[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \cpu1|Equal2~0 (
// Equation(s):
// \cpu1|Equal2~0_combout  = ( \cpu1|ir[4]~DUPLICATE_q  & ( !\cpu1|ir [2] & ( (!\cpu1|ir [0] & \cpu1|ir [1]) ) ) )

	.dataa(!\cpu1|ir [0]),
	.datab(gnd),
	.datac(!\cpu1|ir [1]),
	.datad(gnd),
	.datae(!\cpu1|ir[4]~DUPLICATE_q ),
	.dataf(!\cpu1|ir [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|Equal2~0 .extended_lut = "off";
defparam \cpu1|Equal2~0 .lut_mask = 64'h00000A0A00000000;
defparam \cpu1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \cpu1|tx_req~0 (
// Equation(s):
// \cpu1|tx_req~0_combout  = ( \cpu1|Equal2~0_combout  & ( !\cpu1|ir [5] & ( (\cpu1|ir [3] & (\cpu1|op.01010~0_combout  & \cpu1|pic_ps.100~q )) ) ) )

	.dataa(!\cpu1|ir [3]),
	.datab(!\cpu1|op.01010~0_combout ),
	.datac(!\cpu1|pic_ps.100~q ),
	.datad(gnd),
	.datae(!\cpu1|Equal2~0_combout ),
	.dataf(!\cpu1|ir [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu1|tx_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu1|tx_req~0 .extended_lut = "off";
defparam \cpu1|tx_req~0 .lut_mask = 64'h0000010100000000;
defparam \cpu1|tx_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N27
cyclonev_lcell_comb \rs232_1|tx0|bit_cnt~0 (
// Equation(s):
// \rs232_1|tx0|bit_cnt~0_combout  = ( \rs232_1|tx0|tx_ps [1] & ( (\RESET_N~input_o  & !\rs232_1|tx0|bit_cnt [0]) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( (\RESET_N~input_o  & (!\rs232_1|tx0|bit_cnt [0] & ((!\rs232_1|tx0|tx_ps [2]) # (!\rs232_1|tx0|tx_ps [0])))) 
// ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|tx0|tx_ps [0]),
	.datad(!\rs232_1|tx0|bit_cnt [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|bit_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt~0 .extended_lut = "off";
defparam \rs232_1|tx0|bit_cnt~0 .lut_mask = 64'h3200320033003300;
defparam \rs232_1|tx0|bit_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \rs232_1|tx0|bit_cnt[0]~1 (
// Equation(s):
// \rs232_1|tx0|bit_cnt[0]~1_combout  = ( \rs232_1|tx0|tx_ps [0] & ( (!\RESET_N~input_o ) # ((\rs232_1|tx0|tx_ps [2] & !\rs232_1|tx0|tx_ps [1])) ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( (!\RESET_N~input_o ) # ((\rs232_1|tx0|tx_ps [2] & 
// (!\rs232_1|tx0|LessThan0~3_combout  & !\rs232_1|tx0|tx_ps [1]))) ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|tx0|LessThan0~3_combout ),
	.datad(!\rs232_1|tx0|tx_ps [1]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|bit_cnt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt[0]~1 .extended_lut = "off";
defparam \rs232_1|tx0|bit_cnt[0]~1 .lut_mask = 64'hDCCCDCCCDDCCDDCC;
defparam \rs232_1|tx0|bit_cnt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N29
dffeas \rs232_1|tx0|bit_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|tx0|bit_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt[0] .is_wysiwyg = "true";
defparam \rs232_1|tx0|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N0
cyclonev_lcell_comb \rs232_1|tx0|bit_cnt~2 (
// Equation(s):
// \rs232_1|tx0|bit_cnt~2_combout  = ( \rs232_1|tx0|bit_cnt [1] & ( \rs232_1|tx0|tx_ps [2] & ( (!\rs232_1|tx0|bit_cnt [0] & (\RESET_N~input_o  & ((!\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|tx_ps [1])))) ) ) ) # ( !\rs232_1|tx0|bit_cnt [1] & ( 
// \rs232_1|tx0|tx_ps [2] & ( (\rs232_1|tx0|bit_cnt [0] & (\RESET_N~input_o  & ((!\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|tx_ps [1])))) ) ) ) # ( \rs232_1|tx0|bit_cnt [1] & ( !\rs232_1|tx0|tx_ps [2] & ( (!\rs232_1|tx0|bit_cnt [0] & \RESET_N~input_o ) ) ) ) # 
// ( !\rs232_1|tx0|bit_cnt [1] & ( !\rs232_1|tx0|tx_ps [2] & ( (\rs232_1|tx0|bit_cnt [0] & \RESET_N~input_o ) ) ) )

	.dataa(!\rs232_1|tx0|bit_cnt [0]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|tx0|tx_ps [1]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|bit_cnt [1]),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|bit_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt~2 .extended_lut = "off";
defparam \rs232_1|tx0|bit_cnt~2 .lut_mask = 64'h1111222211012202;
defparam \rs232_1|tx0|bit_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \rs232_1|tx0|bit_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|tx0|bit_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt[1] .is_wysiwyg = "true";
defparam \rs232_1|tx0|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N21
cyclonev_lcell_comb \rs232_1|tx0|Add1~0 (
// Equation(s):
// \rs232_1|tx0|Add1~0_combout  = ( \rs232_1|tx0|bit_cnt [2] & ( (!\rs232_1|tx0|bit_cnt [1]) # (!\rs232_1|tx0|bit_cnt [0]) ) ) # ( !\rs232_1|tx0|bit_cnt [2] & ( (\rs232_1|tx0|bit_cnt [1] & \rs232_1|tx0|bit_cnt [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|bit_cnt [1]),
	.datad(!\rs232_1|tx0|bit_cnt [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|bit_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add1~0 .extended_lut = "off";
defparam \rs232_1|tx0|Add1~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \rs232_1|tx0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N9
cyclonev_lcell_comb \rs232_1|tx0|bit_cnt~3 (
// Equation(s):
// \rs232_1|tx0|bit_cnt~3_combout  = ( \rs232_1|tx0|tx_ps [2] & ( (\RESET_N~input_o  & (\rs232_1|tx0|Add1~0_combout  & ((!\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|tx_ps [1])))) ) ) # ( !\rs232_1|tx0|tx_ps [2] & ( (\RESET_N~input_o  & 
// \rs232_1|tx0|Add1~0_combout ) ) )

	.dataa(!\rs232_1|tx0|tx_ps [1]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|tx0|tx_ps [0]),
	.datad(!\rs232_1|tx0|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|bit_cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt~3 .extended_lut = "off";
defparam \rs232_1|tx0|bit_cnt~3 .lut_mask = 64'h0033003300310031;
defparam \rs232_1|tx0|bit_cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N11
dffeas \rs232_1|tx0|bit_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|tx0|bit_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt[2] .is_wysiwyg = "true";
defparam \rs232_1|tx0|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N15
cyclonev_lcell_comb \rs232_1|tx0|Add1~1 (
// Equation(s):
// \rs232_1|tx0|Add1~1_combout  = ( \rs232_1|tx0|bit_cnt [3] & ( (!\rs232_1|tx0|bit_cnt [1]) # ((!\rs232_1|tx0|bit_cnt [2]) # (!\rs232_1|tx0|bit_cnt [0])) ) ) # ( !\rs232_1|tx0|bit_cnt [3] & ( (\rs232_1|tx0|bit_cnt [1] & (\rs232_1|tx0|bit_cnt [2] & 
// \rs232_1|tx0|bit_cnt [0])) ) )

	.dataa(!\rs232_1|tx0|bit_cnt [1]),
	.datab(!\rs232_1|tx0|bit_cnt [2]),
	.datac(gnd),
	.datad(!\rs232_1|tx0|bit_cnt [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|bit_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add1~1 .extended_lut = "off";
defparam \rs232_1|tx0|Add1~1 .lut_mask = 64'h00110011FFEEFFEE;
defparam \rs232_1|tx0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N6
cyclonev_lcell_comb \rs232_1|tx0|bit_cnt~4 (
// Equation(s):
// \rs232_1|tx0|bit_cnt~4_combout  = ( \rs232_1|tx0|Add1~1_combout  & ( (\RESET_N~input_o  & (((!\rs232_1|tx0|tx_ps [2]) # (!\rs232_1|tx0|tx_ps [0])) # (\rs232_1|tx0|tx_ps [1]))) ) )

	.dataa(!\rs232_1|tx0|tx_ps [1]),
	.datab(!\RESET_N~input_o ),
	.datac(!\rs232_1|tx0|tx_ps [2]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|bit_cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt~4 .extended_lut = "off";
defparam \rs232_1|tx0|bit_cnt~4 .lut_mask = 64'h0000000033313331;
defparam \rs232_1|tx0|bit_cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N8
dffeas \rs232_1|tx0|bit_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232_1|tx0|bit_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|bit_cnt[3] .is_wysiwyg = "true";
defparam \rs232_1|tx0|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N12
cyclonev_lcell_comb \rs232_1|tx0|Selector31~0 (
// Equation(s):
// \rs232_1|tx0|Selector31~0_combout  = ( \rs232_1|tx0|bit_cnt [3] & ( (\rs232_1|tx0|bit_cnt [1] & (!\rs232_1|tx0|bit_cnt [2] & !\rs232_1|tx0|bit_cnt [0])) ) )

	.dataa(!\rs232_1|tx0|bit_cnt [1]),
	.datab(!\rs232_1|tx0|bit_cnt [2]),
	.datac(!\rs232_1|tx0|bit_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|bit_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Selector31~0 .extended_lut = "off";
defparam \rs232_1|tx0|Selector31~0 .lut_mask = 64'h0000000040404040;
defparam \rs232_1|tx0|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N42
cyclonev_lcell_comb \rs232_1|tx0|Selector31~1 (
// Equation(s):
// \rs232_1|tx0|Selector31~1_combout  = ( \rs232_1|tx0|tx_ps [0] & ( \rs232_1|tx0|LessThan0~3_combout  & ( ((!\rs232_1|tx0|tx_ps [1] & (!\cpu1|tx_req~0_combout )) # (\rs232_1|tx0|tx_ps [1] & ((\rs232_1|tx0|Selector31~0_combout )))) # (\rs232_1|tx0|tx_ps [2]) 
// ) ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps [2]) # (\rs232_1|tx0|tx_ps [1]) ) ) ) # ( \rs232_1|tx0|tx_ps [0] & ( !\rs232_1|tx0|LessThan0~3_combout  & ( ((!\rs232_1|tx0|tx_ps [1] & 
// (!\cpu1|tx_req~0_combout )) # (\rs232_1|tx0|tx_ps [1] & ((\rs232_1|tx0|Selector31~0_combout )))) # (\rs232_1|tx0|tx_ps [2]) ) ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( !\rs232_1|tx0|LessThan0~3_combout  ) )

	.dataa(!\cpu1|tx_req~0_combout ),
	.datab(!\rs232_1|tx0|Selector31~0_combout ),
	.datac(!\rs232_1|tx0|tx_ps [1]),
	.datad(!\rs232_1|tx0|tx_ps [2]),
	.datae(!\rs232_1|tx0|tx_ps [0]),
	.dataf(!\rs232_1|tx0|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Selector31~1 .extended_lut = "off";
defparam \rs232_1|tx0|Selector31~1 .lut_mask = 64'hFFFFA3FFFF0FA3FF;
defparam \rs232_1|tx0|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \rs232_1|tx0|tx_ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|tx_ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|tx_ps[0] .is_wysiwyg = "true";
defparam \rs232_1|tx0|tx_ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N36
cyclonev_lcell_comb \rs232_1|tx0|Selector30~0 (
// Equation(s):
// \rs232_1|tx0|Selector30~0_combout  = ( \rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps [2] & !\rs232_1|tx0|tx_ps [0]) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps 
// [2] & ((!\rs232_1|tx0|tx_ps [0]) # (\cpu1|tx_req~0_combout ))) ) ) ) # ( \rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps [2] & !\rs232_1|tx0|tx_ps [0]) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( 
// !\rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps [0]) # ((!\rs232_1|tx0|tx_ps [2] & \cpu1|tx_req~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rs232_1|tx0|tx_ps [2]),
	.datac(!\cpu1|tx_req~0_combout ),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|tx_ps [1]),
	.dataf(!\rs232_1|tx0|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Selector30~0 .extended_lut = "off";
defparam \rs232_1|tx0|Selector30~0 .lut_mask = 64'hFF0CCC00CC0CCC00;
defparam \rs232_1|tx0|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N38
dffeas \rs232_1|tx0|tx_ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|tx_ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|tx_ps[1] .is_wysiwyg = "true";
defparam \rs232_1|tx0|tx_ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N30
cyclonev_lcell_comb \rs232_1|tx0|Selector29~0 (
// Equation(s):
// \rs232_1|tx0|Selector29~0_combout  = ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (!\rs232_1|tx0|tx_ps [1] & !\rs232_1|tx0|tx_ps [0]) ) ) ) # ( !\rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (\rs232_1|tx0|tx_ps [1] 
// & \rs232_1|tx0|tx_ps [0]) ) ) ) # ( !\rs232_1|tx0|tx_ps [2] & ( !\rs232_1|tx0|LessThan0~3_combout  & ( (\rs232_1|tx0|tx_ps [1] & \rs232_1|tx0|tx_ps [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|tx_ps [1]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|tx_ps [2]),
	.dataf(!\rs232_1|tx0|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Selector29~0 .extended_lut = "off";
defparam \rs232_1|tx0|Selector29~0 .lut_mask = 64'h000F0000000FF000;
defparam \rs232_1|tx0|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \rs232_1|tx0|tx_ps[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|tx_ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|tx_ps[2] .is_wysiwyg = "true";
defparam \rs232_1|tx0|tx_ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N48
cyclonev_lcell_comb \rs232_1|tx0|always1~0 (
// Equation(s):
// \rs232_1|tx0|always1~0_combout  = ( \rs232_1|tx0|tx_ps [1] & ( \RESET_N~input_o  & ( (!\rs232_1|tx0|tx_ps [2] & \rs232_1|tx0|tx_ps [0]) ) ) ) # ( \rs232_1|tx0|tx_ps [1] & ( !\RESET_N~input_o  ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( !\RESET_N~input_o  ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(gnd),
	.datac(!\rs232_1|tx0|tx_ps [0]),
	.datad(gnd),
	.datae(!\rs232_1|tx0|tx_ps [1]),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|always1~0 .extended_lut = "off";
defparam \rs232_1|tx0|always1~0 .lut_mask = 64'hFFFFFFFF00000A0A;
defparam \rs232_1|tx0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N27
cyclonev_lcell_comb \rs232_1|tx0|baud_cnt[0]~0 (
// Equation(s):
// \rs232_1|tx0|baud_cnt[0]~0_combout  = ( \rs232_1|tx0|tx_ps [0] & ( \RESET_N~input_o  & ( (!\rs232_1|tx0|tx_ps [2] & \rs232_1|tx0|tx_ps [1]) ) ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( \RESET_N~input_o  & ( (\rs232_1|tx0|tx_ps [2] & !\rs232_1|tx0|tx_ps [1]) ) ) 
// ) # ( \rs232_1|tx0|tx_ps [0] & ( !\RESET_N~input_o  ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( !\RESET_N~input_o  ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(gnd),
	.datac(!\rs232_1|tx0|tx_ps [1]),
	.datad(gnd),
	.datae(!\rs232_1|tx0|tx_ps [0]),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[0]~0 .extended_lut = "off";
defparam \rs232_1|tx0|baud_cnt[0]~0 .lut_mask = 64'hFFFFFFFF50500A0A;
defparam \rs232_1|tx0|baud_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N2
dffeas \rs232_1|tx0|baud_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[0] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \rs232_1|tx0|Add0~29 (
// Equation(s):
// \rs232_1|tx0|Add0~29_sumout  = SUM(( \rs232_1|tx0|baud_cnt [1] ) + ( GND ) + ( \rs232_1|tx0|Add0~22  ))
// \rs232_1|tx0|Add0~30  = CARRY(( \rs232_1|tx0|baud_cnt [1] ) + ( GND ) + ( \rs232_1|tx0|Add0~22  ))

	.dataa(!\rs232_1|tx0|baud_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~29_sumout ),
	.cout(\rs232_1|tx0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~29 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|tx0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N5
dffeas \rs232_1|tx0|baud_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[1] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \rs232_1|tx0|Add0~25 (
// Equation(s):
// \rs232_1|tx0|Add0~25_sumout  = SUM(( \rs232_1|tx0|baud_cnt [2] ) + ( GND ) + ( \rs232_1|tx0|Add0~30  ))
// \rs232_1|tx0|Add0~26  = CARRY(( \rs232_1|tx0|baud_cnt [2] ) + ( GND ) + ( \rs232_1|tx0|Add0~30  ))

	.dataa(gnd),
	.datab(!\rs232_1|tx0|baud_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~25_sumout ),
	.cout(\rs232_1|tx0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~25 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|tx0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N8
dffeas \rs232_1|tx0|baud_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[2] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \rs232_1|tx0|Add0~17 (
// Equation(s):
// \rs232_1|tx0|Add0~17_sumout  = SUM(( \rs232_1|tx0|baud_cnt [3] ) + ( GND ) + ( \rs232_1|tx0|Add0~26  ))
// \rs232_1|tx0|Add0~18  = CARRY(( \rs232_1|tx0|baud_cnt [3] ) + ( GND ) + ( \rs232_1|tx0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~17_sumout ),
	.cout(\rs232_1|tx0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~17 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \rs232_1|tx0|baud_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[3] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \rs232_1|tx0|Add0~13 (
// Equation(s):
// \rs232_1|tx0|Add0~13_sumout  = SUM(( \rs232_1|tx0|baud_cnt [4] ) + ( GND ) + ( \rs232_1|tx0|Add0~18  ))
// \rs232_1|tx0|Add0~14  = CARRY(( \rs232_1|tx0|baud_cnt [4] ) + ( GND ) + ( \rs232_1|tx0|Add0~18  ))

	.dataa(gnd),
	.datab(!\rs232_1|tx0|baud_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~13_sumout ),
	.cout(\rs232_1|tx0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~13 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|tx0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N14
dffeas \rs232_1|tx0|baud_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[4] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \rs232_1|tx0|Add0~37 (
// Equation(s):
// \rs232_1|tx0|Add0~37_sumout  = SUM(( \rs232_1|tx0|baud_cnt [5] ) + ( GND ) + ( \rs232_1|tx0|Add0~14  ))
// \rs232_1|tx0|Add0~38  = CARRY(( \rs232_1|tx0|baud_cnt [5] ) + ( GND ) + ( \rs232_1|tx0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~37_sumout ),
	.cout(\rs232_1|tx0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~37 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N17
dffeas \rs232_1|tx0|baud_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[5] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \rs232_1|tx0|Add0~33 (
// Equation(s):
// \rs232_1|tx0|Add0~33_sumout  = SUM(( \rs232_1|tx0|baud_cnt [6] ) + ( GND ) + ( \rs232_1|tx0|Add0~38  ))
// \rs232_1|tx0|Add0~34  = CARRY(( \rs232_1|tx0|baud_cnt [6] ) + ( GND ) + ( \rs232_1|tx0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~33_sumout ),
	.cout(\rs232_1|tx0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~33 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N20
dffeas \rs232_1|tx0|baud_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[6] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \rs232_1|tx0|Add0~41 (
// Equation(s):
// \rs232_1|tx0|Add0~41_sumout  = SUM(( \rs232_1|tx0|baud_cnt [7] ) + ( GND ) + ( \rs232_1|tx0|Add0~34  ))
// \rs232_1|tx0|Add0~42  = CARRY(( \rs232_1|tx0|baud_cnt [7] ) + ( GND ) + ( \rs232_1|tx0|Add0~34  ))

	.dataa(!\rs232_1|tx0|baud_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~41_sumout ),
	.cout(\rs232_1|tx0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~41 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|tx0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N23
dffeas \rs232_1|tx0|baud_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[7] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \rs232_1|tx0|LessThan0~1 (
// Equation(s):
// \rs232_1|tx0|LessThan0~1_combout  = ( !\rs232_1|tx0|baud_cnt [6] & ( (!\rs232_1|tx0|baud_cnt [5] & !\rs232_1|tx0|baud_cnt [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [5]),
	.datad(!\rs232_1|tx0|baud_cnt [7]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|baud_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|LessThan0~1 .extended_lut = "off";
defparam \rs232_1|tx0|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \rs232_1|tx0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N18
cyclonev_lcell_comb \rs232_1|tx0|LessThan0~0 (
// Equation(s):
// \rs232_1|tx0|LessThan0~0_combout  = ( \rs232_1|tx0|baud_cnt [4] & ( ((\rs232_1|tx0|baud_cnt [2] & (\rs232_1|tx0|baud_cnt [1] & \rs232_1|tx0|baud_cnt [0]))) # (\rs232_1|tx0|baud_cnt [3]) ) )

	.dataa(!\rs232_1|tx0|baud_cnt [3]),
	.datab(!\rs232_1|tx0|baud_cnt [2]),
	.datac(!\rs232_1|tx0|baud_cnt [1]),
	.datad(!\rs232_1|tx0|baud_cnt [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|baud_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|LessThan0~0 .extended_lut = "off";
defparam \rs232_1|tx0|LessThan0~0 .lut_mask = 64'h0000000055575557;
defparam \rs232_1|tx0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \rs232_1|tx0|Add0~9 (
// Equation(s):
// \rs232_1|tx0|Add0~9_sumout  = SUM(( \rs232_1|tx0|baud_cnt [8] ) + ( GND ) + ( \rs232_1|tx0|Add0~42  ))
// \rs232_1|tx0|Add0~10  = CARRY(( \rs232_1|tx0|baud_cnt [8] ) + ( GND ) + ( \rs232_1|tx0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~9_sumout ),
	.cout(\rs232_1|tx0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~9 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N26
dffeas \rs232_1|tx0|baud_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[8] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \rs232_1|tx0|Add0~5 (
// Equation(s):
// \rs232_1|tx0|Add0~5_sumout  = SUM(( \rs232_1|tx0|baud_cnt [9] ) + ( GND ) + ( \rs232_1|tx0|Add0~10  ))
// \rs232_1|tx0|Add0~6  = CARRY(( \rs232_1|tx0|baud_cnt [9] ) + ( GND ) + ( \rs232_1|tx0|Add0~10  ))

	.dataa(!\rs232_1|tx0|baud_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~5_sumout ),
	.cout(\rs232_1|tx0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~5 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|tx0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N29
dffeas \rs232_1|tx0|baud_cnt[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[9] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \rs232_1|tx0|Add0~1 (
// Equation(s):
// \rs232_1|tx0|Add0~1_sumout  = SUM(( \rs232_1|tx0|baud_cnt [10] ) + ( GND ) + ( \rs232_1|tx0|Add0~6  ))
// \rs232_1|tx0|Add0~2  = CARRY(( \rs232_1|tx0|baud_cnt [10] ) + ( GND ) + ( \rs232_1|tx0|Add0~6  ))

	.dataa(gnd),
	.datab(!\rs232_1|tx0|baud_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~1_sumout ),
	.cout(\rs232_1|tx0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~1 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|tx0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N32
dffeas \rs232_1|tx0|baud_cnt[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[10] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \rs232_1|tx0|Add0~53 (
// Equation(s):
// \rs232_1|tx0|Add0~53_sumout  = SUM(( \rs232_1|tx0|baud_cnt [11] ) + ( GND ) + ( \rs232_1|tx0|Add0~2  ))
// \rs232_1|tx0|Add0~54  = CARRY(( \rs232_1|tx0|baud_cnt [11] ) + ( GND ) + ( \rs232_1|tx0|Add0~2  ))

	.dataa(!\rs232_1|tx0|baud_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~53_sumout ),
	.cout(\rs232_1|tx0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~53 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \rs232_1|tx0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N35
dffeas \rs232_1|tx0|baud_cnt[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[11] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \rs232_1|tx0|Add0~57 (
// Equation(s):
// \rs232_1|tx0|Add0~57_sumout  = SUM(( \rs232_1|tx0|baud_cnt [12] ) + ( GND ) + ( \rs232_1|tx0|Add0~54  ))
// \rs232_1|tx0|Add0~58  = CARRY(( \rs232_1|tx0|baud_cnt [12] ) + ( GND ) + ( \rs232_1|tx0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~57_sumout ),
	.cout(\rs232_1|tx0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~57 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N38
dffeas \rs232_1|tx0|baud_cnt[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[12] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \rs232_1|tx0|Add0~61 (
// Equation(s):
// \rs232_1|tx0|Add0~61_sumout  = SUM(( \rs232_1|tx0|baud_cnt [13] ) + ( GND ) + ( \rs232_1|tx0|Add0~58  ))
// \rs232_1|tx0|Add0~62  = CARRY(( \rs232_1|tx0|baud_cnt [13] ) + ( GND ) + ( \rs232_1|tx0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~61_sumout ),
	.cout(\rs232_1|tx0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~61 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N41
dffeas \rs232_1|tx0|baud_cnt[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[13] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \rs232_1|tx0|Add0~45 (
// Equation(s):
// \rs232_1|tx0|Add0~45_sumout  = SUM(( \rs232_1|tx0|baud_cnt [14] ) + ( GND ) + ( \rs232_1|tx0|Add0~62  ))
// \rs232_1|tx0|Add0~46  = CARRY(( \rs232_1|tx0|baud_cnt [14] ) + ( GND ) + ( \rs232_1|tx0|Add0~62  ))

	.dataa(gnd),
	.datab(!\rs232_1|tx0|baud_cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~45_sumout ),
	.cout(\rs232_1|tx0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~45 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \rs232_1|tx0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N44
dffeas \rs232_1|tx0|baud_cnt[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[14] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N45
cyclonev_lcell_comb \rs232_1|tx0|Add0~49 (
// Equation(s):
// \rs232_1|tx0|Add0~49_sumout  = SUM(( \rs232_1|tx0|baud_cnt [15] ) + ( GND ) + ( \rs232_1|tx0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rs232_1|tx0|baud_cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rs232_1|tx0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rs232_1|tx0|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|Add0~49 .extended_lut = "off";
defparam \rs232_1|tx0|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rs232_1|tx0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N47
dffeas \rs232_1|tx0|baud_cnt[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rs232_1|tx0|always1~0_combout ),
	.sload(gnd),
	.ena(\rs232_1|tx0|baud_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|baud_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|baud_cnt[15] .is_wysiwyg = "true";
defparam \rs232_1|tx0|baud_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \rs232_1|tx0|LessThan0~2 (
// Equation(s):
// \rs232_1|tx0|LessThan0~2_combout  = ( !\rs232_1|tx0|baud_cnt [14] & ( (!\rs232_1|tx0|baud_cnt [12] & (!\rs232_1|tx0|baud_cnt [13] & (!\rs232_1|tx0|baud_cnt [11] & !\rs232_1|tx0|baud_cnt [15]))) ) )

	.dataa(!\rs232_1|tx0|baud_cnt [12]),
	.datab(!\rs232_1|tx0|baud_cnt [13]),
	.datac(!\rs232_1|tx0|baud_cnt [11]),
	.datad(!\rs232_1|tx0|baud_cnt [15]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|baud_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|LessThan0~2 .extended_lut = "off";
defparam \rs232_1|tx0|LessThan0~2 .lut_mask = 64'h8000800000000000;
defparam \rs232_1|tx0|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \rs232_1|tx0|LessThan0~3 (
// Equation(s):
// \rs232_1|tx0|LessThan0~3_combout  = ( \rs232_1|tx0|baud_cnt [9] & ( \rs232_1|tx0|baud_cnt [8] & ( (\rs232_1|tx0|LessThan0~2_combout  & !\rs232_1|tx0|baud_cnt [10]) ) ) ) # ( !\rs232_1|tx0|baud_cnt [9] & ( \rs232_1|tx0|baud_cnt [8] & ( 
// (\rs232_1|tx0|LessThan0~2_combout  & ((!\rs232_1|tx0|baud_cnt [10]) # ((\rs232_1|tx0|LessThan0~1_combout  & !\rs232_1|tx0|LessThan0~0_combout )))) ) ) ) # ( \rs232_1|tx0|baud_cnt [9] & ( !\rs232_1|tx0|baud_cnt [8] & ( (\rs232_1|tx0|LessThan0~2_combout  & 
// !\rs232_1|tx0|baud_cnt [10]) ) ) ) # ( !\rs232_1|tx0|baud_cnt [9] & ( !\rs232_1|tx0|baud_cnt [8] & ( \rs232_1|tx0|LessThan0~2_combout  ) ) )

	.dataa(!\rs232_1|tx0|LessThan0~1_combout ),
	.datab(!\rs232_1|tx0|LessThan0~0_combout ),
	.datac(!\rs232_1|tx0|LessThan0~2_combout ),
	.datad(!\rs232_1|tx0|baud_cnt [10]),
	.datae(!\rs232_1|tx0|baud_cnt [9]),
	.dataf(!\rs232_1|tx0|baud_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|LessThan0~3 .extended_lut = "off";
defparam \rs232_1|tx0|LessThan0~3 .lut_mask = 64'h0F0F0F000F040F00;
defparam \rs232_1|tx0|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N32
dffeas \cpu1|TXREG[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[1] .is_wysiwyg = "true";
defparam \cpu1|TXREG[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N1
dffeas \cpu1|TXREG[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[4] .is_wysiwyg = "true";
defparam \cpu1|TXREG[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \cpu1|TXREG[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[7] .is_wysiwyg = "true";
defparam \cpu1|TXREG[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N18
cyclonev_lcell_comb \rs232_1|tx0|data~9 (
// Equation(s):
// \rs232_1|tx0|data~9_combout  = ( \rs232_1|tx0|tx_ps [2] ) # ( !\rs232_1|tx0|tx_ps [2] & ( (!\rs232_1|tx0|tx_ps [1]) # ((\cpu1|TXREG [7]) # (\rs232_1|tx0|tx_ps [0])) ) )

	.dataa(!\rs232_1|tx0|tx_ps [1]),
	.datab(!\rs232_1|tx0|tx_ps [0]),
	.datac(!\cpu1|TXREG [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~9 .extended_lut = "off";
defparam \rs232_1|tx0|data~9 .lut_mask = 64'hBFBFBFBFFFFFFFFF;
defparam \rs232_1|tx0|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N57
cyclonev_lcell_comb \rs232_1|tx0|data[1]~2 (
// Equation(s):
// \rs232_1|tx0|data[1]~2_combout  = ( \rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|LessThan0~3_combout  & ( (!\RESET_N~input_o ) # ((!\rs232_1|tx0|tx_ps [0] & !\rs232_1|tx0|tx_ps [2])) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|LessThan0~3_combout  & ( 
// !\RESET_N~input_o  ) ) ) # ( \rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|LessThan0~3_combout  & ( (!\RESET_N~input_o ) # ((!\rs232_1|tx0|tx_ps [0] & !\rs232_1|tx0|tx_ps [2])) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|LessThan0~3_combout  & ( 
// (!\RESET_N~input_o ) # ((!\rs232_1|tx0|tx_ps [0] & \rs232_1|tx0|tx_ps [2])) ) ) )

	.dataa(!\rs232_1|tx0|tx_ps [0]),
	.datab(!\RESET_N~input_o ),
	.datac(gnd),
	.datad(!\rs232_1|tx0|tx_ps [2]),
	.datae(!\rs232_1|tx0|tx_ps [1]),
	.dataf(!\rs232_1|tx0|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data[1]~2 .extended_lut = "off";
defparam \rs232_1|tx0|data[1]~2 .lut_mask = 64'hCCEEEECCCCCCEECC;
defparam \rs232_1|tx0|data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \rs232_1|tx0|data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[8] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \cpu1|TXREG[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[6] .is_wysiwyg = "true";
defparam \cpu1|TXREG[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N42
cyclonev_lcell_comb \rs232_1|tx0|data~8 (
// Equation(s):
// \rs232_1|tx0|data~8_combout  = ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [8] ) ) # ( !\rs232_1|tx0|tx_ps [2] & ( (!\rs232_1|tx0|tx_ps [0] & ((!\rs232_1|tx0|tx_ps [1] & (\rs232_1|tx0|data [8])) # (\rs232_1|tx0|tx_ps [1] & ((\cpu1|TXREG [6]))))) # 
// (\rs232_1|tx0|tx_ps [0] & (\rs232_1|tx0|data [8])) ) )

	.dataa(!\rs232_1|tx0|data [8]),
	.datab(!\rs232_1|tx0|tx_ps [0]),
	.datac(!\cpu1|TXREG [6]),
	.datad(!\rs232_1|tx0|tx_ps [1]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~8 .extended_lut = "off";
defparam \rs232_1|tx0|data~8 .lut_mask = 64'h551D551D55555555;
defparam \rs232_1|tx0|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N44
dffeas \rs232_1|tx0|data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[7] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N40
dffeas \cpu1|TXREG[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[5] .is_wysiwyg = "true";
defparam \cpu1|TXREG[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \rs232_1|tx0|data~7 (
// Equation(s):
// \rs232_1|tx0|data~7_combout  = ( \rs232_1|tx0|tx_ps [1] & ( (!\rs232_1|tx0|tx_ps [2] & ((!\rs232_1|tx0|tx_ps [0] & ((\cpu1|TXREG [5]))) # (\rs232_1|tx0|tx_ps [0] & (\rs232_1|tx0|data [7])))) # (\rs232_1|tx0|tx_ps [2] & (\rs232_1|tx0|data [7])) ) ) # ( 
// !\rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|data [7] ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(!\rs232_1|tx0|data [7]),
	.datac(!\cpu1|TXREG [5]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~7 .extended_lut = "off";
defparam \rs232_1|tx0|data~7 .lut_mask = 64'h333333331B331B33;
defparam \rs232_1|tx0|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N37
dffeas \rs232_1|tx0|data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[6] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \rs232_1|tx0|data~6 (
// Equation(s):
// \rs232_1|tx0|data~6_combout  = ( \rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [6] ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [6] ) ) ) # ( \rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|tx_ps 
// [2] & ( (!\rs232_1|tx0|tx_ps [0] & (\cpu1|TXREG [4])) # (\rs232_1|tx0|tx_ps [0] & ((\rs232_1|tx0|data [6]))) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [6] ) ) )

	.dataa(gnd),
	.datab(!\cpu1|TXREG [4]),
	.datac(!\rs232_1|tx0|data [6]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|tx_ps [1]),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~6 .extended_lut = "off";
defparam \rs232_1|tx0|data~6 .lut_mask = 64'h0F0F330F0F0F0F0F;
defparam \rs232_1|tx0|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N56
dffeas \rs232_1|tx0|data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[5] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \cpu1|TXREG[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[3] .is_wysiwyg = "true";
defparam \cpu1|TXREG[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N18
cyclonev_lcell_comb \rs232_1|tx0|data~5 (
// Equation(s):
// \rs232_1|tx0|data~5_combout  = ( \cpu1|TXREG [3] & ( ((!\rs232_1|tx0|tx_ps [2] & (!\rs232_1|tx0|tx_ps [0] & \rs232_1|tx0|tx_ps [1]))) # (\rs232_1|tx0|data [5]) ) ) # ( !\cpu1|TXREG [3] & ( (\rs232_1|tx0|data [5] & (((!\rs232_1|tx0|tx_ps [1]) # 
// (\rs232_1|tx0|tx_ps [0])) # (\rs232_1|tx0|tx_ps [2]))) ) )

	.dataa(!\rs232_1|tx0|tx_ps [2]),
	.datab(!\rs232_1|tx0|tx_ps [0]),
	.datac(!\rs232_1|tx0|data [5]),
	.datad(!\rs232_1|tx0|tx_ps [1]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~5 .extended_lut = "off";
defparam \rs232_1|tx0|data~5 .lut_mask = 64'h0F070F070F8F0F8F;
defparam \rs232_1|tx0|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N20
dffeas \rs232_1|tx0|data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[4] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \cpu1|TXREG[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[2] .is_wysiwyg = "true";
defparam \cpu1|TXREG[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N12
cyclonev_lcell_comb \rs232_1|tx0|data~4 (
// Equation(s):
// \rs232_1|tx0|data~4_combout  = ( \rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [4] ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [4] ) ) ) # ( \rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|tx_ps 
// [2] & ( (!\rs232_1|tx0|tx_ps [0] & ((\cpu1|TXREG [2]))) # (\rs232_1|tx0|tx_ps [0] & (\rs232_1|tx0|data [4])) ) ) ) # ( !\rs232_1|tx0|tx_ps [1] & ( !\rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [4] ) ) )

	.dataa(gnd),
	.datab(!\rs232_1|tx0|tx_ps [0]),
	.datac(!\rs232_1|tx0|data [4]),
	.datad(!\cpu1|TXREG [2]),
	.datae(!\rs232_1|tx0|tx_ps [1]),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~4 .extended_lut = "off";
defparam \rs232_1|tx0|data~4 .lut_mask = 64'h0F0F03CF0F0F0F0F;
defparam \rs232_1|tx0|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N13
dffeas \rs232_1|tx0|data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[3] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N36
cyclonev_lcell_comb \rs232_1|tx0|data~3 (
// Equation(s):
// \rs232_1|tx0|data~3_combout  = ( \rs232_1|tx0|tx_ps [0] & ( \rs232_1|tx0|data [3] ) ) # ( !\rs232_1|tx0|tx_ps [0] & ( \rs232_1|tx0|data [3] & ( (!\rs232_1|tx0|tx_ps [1]) # ((\cpu1|TXREG [1]) # (\rs232_1|tx0|tx_ps [2])) ) ) ) # ( !\rs232_1|tx0|tx_ps [0] & 
// ( !\rs232_1|tx0|data [3] & ( (\rs232_1|tx0|tx_ps [1] & (!\rs232_1|tx0|tx_ps [2] & \cpu1|TXREG [1])) ) ) )

	.dataa(gnd),
	.datab(!\rs232_1|tx0|tx_ps [1]),
	.datac(!\rs232_1|tx0|tx_ps [2]),
	.datad(!\cpu1|TXREG [1]),
	.datae(!\rs232_1|tx0|tx_ps [0]),
	.dataf(!\rs232_1|tx0|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~3 .extended_lut = "off";
defparam \rs232_1|tx0|data~3 .lut_mask = 64'h00300000CFFFFFFF;
defparam \rs232_1|tx0|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \rs232_1|tx0|data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[2] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N35
dffeas \cpu1|TXREG[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[0] .is_wysiwyg = "true";
defparam \cpu1|TXREG[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N0
cyclonev_lcell_comb \rs232_1|tx0|data~1 (
// Equation(s):
// \rs232_1|tx0|data~1_combout  = ( \rs232_1|tx0|tx_ps [2] & ( \rs232_1|tx0|data [2] ) ) # ( !\rs232_1|tx0|tx_ps [2] & ( (!\rs232_1|tx0|tx_ps [0] & ((!\rs232_1|tx0|tx_ps [1] & (\rs232_1|tx0|data [2])) # (\rs232_1|tx0|tx_ps [1] & ((\cpu1|TXREG [0]))))) # 
// (\rs232_1|tx0|tx_ps [0] & (\rs232_1|tx0|data [2])) ) )

	.dataa(!\rs232_1|tx0|data [2]),
	.datab(!\rs232_1|tx0|tx_ps [0]),
	.datac(!\cpu1|TXREG [0]),
	.datad(!\rs232_1|tx0|tx_ps [1]),
	.datae(gnd),
	.dataf(!\rs232_1|tx0|tx_ps [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~1 .extended_lut = "off";
defparam \rs232_1|tx0|data~1 .lut_mask = 64'h551D551D55555555;
defparam \rs232_1|tx0|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \rs232_1|tx0|data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(\rs232_1|tx0|data[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[1] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \rs232_1|tx0|data~0 (
// Equation(s):
// \rs232_1|tx0|data~0_combout  = ( \rs232_1|tx0|data [0] & ( \rs232_1|tx0|data [1] & ( (!\rs232_1|tx0|tx_ps [1]) # ((\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|tx_ps [2])) ) ) ) # ( !\rs232_1|tx0|data [0] & ( \rs232_1|tx0|data [1] & ( 
// (!\rs232_1|tx0|LessThan0~3_combout  & (!\rs232_1|tx0|tx_ps [1] & (\rs232_1|tx0|tx_ps [2] & !\rs232_1|tx0|tx_ps [0]))) ) ) ) # ( \rs232_1|tx0|data [0] & ( !\rs232_1|tx0|data [1] & ( ((!\rs232_1|tx0|tx_ps [1] & ((!\rs232_1|tx0|tx_ps [2]) # 
// (\rs232_1|tx0|LessThan0~3_combout ))) # (\rs232_1|tx0|tx_ps [1] & ((\rs232_1|tx0|tx_ps [2])))) # (\rs232_1|tx0|tx_ps [0]) ) ) )

	.dataa(!\rs232_1|tx0|LessThan0~3_combout ),
	.datab(!\rs232_1|tx0|tx_ps [1]),
	.datac(!\rs232_1|tx0|tx_ps [2]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|data [0]),
	.dataf(!\rs232_1|tx0|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|data~0 .extended_lut = "off";
defparam \rs232_1|tx0|data~0 .lut_mask = 64'h0000C7FF0800CFFF;
defparam \rs232_1|tx0|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N31
dffeas \rs232_1|tx0|data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|data[0] .is_wysiwyg = "true";
defparam \rs232_1|tx0|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N54
cyclonev_lcell_comb \rs232_1|tx0|tx~0 (
// Equation(s):
// \rs232_1|tx0|tx~0_combout  = ( \rs232_1|tx0|tx~q  & ( \RESET_N~input_o  & ( ((!\rs232_1|tx0|tx_ps [1] & ((!\rs232_1|tx0|tx_ps [2]) # (\rs232_1|tx0|tx_ps [0]))) # (\rs232_1|tx0|tx_ps [1] & ((!\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|tx_ps [2])))) # 
// (\rs232_1|tx0|data [0]) ) ) ) # ( !\rs232_1|tx0|tx~q  & ( \RESET_N~input_o  & ( (!\rs232_1|tx0|tx_ps [1] & (\rs232_1|tx0|tx_ps [2] & ((\rs232_1|tx0|tx_ps [0]) # (\rs232_1|tx0|data [0])))) # (\rs232_1|tx0|tx_ps [1] & (\rs232_1|tx0|data [0] & 
// (!\rs232_1|tx0|tx_ps [2] & \rs232_1|tx0|tx_ps [0]))) ) ) ) # ( \rs232_1|tx0|tx~q  & ( !\RESET_N~input_o  ) ) # ( !\rs232_1|tx0|tx~q  & ( !\RESET_N~input_o  ) )

	.dataa(!\rs232_1|tx0|data [0]),
	.datab(!\rs232_1|tx0|tx_ps [1]),
	.datac(!\rs232_1|tx0|tx_ps [2]),
	.datad(!\rs232_1|tx0|tx_ps [0]),
	.datae(!\rs232_1|tx0|tx~q ),
	.dataf(!\RESET_N~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs232_1|tx0|tx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs232_1|tx0|tx~0 .extended_lut = "off";
defparam \rs232_1|tx0|tx~0 .lut_mask = 64'hFFFFFFFF041CF7DF;
defparam \rs232_1|tx0|tx~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N55
dffeas \rs232_1|tx0|tx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rs232_1|tx0|tx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs232_1|tx0|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rs232_1|tx0|tx .is_wysiwyg = "true";
defparam \rs232_1|tx0|tx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N9
cyclonev_lcell_comb \tx_low|WideOr6~0 (
// Equation(s):
// \tx_low|WideOr6~0_combout  = ( \cpu1|TXREG [0] & ( (!\cpu1|TXREG [3] & (!\cpu1|TXREG [1] & !\cpu1|TXREG [2])) # (\cpu1|TXREG [3] & (!\cpu1|TXREG [1] $ (!\cpu1|TXREG [2]))) ) ) # ( !\cpu1|TXREG [0] & ( (!\cpu1|TXREG [3] & (!\cpu1|TXREG [1] & \cpu1|TXREG 
// [2])) ) )

	.dataa(!\cpu1|TXREG [3]),
	.datab(!\cpu1|TXREG [1]),
	.datac(!\cpu1|TXREG [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr6~0 .extended_lut = "off";
defparam \tx_low|WideOr6~0 .lut_mask = 64'h0808080894949494;
defparam \tx_low|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N48
cyclonev_lcell_comb \tx_low|WideOr5~0 (
// Equation(s):
// \tx_low|WideOr5~0_combout  = ( \cpu1|TXREG [1] & ( (!\cpu1|TXREG [0] & ((\cpu1|TXREG [2]))) # (\cpu1|TXREG [0] & (\cpu1|TXREG [3])) ) ) # ( !\cpu1|TXREG [1] & ( (\cpu1|TXREG [2] & (!\cpu1|TXREG [3] $ (!\cpu1|TXREG [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu1|TXREG [3]),
	.datac(!\cpu1|TXREG [0]),
	.datad(!\cpu1|TXREG [2]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr5~0 .extended_lut = "off";
defparam \tx_low|WideOr5~0 .lut_mask = 64'h003C003C03F303F3;
defparam \tx_low|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N45
cyclonev_lcell_comb \tx_low|WideOr4~0 (
// Equation(s):
// \tx_low|WideOr4~0_combout  = ( \cpu1|TXREG [2] & ( (\cpu1|TXREG [3] & ((!\cpu1|TXREG [0]) # (\cpu1|TXREG [1]))) ) ) # ( !\cpu1|TXREG [2] & ( (!\cpu1|TXREG [0] & (\cpu1|TXREG [1] & !\cpu1|TXREG [3])) ) )

	.dataa(!\cpu1|TXREG [0]),
	.datab(!\cpu1|TXREG [1]),
	.datac(!\cpu1|TXREG [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr4~0 .extended_lut = "off";
defparam \tx_low|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \tx_low|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N33
cyclonev_lcell_comb \tx_low|WideOr3~0 (
// Equation(s):
// \tx_low|WideOr3~0_combout  = ( \cpu1|TXREG [1] & ( (!\cpu1|TXREG [2] & (\cpu1|TXREG [3] & !\cpu1|TXREG [0])) # (\cpu1|TXREG [2] & ((\cpu1|TXREG [0]))) ) ) # ( !\cpu1|TXREG [1] & ( (!\cpu1|TXREG [3] & (!\cpu1|TXREG [2] $ (!\cpu1|TXREG [0]))) ) )

	.dataa(!\cpu1|TXREG [3]),
	.datab(!\cpu1|TXREG [2]),
	.datac(gnd),
	.datad(!\cpu1|TXREG [0]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr3~0 .extended_lut = "off";
defparam \tx_low|WideOr3~0 .lut_mask = 64'h2288228844334433;
defparam \tx_low|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N30
cyclonev_lcell_comb \tx_low|WideOr2~0 (
// Equation(s):
// \tx_low|WideOr2~0_combout  = ( \cpu1|TXREG [0] & ( (!\cpu1|TXREG [3]) # ((!\cpu1|TXREG [2] & !\cpu1|TXREG [1])) ) ) # ( !\cpu1|TXREG [0] & ( (!\cpu1|TXREG [3] & (\cpu1|TXREG [2] & !\cpu1|TXREG [1])) ) )

	.dataa(!\cpu1|TXREG [3]),
	.datab(!\cpu1|TXREG [2]),
	.datac(gnd),
	.datad(!\cpu1|TXREG [1]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr2~0 .extended_lut = "off";
defparam \tx_low|WideOr2~0 .lut_mask = 64'h22002200EEAAEEAA;
defparam \tx_low|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N6
cyclonev_lcell_comb \tx_low|WideOr1~0 (
// Equation(s):
// \tx_low|WideOr1~0_combout  = ( \cpu1|TXREG [0] & ( !\cpu1|TXREG [3] $ (((!\cpu1|TXREG [1] & \cpu1|TXREG [2]))) ) ) # ( !\cpu1|TXREG [0] & ( (!\cpu1|TXREG [3] & (\cpu1|TXREG [1] & !\cpu1|TXREG [2])) ) )

	.dataa(!\cpu1|TXREG [3]),
	.datab(!\cpu1|TXREG [1]),
	.datac(gnd),
	.datad(!\cpu1|TXREG [2]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr1~0 .extended_lut = "off";
defparam \tx_low|WideOr1~0 .lut_mask = 64'h22002200AA66AA66;
defparam \tx_low|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N42
cyclonev_lcell_comb \tx_low|WideOr0~0 (
// Equation(s):
// \tx_low|WideOr0~0_combout  = ( \cpu1|TXREG [2] & ( (!\cpu1|TXREG [0] & ((!\cpu1|TXREG [3]) # (\cpu1|TXREG [1]))) # (\cpu1|TXREG [0] & ((!\cpu1|TXREG [1]) # (\cpu1|TXREG [3]))) ) ) # ( !\cpu1|TXREG [2] & ( (\cpu1|TXREG [3]) # (\cpu1|TXREG [1]) ) )

	.dataa(!\cpu1|TXREG [0]),
	.datab(!\cpu1|TXREG [1]),
	.datac(gnd),
	.datad(!\cpu1|TXREG [3]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_low|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_low|WideOr0~0 .extended_lut = "off";
defparam \tx_low|WideOr0~0 .lut_mask = 64'h33FF33FFEE77EE77;
defparam \tx_low|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N41
dffeas \cpu1|TXREG[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu1|data_bus[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|tx_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|TXREG[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|TXREG[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu1|TXREG[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \tx_high|WideOr6~0 (
// Equation(s):
// \tx_high|WideOr6~0_combout  = ( \cpu1|TXREG [7] & ( (\cpu1|TXREG [4] & (!\cpu1|TXREG[5]~DUPLICATE_q  $ (!\cpu1|TXREG [6]))) ) ) # ( !\cpu1|TXREG [7] & ( (!\cpu1|TXREG[5]~DUPLICATE_q  & (!\cpu1|TXREG [4] $ (!\cpu1|TXREG [6]))) ) )

	.dataa(!\cpu1|TXREG [4]),
	.datab(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datac(!\cpu1|TXREG [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr6~0 .extended_lut = "off";
defparam \tx_high|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \tx_high|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \tx_high|WideOr5~0 (
// Equation(s):
// \tx_high|WideOr5~0_combout  = ( \cpu1|TXREG[5]~DUPLICATE_q  & ( (!\cpu1|TXREG [4] & (\cpu1|TXREG [6])) # (\cpu1|TXREG [4] & ((\cpu1|TXREG [7]))) ) ) # ( !\cpu1|TXREG[5]~DUPLICATE_q  & ( (\cpu1|TXREG [6] & (!\cpu1|TXREG [4] $ (!\cpu1|TXREG [7]))) ) )

	.dataa(!\cpu1|TXREG [4]),
	.datab(!\cpu1|TXREG [6]),
	.datac(!\cpu1|TXREG [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr5~0 .extended_lut = "off";
defparam \tx_high|WideOr5~0 .lut_mask = 64'h1212121227272727;
defparam \tx_high|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \tx_high|WideOr4~0 (
// Equation(s):
// \tx_high|WideOr4~0_combout  = ( \cpu1|TXREG [7] & ( (\cpu1|TXREG [6] & ((!\cpu1|TXREG [4]) # (\cpu1|TXREG[5]~DUPLICATE_q ))) ) ) # ( !\cpu1|TXREG [7] & ( (!\cpu1|TXREG [4] & (!\cpu1|TXREG [6] & \cpu1|TXREG[5]~DUPLICATE_q )) ) )

	.dataa(!\cpu1|TXREG [4]),
	.datab(!\cpu1|TXREG [6]),
	.datac(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr4~0 .extended_lut = "off";
defparam \tx_high|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \tx_high|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \tx_high|WideOr3~0 (
// Equation(s):
// \tx_high|WideOr3~0_combout  = ( \cpu1|TXREG [7] & ( (\cpu1|TXREG [5] & (!\cpu1|TXREG [6] $ (\cpu1|TXREG [4]))) ) ) # ( !\cpu1|TXREG [7] & ( (!\cpu1|TXREG [6] & (\cpu1|TXREG [4] & !\cpu1|TXREG [5])) # (\cpu1|TXREG [6] & (!\cpu1|TXREG [4] $ (\cpu1|TXREG 
// [5]))) ) )

	.dataa(gnd),
	.datab(!\cpu1|TXREG [6]),
	.datac(!\cpu1|TXREG [4]),
	.datad(!\cpu1|TXREG [5]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr3~0 .extended_lut = "off";
defparam \tx_high|WideOr3~0 .lut_mask = 64'h3C033C0300C300C3;
defparam \tx_high|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \tx_high|WideOr2~0 (
// Equation(s):
// \tx_high|WideOr2~0_combout  = ( \cpu1|TXREG [4] & ( \cpu1|TXREG [7] & ( (!\cpu1|TXREG [6] & !\cpu1|TXREG[5]~DUPLICATE_q ) ) ) ) # ( \cpu1|TXREG [4] & ( !\cpu1|TXREG [7] ) ) # ( !\cpu1|TXREG [4] & ( !\cpu1|TXREG [7] & ( (\cpu1|TXREG [6] & 
// !\cpu1|TXREG[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu1|TXREG [6]),
	.datac(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu1|TXREG [4]),
	.dataf(!\cpu1|TXREG [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr2~0 .extended_lut = "off";
defparam \tx_high|WideOr2~0 .lut_mask = 64'h3030FFFF0000C0C0;
defparam \tx_high|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \tx_high|WideOr1~0 (
// Equation(s):
// \tx_high|WideOr1~0_combout  = ( \cpu1|TXREG [4] & ( \cpu1|TXREG [7] & ( (!\cpu1|TXREG[5]~DUPLICATE_q  & \cpu1|TXREG [6]) ) ) ) # ( \cpu1|TXREG [4] & ( !\cpu1|TXREG [7] & ( (!\cpu1|TXREG [6]) # (\cpu1|TXREG[5]~DUPLICATE_q ) ) ) ) # ( !\cpu1|TXREG [4] & ( 
// !\cpu1|TXREG [7] & ( (\cpu1|TXREG[5]~DUPLICATE_q  & !\cpu1|TXREG [6]) ) ) )

	.dataa(gnd),
	.datab(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu1|TXREG [6]),
	.datae(!\cpu1|TXREG [4]),
	.dataf(!\cpu1|TXREG [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr1~0 .extended_lut = "off";
defparam \tx_high|WideOr1~0 .lut_mask = 64'h3300FF33000000CC;
defparam \tx_high|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \tx_high|WideOr0~0 (
// Equation(s):
// \tx_high|WideOr0~0_combout  = ( \cpu1|TXREG [6] & ( (!\cpu1|TXREG [4] & ((!\cpu1|TXREG [7]) # (\cpu1|TXREG[5]~DUPLICATE_q ))) # (\cpu1|TXREG [4] & ((!\cpu1|TXREG[5]~DUPLICATE_q ) # (\cpu1|TXREG [7]))) ) ) # ( !\cpu1|TXREG [6] & ( (\cpu1|TXREG [7]) # 
// (\cpu1|TXREG[5]~DUPLICATE_q ) ) )

	.dataa(!\cpu1|TXREG [4]),
	.datab(!\cpu1|TXREG[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu1|TXREG [7]),
	.datae(gnd),
	.dataf(!\cpu1|TXREG [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_high|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_high|WideOr0~0 .extended_lut = "off";
defparam \tx_high|WideOr0~0 .lut_mask = 64'h33FF33FFEE77EE77;
defparam \tx_high|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \rx_low|WideOr6~0 (
// Equation(s):
// \rx_low|WideOr6~0_combout  = ( \rs232_1|rx0|rx_data [0] & ( (!\rs232_1|rx0|rx_data [2] & (!\rs232_1|rx0|rx_data [3] $ (\rs232_1|rx0|rx_data [1]))) # (\rs232_1|rx0|rx_data [2] & (\rs232_1|rx0|rx_data [3] & !\rs232_1|rx0|rx_data [1])) ) ) # ( 
// !\rs232_1|rx0|rx_data [0] & ( (\rs232_1|rx0|rx_data [2] & (!\rs232_1|rx0|rx_data [3] & !\rs232_1|rx0|rx_data [1])) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [2]),
	.datac(!\rs232_1|rx0|rx_data [3]),
	.datad(!\rs232_1|rx0|rx_data [1]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr6~0 .extended_lut = "off";
defparam \rx_low|WideOr6~0 .lut_mask = 64'h30003000C30CC30C;
defparam \rx_low|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \rx_low|WideOr5~0 (
// Equation(s):
// \rx_low|WideOr5~0_combout  = ( \rs232_1|rx0|rx_data [0] & ( (!\rs232_1|rx0|rx_data [1] & (\rs232_1|rx0|rx_data [2] & !\rs232_1|rx0|rx_data [3])) # (\rs232_1|rx0|rx_data [1] & ((\rs232_1|rx0|rx_data [3]))) ) ) # ( !\rs232_1|rx0|rx_data [0] & ( 
// (\rs232_1|rx0|rx_data [2] & ((\rs232_1|rx0|rx_data [3]) # (\rs232_1|rx0|rx_data [1]))) ) )

	.dataa(!\rs232_1|rx0|rx_data [1]),
	.datab(!\rs232_1|rx0|rx_data [2]),
	.datac(gnd),
	.datad(!\rs232_1|rx0|rx_data [3]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr5~0 .extended_lut = "off";
defparam \rx_low|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \rx_low|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \rx_low|WideOr4~0 (
// Equation(s):
// \rx_low|WideOr4~0_combout  = ( \rs232_1|rx0|rx_data [2] & ( (\rs232_1|rx0|rx_data [3] & ((!\rs232_1|rx0|rx_data [0]) # (\rs232_1|rx0|rx_data [1]))) ) ) # ( !\rs232_1|rx0|rx_data [2] & ( (!\rs232_1|rx0|rx_data [3] & (!\rs232_1|rx0|rx_data [0] & 
// \rs232_1|rx0|rx_data [1])) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [3]),
	.datac(!\rs232_1|rx0|rx_data [0]),
	.datad(!\rs232_1|rx0|rx_data [1]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr4~0 .extended_lut = "off";
defparam \rx_low|WideOr4~0 .lut_mask = 64'h00C000C030333033;
defparam \rx_low|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \rx_low|WideOr3~0 (
// Equation(s):
// \rx_low|WideOr3~0_combout  = ( \rs232_1|rx0|rx_data [0] & ( (!\rs232_1|rx0|rx_data [1] & (!\rs232_1|rx0|rx_data [2] & !\rs232_1|rx0|rx_data [3])) # (\rs232_1|rx0|rx_data [1] & (\rs232_1|rx0|rx_data [2])) ) ) # ( !\rs232_1|rx0|rx_data [0] & ( 
// (!\rs232_1|rx0|rx_data [1] & (\rs232_1|rx0|rx_data [2] & !\rs232_1|rx0|rx_data [3])) # (\rs232_1|rx0|rx_data [1] & (!\rs232_1|rx0|rx_data [2] & \rs232_1|rx0|rx_data [3])) ) )

	.dataa(!\rs232_1|rx0|rx_data [1]),
	.datab(!\rs232_1|rx0|rx_data [2]),
	.datac(gnd),
	.datad(!\rs232_1|rx0|rx_data [3]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr3~0 .extended_lut = "off";
defparam \rx_low|WideOr3~0 .lut_mask = 64'h2244224499119911;
defparam \rx_low|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \rx_low|WideOr2~0 (
// Equation(s):
// \rx_low|WideOr2~0_combout  = ( \rs232_1|rx0|rx_data [0] & ( (!\rs232_1|rx0|rx_data [3]) # ((!\rs232_1|rx0|rx_data [2] & !\rs232_1|rx0|rx_data [1])) ) ) # ( !\rs232_1|rx0|rx_data [0] & ( (\rs232_1|rx0|rx_data [2] & (!\rs232_1|rx0|rx_data [3] & 
// !\rs232_1|rx0|rx_data [1])) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [2]),
	.datac(!\rs232_1|rx0|rx_data [3]),
	.datad(!\rs232_1|rx0|rx_data [1]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr2~0 .extended_lut = "off";
defparam \rx_low|WideOr2~0 .lut_mask = 64'h30003000FCF0FCF0;
defparam \rx_low|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \rx_low|WideOr1~0 (
// Equation(s):
// \rx_low|WideOr1~0_combout  = ( \rs232_1|rx0|rx_data [3] & ( \rs232_1|rx0|rx_data [2] & ( (\rs232_1|rx0|rx_data [0] & !\rs232_1|rx0|rx_data [1]) ) ) ) # ( !\rs232_1|rx0|rx_data [3] & ( \rs232_1|rx0|rx_data [2] & ( (\rs232_1|rx0|rx_data [0] & 
// \rs232_1|rx0|rx_data [1]) ) ) ) # ( !\rs232_1|rx0|rx_data [3] & ( !\rs232_1|rx0|rx_data [2] & ( (\rs232_1|rx0|rx_data [1]) # (\rs232_1|rx0|rx_data [0]) ) ) )

	.dataa(!\rs232_1|rx0|rx_data [0]),
	.datab(gnd),
	.datac(!\rs232_1|rx0|rx_data [1]),
	.datad(gnd),
	.datae(!\rs232_1|rx0|rx_data [3]),
	.dataf(!\rs232_1|rx0|rx_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr1~0 .extended_lut = "off";
defparam \rx_low|WideOr1~0 .lut_mask = 64'h5F5F000005055050;
defparam \rx_low|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \rx_low|WideOr0~0 (
// Equation(s):
// \rx_low|WideOr0~0_combout  = ( \rs232_1|rx0|rx_data [3] & ( \rs232_1|rx0|rx_data [2] & ( (\rs232_1|rx0|rx_data [0]) # (\rs232_1|rx0|rx_data [1]) ) ) ) # ( !\rs232_1|rx0|rx_data [3] & ( \rs232_1|rx0|rx_data [2] & ( (!\rs232_1|rx0|rx_data [1]) # 
// (!\rs232_1|rx0|rx_data [0]) ) ) ) # ( \rs232_1|rx0|rx_data [3] & ( !\rs232_1|rx0|rx_data [2] ) ) # ( !\rs232_1|rx0|rx_data [3] & ( !\rs232_1|rx0|rx_data [2] & ( \rs232_1|rx0|rx_data [1] ) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [1]),
	.datac(!\rs232_1|rx0|rx_data [0]),
	.datad(gnd),
	.datae(!\rs232_1|rx0|rx_data [3]),
	.dataf(!\rs232_1|rx0|rx_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_low|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_low|WideOr0~0 .extended_lut = "off";
defparam \rx_low|WideOr0~0 .lut_mask = 64'h3333FFFFFCFC3F3F;
defparam \rx_low|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \rx_high|WideOr6~0 (
// Equation(s):
// \rx_high|WideOr6~0_combout  = ( \rs232_1|rx0|rx_data [4] & ( \rs232_1|rx0|rx_data [7] & ( !\rs232_1|rx0|rx_data [6] $ (!\rs232_1|rx0|rx_data [5]) ) ) ) # ( \rs232_1|rx0|rx_data [4] & ( !\rs232_1|rx0|rx_data [7] & ( (!\rs232_1|rx0|rx_data [6] & 
// !\rs232_1|rx0|rx_data [5]) ) ) ) # ( !\rs232_1|rx0|rx_data [4] & ( !\rs232_1|rx0|rx_data [7] & ( (\rs232_1|rx0|rx_data [6] & !\rs232_1|rx0|rx_data [5]) ) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rs232_1|rx0|rx_data [4]),
	.dataf(!\rs232_1|rx0|rx_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr6~0 .extended_lut = "off";
defparam \rx_high|WideOr6~0 .lut_mask = 64'h4444888800006666;
defparam \rx_high|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \rx_high|WideOr5~0 (
// Equation(s):
// \rx_high|WideOr5~0_combout  = ( \rs232_1|rx0|rx_data [7] & ( (!\rs232_1|rx0|rx_data [4] & ((\rs232_1|rx0|rx_data [6]))) # (\rs232_1|rx0|rx_data [4] & (\rs232_1|rx0|rx_data [5])) ) ) # ( !\rs232_1|rx0|rx_data [7] & ( (\rs232_1|rx0|rx_data [6] & 
// (!\rs232_1|rx0|rx_data [4] $ (!\rs232_1|rx0|rx_data [5]))) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [4]),
	.datac(!\rs232_1|rx0|rx_data [5]),
	.datad(!\rs232_1|rx0|rx_data [6]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr5~0 .extended_lut = "off";
defparam \rx_high|WideOr5~0 .lut_mask = 64'h003C003C03CF03CF;
defparam \rx_high|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \rx_high|WideOr4~0 (
// Equation(s):
// \rx_high|WideOr4~0_combout  = ( \rs232_1|rx0|rx_data [4] & ( (\rs232_1|rx0|rx_data [5] & (\rs232_1|rx0|rx_data [6] & \rs232_1|rx0|rx_data [7])) ) ) # ( !\rs232_1|rx0|rx_data [4] & ( (!\rs232_1|rx0|rx_data [6] & (\rs232_1|rx0|rx_data [5] & 
// !\rs232_1|rx0|rx_data [7])) # (\rs232_1|rx0|rx_data [6] & ((\rs232_1|rx0|rx_data [7]))) ) )

	.dataa(gnd),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(!\rs232_1|rx0|rx_data [6]),
	.datad(!\rs232_1|rx0|rx_data [7]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr4~0 .extended_lut = "off";
defparam \rx_high|WideOr4~0 .lut_mask = 64'h300F300F00030003;
defparam \rx_high|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \rx_high|WideOr3~0 (
// Equation(s):
// \rx_high|WideOr3~0_combout  = ( \rs232_1|rx0|rx_data [7] & ( (\rs232_1|rx0|rx_data [5] & (!\rs232_1|rx0|rx_data [6] $ (\rs232_1|rx0|rx_data [4]))) ) ) # ( !\rs232_1|rx0|rx_data [7] & ( (!\rs232_1|rx0|rx_data [6] & (!\rs232_1|rx0|rx_data [5] & 
// \rs232_1|rx0|rx_data [4])) # (\rs232_1|rx0|rx_data [6] & (!\rs232_1|rx0|rx_data [5] $ (\rs232_1|rx0|rx_data [4]))) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(gnd),
	.datad(!\rs232_1|rx0|rx_data [4]),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr3~0 .extended_lut = "off";
defparam \rx_high|WideOr3~0 .lut_mask = 64'h4499449922112211;
defparam \rx_high|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \rx_high|WideOr2~0 (
// Equation(s):
// \rx_high|WideOr2~0_combout  = ( \rs232_1|rx0|rx_data [7] & ( (!\rs232_1|rx0|rx_data [6] & (!\rs232_1|rx0|rx_data [5] & \rs232_1|rx0|rx_data [4])) ) ) # ( !\rs232_1|rx0|rx_data [7] & ( ((\rs232_1|rx0|rx_data [6] & !\rs232_1|rx0|rx_data [5])) # 
// (\rs232_1|rx0|rx_data [4]) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(!\rs232_1|rx0|rx_data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr2~0 .extended_lut = "off";
defparam \rx_high|WideOr2~0 .lut_mask = 64'h4F4F4F4F08080808;
defparam \rx_high|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \rx_high|WideOr1~0 (
// Equation(s):
// \rx_high|WideOr1~0_combout  = ( \rs232_1|rx0|rx_data [4] & ( !\rs232_1|rx0|rx_data [7] $ (((\rs232_1|rx0|rx_data [6] & !\rs232_1|rx0|rx_data [5]))) ) ) # ( !\rs232_1|rx0|rx_data [4] & ( (!\rs232_1|rx0|rx_data [6] & (\rs232_1|rx0|rx_data [5] & 
// !\rs232_1|rx0|rx_data [7])) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(!\rs232_1|rx0|rx_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr1~0 .extended_lut = "off";
defparam \rx_high|WideOr1~0 .lut_mask = 64'h20202020B4B4B4B4;
defparam \rx_high|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \rx_high|WideOr0~0 (
// Equation(s):
// \rx_high|WideOr0~0_combout  = ( \rs232_1|rx0|rx_data [4] & ( (!\rs232_1|rx0|rx_data [6] $ (!\rs232_1|rx0|rx_data [5])) # (\rs232_1|rx0|rx_data [7]) ) ) # ( !\rs232_1|rx0|rx_data [4] & ( (!\rs232_1|rx0|rx_data [6] $ (!\rs232_1|rx0|rx_data [7])) # 
// (\rs232_1|rx0|rx_data [5]) ) )

	.dataa(!\rs232_1|rx0|rx_data [6]),
	.datab(!\rs232_1|rx0|rx_data [5]),
	.datac(!\rs232_1|rx0|rx_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rs232_1|rx0|rx_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_high|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_high|WideOr0~0 .extended_lut = "off";
defparam \rx_high|WideOr0~0 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \rx_high|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N92
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N52
cyclonev_io_ibuf \SD_DATA[0]~input (
	.i(SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[0]~input_o ));
// synopsys translate_off
defparam \SD_DATA[0]~input .bus_hold = "false";
defparam \SD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N41
cyclonev_io_ibuf \SD_DATA[1]~input (
	.i(SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[1]~input_o ));
// synopsys translate_off
defparam \SD_DATA[1]~input .bus_hold = "false";
defparam \SD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N58
cyclonev_io_ibuf \SD_DATA[2]~input (
	.i(SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[2]~input_o ));
// synopsys translate_off
defparam \SD_DATA[2]~input .bus_hold = "false";
defparam \SD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N75
cyclonev_io_ibuf \SD_DATA[3]~input (
	.i(SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[3]~input_o ));
// synopsys translate_off
defparam \SD_DATA[3]~input .bus_hold = "false";
defparam \SD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N35
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N35
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N58
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
