

================================================================
== Vivado HLS Report for 'normalize_0_0_0_0_0_s'
================================================================
* Date:           Thu Nov 26 15:34:19 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 3.792 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      0|        0|     460|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        0|     460|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|        0|   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|        0|   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln731_1_fu_104_p2    |     *    |      0|  0|  17|           5|           5|
    |mul_ln731_2_fu_114_p2    |     *    |      0|  0|  30|           7|           5|
    |mul_ln731_3_fu_109_p2    |     *    |      0|  0|  17|           5|           5|
    |mul_ln731_4_fu_107_p2    |     *    |      0|  0|  30|           7|           5|
    |mul_ln731_5_fu_111_p2    |     *    |      0|  0|  17|           5|           5|
    |mul_ln731_6_fu_112_p2    |     *    |      0|  0|  30|           7|           5|
    |mul_ln731_7_fu_106_p2    |     *    |      0|  0|  17|           5|           5|
    |mul_ln731_fu_108_p2      |     *    |      0|  0|  30|           7|           5|
    |add_ln731_10_fu_996_p2   |     +    |      0|  0|  16|          11|          13|
    |add_ln731_11_fu_1029_p2  |     +    |      0|  0|  17|          10|          10|
    |add_ln731_1_fu_624_p2    |     +    |      0|  0|  16|          11|          13|
    |add_ln731_2_fu_657_p2    |     +    |      0|  0|  17|          10|          10|
    |add_ln731_3_fu_690_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln731_4_fu_748_p2    |     +    |      0|  0|  16|          11|          13|
    |add_ln731_5_fu_781_p2    |     +    |      0|  0|  17|          10|          10|
    |add_ln731_6_fu_814_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln731_7_fu_872_p2    |     +    |      0|  0|  16|          11|          13|
    |add_ln731_8_fu_905_p2    |     +    |      0|  0|  17|          10|          10|
    |add_ln731_9_fu_938_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln731_fu_566_p2      |     +    |      0|  0|  19|          12|          12|
    |sub_ln731_1_fu_742_p2    |     -    |      0|  0|  16|          13|          13|
    |sub_ln731_2_fu_866_p2    |     -    |      0|  0|  16|          13|          13|
    |sub_ln731_3_fu_990_p2    |     -    |      0|  0|  16|          13|          13|
    |sub_ln731_fu_618_p2      |     -    |      0|  0|  16|          13|          13|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 460|         232|         232|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_ready      | out |    1| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_0   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_1   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_2   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_3   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_4   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_5   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_6   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_7   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_8   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_9   | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_10  | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|ap_return_11  | out |   16| ap_ctrl_hs | normalize.0.0.0.0.0. | return value |
|data_V_read   |  in |   60|   ap_none  |      data_V_read     |    scalar    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i60 @_ssdm_op_Read.ap_auto.i60(i60 %data_V_read)" [firmware/nnet_utils/nnet_batchnorm.h:49]   --->   Operation 2 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [firmware/nnet_utils/nnet_batchnorm.h:60]   --->   Operation 3 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:64]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 12, [4 x i8]* @p_str32, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:71]   --->   Operation 5 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm.h:73]   --->   Operation 6 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln446 = trunc i60 %data_V_read_1 to i5" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 7 'trunc' 'trunc_ln446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i5 %trunc_ln446 to i12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 8 'zext' 'zext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.44ns)   --->   "%mul_ln731 = mul i12 98, %zext_ln731" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 9 'mul' 'mul_ln731' <Predicate = true> <Delay = 2.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%add_ln731 = add i12 -1475, %mul_ln731" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 10 'add' 'add_ln731' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 11 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln731 = sext i13 %tmp_1 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 12 'sext' 'sext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 5, i32 9)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 13 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln731_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_5, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 14 'bitconcatenate' 'shl_ln731_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln731_1 = zext i12 %shl_ln731_s to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 15 'zext' 'zext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln731_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_5, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 16 'bitconcatenate' 'shl_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln731_2 = zext i8 %shl_ln731_1 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 17 'zext' 'zext_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln731 = sub i13 %zext_ln731_1, %zext_ln731_2" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 18 'sub' 'sub_ln731' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_1 = add i13 -875, %sub_ln731" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 19 'add' 'add_ln731_1' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_1, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 20 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln731_1 = sext i14 %tmp_8 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 21 'sext' 'sext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 10, i32 14)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 22 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln731_3 = zext i5 %tmp_3 to i10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 23 'zext' 'zext_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.88ns)   --->   "%mul_ln731_1 = mul i10 27, %zext_ln731_3" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 24 'mul' 'mul_ln731_1' <Predicate = true> <Delay = 1.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.31ns)   --->   "%add_ln731_2 = add i10 -383, %mul_ln731_1" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 25 'add' 'add_ln731_2' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_2, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 26 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln731_2 = sext i11 %tmp_10 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 27 'sext' 'sext_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 15, i32 19)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 28 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln731_4 = zext i5 %tmp_4 to i12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 29 'zext' 'zext_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.44ns)   --->   "%mul_ln731_2 = mul i12 98, %zext_ln731_4" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 30 'mul' 'mul_ln731_2' <Predicate = true> <Delay = 2.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%add_ln731_3 = add i12 -1475, %mul_ln731_2" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 31 'add' 'add_ln731_3' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_3, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 32 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln731_3 = sext i13 %tmp_11 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 33 'sext' 'sext_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 20, i32 24)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 34 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln731_2 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_12, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 35 'bitconcatenate' 'shl_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln731_5 = zext i12 %shl_ln731_2 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 36 'zext' 'zext_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln731_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_12, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 37 'bitconcatenate' 'shl_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln731_6 = zext i8 %shl_ln731_3 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 38 'zext' 'zext_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln731_1 = sub i13 %zext_ln731_5, %zext_ln731_6" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 39 'sub' 'sub_ln731_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_4 = add i13 -875, %sub_ln731_1" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 40 'add' 'add_ln731_4' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_4, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 41 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln731_4 = sext i14 %tmp_13 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 42 'sext' 'sext_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 25, i32 29)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 43 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln731_7 = zext i5 %tmp_6 to i10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 44 'zext' 'zext_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.88ns)   --->   "%mul_ln731_3 = mul i10 27, %zext_ln731_7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 45 'mul' 'mul_ln731_3' <Predicate = true> <Delay = 1.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.31ns)   --->   "%add_ln731_5 = add i10 -383, %mul_ln731_3" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 46 'add' 'add_ln731_5' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_5, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 47 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln731_5 = sext i11 %tmp_14 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 48 'sext' 'sext_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 30, i32 34)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln731_8 = zext i5 %tmp_7 to i12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 50 'zext' 'zext_ln731_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.44ns)   --->   "%mul_ln731_4 = mul i12 98, %zext_ln731_8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 51 'mul' 'mul_ln731_4' <Predicate = true> <Delay = 2.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln731_6 = add i12 -1475, %mul_ln731_4" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 52 'add' 'add_ln731_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_6, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 53 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln731_6 = sext i13 %tmp_15 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 54 'sext' 'sext_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 35, i32 39)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 55 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln731_4 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_16, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 56 'bitconcatenate' 'shl_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln731_9 = zext i12 %shl_ln731_4 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 57 'zext' 'zext_ln731_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln731_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_16, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 58 'bitconcatenate' 'shl_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln731_10 = zext i8 %shl_ln731_5 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 59 'zext' 'zext_ln731_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln731_2 = sub i13 %zext_ln731_9, %zext_ln731_10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 60 'sub' 'sub_ln731_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_7 = add i13 -875, %sub_ln731_2" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 61 'add' 'add_ln731_7' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_7, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 62 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln731_7 = sext i14 %tmp_17 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 63 'sext' 'sext_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 40, i32 44)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 64 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln731_11 = zext i5 %tmp_9 to i10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 65 'zext' 'zext_ln731_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.88ns)   --->   "%mul_ln731_5 = mul i10 27, %zext_ln731_11" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 66 'mul' 'mul_ln731_5' <Predicate = true> <Delay = 1.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.31ns)   --->   "%add_ln731_8 = add i10 -383, %mul_ln731_5" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 67 'add' 'add_ln731_8' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_8, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 68 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln731_8 = sext i11 %tmp_18 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 69 'sext' 'sext_ln731_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 45, i32 49)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 70 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln731_12 = zext i5 %tmp_s to i12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 71 'zext' 'zext_ln731_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.44ns)   --->   "%mul_ln731_6 = mul i12 98, %zext_ln731_12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 72 'mul' 'mul_ln731_6' <Predicate = true> <Delay = 2.44> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "%add_ln731_9 = add i12 -1475, %mul_ln731_6" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 73 'add' 'add_ln731_9' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_9, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 74 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln731_9 = sext i13 %tmp_19 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 75 'sext' 'sext_ln731_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 50, i32 54)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 76 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln731_6 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_20, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 77 'bitconcatenate' 'shl_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln731_13 = zext i12 %shl_ln731_6 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 78 'zext' 'zext_ln731_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln731_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_20, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 79 'bitconcatenate' 'shl_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln731_14 = zext i8 %shl_ln731_7 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 80 'zext' 'zext_ln731_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln731_3 = sub i13 %zext_ln731_13, %zext_ln731_14" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 81 'sub' 'sub_ln731_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_10 = add i13 -875, %sub_ln731_3" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 82 'add' 'add_ln731_10' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_10, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 83 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln731_10 = sext i14 %tmp_21 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 84 'sext' 'sext_ln731_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 55, i32 59)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 85 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln731_15 = zext i5 %tmp_2 to i10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 86 'zext' 'zext_ln731_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.88ns)   --->   "%mul_ln731_7 = mul i10 27, %zext_ln731_15" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 87 'mul' 'mul_ln731_7' <Predicate = true> <Delay = 1.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.31ns)   --->   "%add_ln731_11 = add i10 -383, %mul_ln731_7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 88 'add' 'add_ln731_11' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_11, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 89 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln731_11 = sext i11 %tmp_22 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 90 'sext' 'sext_ln731_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln731, 0" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 91 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln731_1, 1" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 92 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %sext_ln731_2, 2" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 93 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln731_3, 3" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 94 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln731_4, 4" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 95 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %sext_ln731_5, 5" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 96 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln731_6, 6" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 97 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln731_7, 7" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 98 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %sext_ln731_8, 8" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 99 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %sext_ln731_9, 9" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 100 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %sext_ln731_10, 10" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 101 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %sext_ln731_11, 11" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 102 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1          (read             ) [ 00]
tmp                    (specregionbegin  ) [ 00]
specpipeline_ln64      (specpipeline     ) [ 00]
specresourcelimit_ln71 (specresourcelimit) [ 00]
empty                  (specregionend    ) [ 00]
trunc_ln446            (trunc            ) [ 00]
zext_ln731             (zext             ) [ 00]
mul_ln731              (mul              ) [ 00]
add_ln731              (add              ) [ 00]
tmp_1                  (bitconcatenate   ) [ 00]
sext_ln731             (sext             ) [ 00]
tmp_5                  (partselect       ) [ 00]
shl_ln731_s            (bitconcatenate   ) [ 00]
zext_ln731_1           (zext             ) [ 00]
shl_ln731_1            (bitconcatenate   ) [ 00]
zext_ln731_2           (zext             ) [ 00]
sub_ln731              (sub              ) [ 00]
add_ln731_1            (add              ) [ 00]
tmp_8                  (bitconcatenate   ) [ 00]
sext_ln731_1           (sext             ) [ 00]
tmp_3                  (partselect       ) [ 00]
zext_ln731_3           (zext             ) [ 00]
mul_ln731_1            (mul              ) [ 00]
add_ln731_2            (add              ) [ 00]
tmp_10                 (bitconcatenate   ) [ 00]
sext_ln731_2           (sext             ) [ 00]
tmp_4                  (partselect       ) [ 00]
zext_ln731_4           (zext             ) [ 00]
mul_ln731_2            (mul              ) [ 00]
add_ln731_3            (add              ) [ 00]
tmp_11                 (bitconcatenate   ) [ 00]
sext_ln731_3           (sext             ) [ 00]
tmp_12                 (partselect       ) [ 00]
shl_ln731_2            (bitconcatenate   ) [ 00]
zext_ln731_5           (zext             ) [ 00]
shl_ln731_3            (bitconcatenate   ) [ 00]
zext_ln731_6           (zext             ) [ 00]
sub_ln731_1            (sub              ) [ 00]
add_ln731_4            (add              ) [ 00]
tmp_13                 (bitconcatenate   ) [ 00]
sext_ln731_4           (sext             ) [ 00]
tmp_6                  (partselect       ) [ 00]
zext_ln731_7           (zext             ) [ 00]
mul_ln731_3            (mul              ) [ 00]
add_ln731_5            (add              ) [ 00]
tmp_14                 (bitconcatenate   ) [ 00]
sext_ln731_5           (sext             ) [ 00]
tmp_7                  (partselect       ) [ 00]
zext_ln731_8           (zext             ) [ 00]
mul_ln731_4            (mul              ) [ 00]
add_ln731_6            (add              ) [ 00]
tmp_15                 (bitconcatenate   ) [ 00]
sext_ln731_6           (sext             ) [ 00]
tmp_16                 (partselect       ) [ 00]
shl_ln731_4            (bitconcatenate   ) [ 00]
zext_ln731_9           (zext             ) [ 00]
shl_ln731_5            (bitconcatenate   ) [ 00]
zext_ln731_10          (zext             ) [ 00]
sub_ln731_2            (sub              ) [ 00]
add_ln731_7            (add              ) [ 00]
tmp_17                 (bitconcatenate   ) [ 00]
sext_ln731_7           (sext             ) [ 00]
tmp_9                  (partselect       ) [ 00]
zext_ln731_11          (zext             ) [ 00]
mul_ln731_5            (mul              ) [ 00]
add_ln731_8            (add              ) [ 00]
tmp_18                 (bitconcatenate   ) [ 00]
sext_ln731_8           (sext             ) [ 00]
tmp_s                  (partselect       ) [ 00]
zext_ln731_12          (zext             ) [ 00]
mul_ln731_6            (mul              ) [ 00]
add_ln731_9            (add              ) [ 00]
tmp_19                 (bitconcatenate   ) [ 00]
sext_ln731_9           (sext             ) [ 00]
tmp_20                 (partselect       ) [ 00]
shl_ln731_6            (bitconcatenate   ) [ 00]
zext_ln731_13          (zext             ) [ 00]
shl_ln731_7            (bitconcatenate   ) [ 00]
zext_ln731_14          (zext             ) [ 00]
sub_ln731_3            (sub              ) [ 00]
add_ln731_10           (add              ) [ 00]
tmp_21                 (bitconcatenate   ) [ 00]
sext_ln731_10          (sext             ) [ 00]
tmp_2                  (partselect       ) [ 00]
zext_ln731_15          (zext             ) [ 00]
mul_ln731_7            (mul              ) [ 00]
add_ln731_11           (add              ) [ 00]
tmp_22                 (bitconcatenate   ) [ 00]
sext_ln731_11          (sext             ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
mrv_3                  (insertvalue      ) [ 00]
mrv_4                  (insertvalue      ) [ 00]
mrv_5                  (insertvalue      ) [ 00]
mrv_6                  (insertvalue      ) [ 00]
mrv_7                  (insertvalue      ) [ 00]
mrv_8                  (insertvalue      ) [ 00]
mrv_9                  (insertvalue      ) [ 00]
mrv_10                 (insertvalue      ) [ 00]
mrv_11                 (insertvalue      ) [ 00]
ret_ln93               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="data_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="60" slack="0"/>
<pin id="100" dir="0" index="1" bw="60" slack="0"/>
<pin id="101" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mul_ln731_1_fu_104">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln731_7_fu_106">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_7/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mul_ln731_4_fu_107">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln731_fu_108">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="mul_ln731_3_fu_109">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mul_ln731_5_fu_111">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln731_6_fu_112">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln731_2_fu_114">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_2/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln446_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="60" slack="0"/>
<pin id="559" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln446/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln731_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln731_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="0" index="1" bw="12" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln731_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="60" slack="0"/>
<pin id="587" dir="0" index="2" bw="4" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln731_s_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_s/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln731_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_1/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln731_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_1/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln731_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_2/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sub_ln731_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln731/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln731_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="0"/>
<pin id="626" dir="0" index="1" bw="13" slack="0"/>
<pin id="627" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_8_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="14" slack="0"/>
<pin id="632" dir="0" index="1" bw="13" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln731_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="14" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_1/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="0" index="1" bw="60" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="0" index="3" bw="5" slack="0"/>
<pin id="647" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln731_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_3/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln731_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="10" slack="0"/>
<pin id="660" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_2/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_10_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="10" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln731_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_2/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="0" index="1" bw="60" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln731_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_4/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln731_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="0" index="1" bw="12" slack="0"/>
<pin id="693" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_3/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_11_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sext_ln731_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="13" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_3/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_12_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="60" slack="0"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln731_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_2/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln731_5_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_5/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="shl_ln731_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="5" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_3/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln731_6_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_6/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln731_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln731_1/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln731_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="13" slack="0"/>
<pin id="751" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_4/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_13_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="14" slack="0"/>
<pin id="756" dir="0" index="1" bw="13" slack="0"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln731_4_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_4/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="0" index="1" bw="60" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="0"/>
<pin id="770" dir="0" index="3" bw="6" slack="0"/>
<pin id="771" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln731_7_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_7/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln731_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="10" slack="0"/>
<pin id="784" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_5/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_14_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="0" index="1" bw="10" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln731_5_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="11" slack="0"/>
<pin id="797" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_5/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_7_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="0"/>
<pin id="801" dir="0" index="1" bw="60" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="0" index="3" bw="7" slack="0"/>
<pin id="804" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln731_8_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_8/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln731_6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="0" index="1" bw="12" slack="0"/>
<pin id="817" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_6/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_15_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="0" index="1" bw="12" slack="0"/>
<pin id="823" dir="0" index="2" bw="1" slack="0"/>
<pin id="824" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln731_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="13" slack="0"/>
<pin id="830" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_6/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_16_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="0" index="1" bw="60" slack="0"/>
<pin id="835" dir="0" index="2" bw="7" slack="0"/>
<pin id="836" dir="0" index="3" bw="7" slack="0"/>
<pin id="837" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="shl_ln731_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_4/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln731_9_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="12" slack="0"/>
<pin id="852" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_9/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="shl_ln731_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="5" slack="0"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_5/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln731_10_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_10/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sub_ln731_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="12" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln731_2/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln731_7_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="11" slack="0"/>
<pin id="874" dir="0" index="1" bw="13" slack="0"/>
<pin id="875" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_7/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_17_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="0"/>
<pin id="880" dir="0" index="1" bw="13" slack="0"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sext_ln731_7_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="0"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_7/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_9_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="0" index="1" bw="60" slack="0"/>
<pin id="893" dir="0" index="2" bw="7" slack="0"/>
<pin id="894" dir="0" index="3" bw="7" slack="0"/>
<pin id="895" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln731_11_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="0"/>
<pin id="902" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_11/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln731_8_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="0"/>
<pin id="907" dir="0" index="1" bw="10" slack="0"/>
<pin id="908" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_8/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_18_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="0"/>
<pin id="913" dir="0" index="1" bw="10" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln731_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="11" slack="0"/>
<pin id="921" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_8/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_s_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="0"/>
<pin id="925" dir="0" index="1" bw="60" slack="0"/>
<pin id="926" dir="0" index="2" bw="7" slack="0"/>
<pin id="927" dir="0" index="3" bw="7" slack="0"/>
<pin id="928" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln731_12_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="0"/>
<pin id="935" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_12/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln731_9_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="0"/>
<pin id="940" dir="0" index="1" bw="12" slack="0"/>
<pin id="941" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_9/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_19_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="0"/>
<pin id="946" dir="0" index="1" bw="12" slack="0"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln731_9_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="13" slack="0"/>
<pin id="954" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_9/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_20_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="0" index="1" bw="60" slack="0"/>
<pin id="959" dir="0" index="2" bw="7" slack="0"/>
<pin id="960" dir="0" index="3" bw="7" slack="0"/>
<pin id="961" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="shl_ln731_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="0"/>
<pin id="968" dir="0" index="1" bw="5" slack="0"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_6/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln731_13_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="0"/>
<pin id="976" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_13/1 "/>
</bind>
</comp>

<comp id="978" class="1004" name="shl_ln731_7_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="5" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_7/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln731_14_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_14/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sub_ln731_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="0"/>
<pin id="993" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln731_3/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln731_10_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="0"/>
<pin id="998" dir="0" index="1" bw="13" slack="0"/>
<pin id="999" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_10/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_21_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="14" slack="0"/>
<pin id="1004" dir="0" index="1" bw="13" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln731_10_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="14" slack="0"/>
<pin id="1012" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_10/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_2_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="0"/>
<pin id="1016" dir="0" index="1" bw="60" slack="0"/>
<pin id="1017" dir="0" index="2" bw="7" slack="0"/>
<pin id="1018" dir="0" index="3" bw="7" slack="0"/>
<pin id="1019" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln731_15_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="0"/>
<pin id="1026" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_15/1 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln731_11_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="0"/>
<pin id="1031" dir="0" index="1" bw="10" slack="0"/>
<pin id="1032" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_11/1 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_22_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="0"/>
<pin id="1037" dir="0" index="1" bw="10" slack="0"/>
<pin id="1038" dir="0" index="2" bw="1" slack="0"/>
<pin id="1039" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln731_11_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_11/1 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="mrv_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="192" slack="0"/>
<pin id="1049" dir="0" index="1" bw="13" slack="0"/>
<pin id="1050" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="mrv_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="192" slack="0"/>
<pin id="1055" dir="0" index="1" bw="14" slack="0"/>
<pin id="1056" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="mrv_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="192" slack="0"/>
<pin id="1061" dir="0" index="1" bw="11" slack="0"/>
<pin id="1062" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="mrv_3_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="192" slack="0"/>
<pin id="1067" dir="0" index="1" bw="13" slack="0"/>
<pin id="1068" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="mrv_4_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="192" slack="0"/>
<pin id="1073" dir="0" index="1" bw="14" slack="0"/>
<pin id="1074" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="mrv_5_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="192" slack="0"/>
<pin id="1079" dir="0" index="1" bw="11" slack="0"/>
<pin id="1080" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="mrv_6_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="192" slack="0"/>
<pin id="1085" dir="0" index="1" bw="13" slack="0"/>
<pin id="1086" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="mrv_7_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="192" slack="0"/>
<pin id="1091" dir="0" index="1" bw="14" slack="0"/>
<pin id="1092" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="mrv_8_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="192" slack="0"/>
<pin id="1097" dir="0" index="1" bw="11" slack="0"/>
<pin id="1098" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="mrv_9_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="192" slack="0"/>
<pin id="1103" dir="0" index="1" bw="13" slack="0"/>
<pin id="1104" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="mrv_10_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="192" slack="0"/>
<pin id="1109" dir="0" index="1" bw="14" slack="0"/>
<pin id="1110" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="mrv_11_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="192" slack="0"/>
<pin id="1115" dir="0" index="1" bw="11" slack="0"/>
<pin id="1116" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="503"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="519"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="527"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="531"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="560"><net_src comp="98" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="570"><net_src comp="26" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="108" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="28" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="30" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="32" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="98" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="34" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="36" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="584" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="584" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="44" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="602" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="46" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="30" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="32" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="98" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="52" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="661"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="104" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="30" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="681"><net_src comp="32" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="98" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="60" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="675" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="694"><net_src comp="26" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="114" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="28" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="30" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="32" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="98" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="64" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="38" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="708" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="40" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="42" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="708" pin="4"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="44" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="46" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="48" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="30" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="32" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="98" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="68" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="70" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="766" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="785"><net_src comp="56" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="109" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="58" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="32" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="98" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="72" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="74" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="812"><net_src comp="799" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="818"><net_src comp="26" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="107" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="28" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="30" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="820" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="838"><net_src comp="32" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="98" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="76" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="78" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="847"><net_src comp="38" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="832" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="40" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="42" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="832" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="44" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="854" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="850" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="46" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="48" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="30" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="889"><net_src comp="878" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="896"><net_src comp="32" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="98" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="80" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="82" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="903"><net_src comp="890" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="909"><net_src comp="56" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="111" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="58" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="905" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="30" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="32" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="98" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="84" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="932"><net_src comp="86" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="936"><net_src comp="923" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="942"><net_src comp="26" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="112" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="28" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="938" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="30" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="944" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="962"><net_src comp="32" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="98" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="88" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="90" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="971"><net_src comp="38" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="956" pin="4"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="40" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="966" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="42" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="956" pin="4"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="44" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="974" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="46" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="48" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="30" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1020"><net_src comp="32" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="98" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1022"><net_src comp="92" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1023"><net_src comp="94" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1027"><net_src comp="1014" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="1033"><net_src comp="56" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="106" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1040"><net_src comp="58" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="30" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="96" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="580" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="638" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="671" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="704" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="762" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="795" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="828" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="886" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="919" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="952" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1010" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1043" pin="1"/><net_sink comp="1113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize.0.0.0.0.0. : data_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		zext_ln731 : 1
		mul_ln731 : 2
		add_ln731 : 3
		tmp_1 : 4
		sext_ln731 : 5
		shl_ln731_s : 1
		zext_ln731_1 : 2
		shl_ln731_1 : 1
		zext_ln731_2 : 2
		sub_ln731 : 3
		add_ln731_1 : 4
		tmp_8 : 5
		sext_ln731_1 : 6
		zext_ln731_3 : 1
		mul_ln731_1 : 2
		add_ln731_2 : 3
		tmp_10 : 4
		sext_ln731_2 : 5
		zext_ln731_4 : 1
		mul_ln731_2 : 2
		add_ln731_3 : 3
		tmp_11 : 4
		sext_ln731_3 : 5
		shl_ln731_2 : 1
		zext_ln731_5 : 2
		shl_ln731_3 : 1
		zext_ln731_6 : 2
		sub_ln731_1 : 3
		add_ln731_4 : 4
		tmp_13 : 5
		sext_ln731_4 : 6
		zext_ln731_7 : 1
		mul_ln731_3 : 2
		add_ln731_5 : 3
		tmp_14 : 4
		sext_ln731_5 : 5
		zext_ln731_8 : 1
		mul_ln731_4 : 2
		add_ln731_6 : 3
		tmp_15 : 4
		sext_ln731_6 : 5
		shl_ln731_4 : 1
		zext_ln731_9 : 2
		shl_ln731_5 : 1
		zext_ln731_10 : 2
		sub_ln731_2 : 3
		add_ln731_7 : 4
		tmp_17 : 5
		sext_ln731_7 : 6
		zext_ln731_11 : 1
		mul_ln731_5 : 2
		add_ln731_8 : 3
		tmp_18 : 4
		sext_ln731_8 : 5
		zext_ln731_12 : 1
		mul_ln731_6 : 2
		add_ln731_9 : 3
		tmp_19 : 4
		sext_ln731_9 : 5
		shl_ln731_6 : 1
		zext_ln731_13 : 2
		shl_ln731_7 : 1
		zext_ln731_14 : 2
		sub_ln731_3 : 3
		add_ln731_10 : 4
		tmp_21 : 5
		sext_ln731_10 : 6
		zext_ln731_15 : 1
		mul_ln731_7 : 2
		add_ln731_11 : 3
		tmp_22 : 4
		sext_ln731_11 : 5
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		mrv_8 : 14
		mrv_9 : 15
		mrv_10 : 16
		mrv_11 : 17
		ret_ln93 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    mul_ln731_1_fu_104    |    0    |    0    |    22   |
|          |    mul_ln731_7_fu_106    |    0    |    0    |    22   |
|          |    mul_ln731_4_fu_107    |    0    |    0    |    40   |
|    mul   |     mul_ln731_fu_108     |    0    |    0    |    40   |
|          |    mul_ln731_3_fu_109    |    0    |    0    |    22   |
|          |    mul_ln731_5_fu_111    |    0    |    0    |    22   |
|          |    mul_ln731_6_fu_112    |    0    |    0    |    40   |
|          |    mul_ln731_2_fu_114    |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln731_fu_566     |    0    |    0    |    19   |
|          |    add_ln731_1_fu_624    |    0    |    0    |    16   |
|          |    add_ln731_2_fu_657    |    0    |    0    |    17   |
|          |    add_ln731_3_fu_690    |    0    |    0    |    19   |
|          |    add_ln731_4_fu_748    |    0    |    0    |    16   |
|    add   |    add_ln731_5_fu_781    |    0    |    0    |    17   |
|          |    add_ln731_6_fu_814    |    0    |    0    |    19   |
|          |    add_ln731_7_fu_872    |    0    |    0    |    16   |
|          |    add_ln731_8_fu_905    |    0    |    0    |    17   |
|          |    add_ln731_9_fu_938    |    0    |    0    |    19   |
|          |    add_ln731_10_fu_996   |    0    |    0    |    16   |
|          |   add_ln731_11_fu_1029   |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln731_fu_618     |    0    |    0    |    16   |
|    sub   |    sub_ln731_1_fu_742    |    0    |    0    |    16   |
|          |    sub_ln731_2_fu_866    |    0    |    0    |    16   |
|          |    sub_ln731_3_fu_990    |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|   read   | data_V_read_1_read_fu_98 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln446_fu_557    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln731_fu_561    |    0    |    0    |    0    |
|          |    zext_ln731_1_fu_602   |    0    |    0    |    0    |
|          |    zext_ln731_2_fu_614   |    0    |    0    |    0    |
|          |    zext_ln731_3_fu_652   |    0    |    0    |    0    |
|          |    zext_ln731_4_fu_685   |    0    |    0    |    0    |
|          |    zext_ln731_5_fu_726   |    0    |    0    |    0    |
|          |    zext_ln731_6_fu_738   |    0    |    0    |    0    |
|   zext   |    zext_ln731_7_fu_776   |    0    |    0    |    0    |
|          |    zext_ln731_8_fu_809   |    0    |    0    |    0    |
|          |    zext_ln731_9_fu_850   |    0    |    0    |    0    |
|          |   zext_ln731_10_fu_862   |    0    |    0    |    0    |
|          |   zext_ln731_11_fu_900   |    0    |    0    |    0    |
|          |   zext_ln731_12_fu_933   |    0    |    0    |    0    |
|          |   zext_ln731_13_fu_974   |    0    |    0    |    0    |
|          |   zext_ln731_14_fu_986   |    0    |    0    |    0    |
|          |   zext_ln731_15_fu_1024  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_572       |    0    |    0    |    0    |
|          |    shl_ln731_s_fu_594    |    0    |    0    |    0    |
|          |    shl_ln731_1_fu_606    |    0    |    0    |    0    |
|          |       tmp_8_fu_630       |    0    |    0    |    0    |
|          |       tmp_10_fu_663      |    0    |    0    |    0    |
|          |       tmp_11_fu_696      |    0    |    0    |    0    |
|          |    shl_ln731_2_fu_718    |    0    |    0    |    0    |
|          |    shl_ln731_3_fu_730    |    0    |    0    |    0    |
|          |       tmp_13_fu_754      |    0    |    0    |    0    |
|bitconcatenate|       tmp_14_fu_787      |    0    |    0    |    0    |
|          |       tmp_15_fu_820      |    0    |    0    |    0    |
|          |    shl_ln731_4_fu_842    |    0    |    0    |    0    |
|          |    shl_ln731_5_fu_854    |    0    |    0    |    0    |
|          |       tmp_17_fu_878      |    0    |    0    |    0    |
|          |       tmp_18_fu_911      |    0    |    0    |    0    |
|          |       tmp_19_fu_944      |    0    |    0    |    0    |
|          |    shl_ln731_6_fu_966    |    0    |    0    |    0    |
|          |    shl_ln731_7_fu_978    |    0    |    0    |    0    |
|          |      tmp_21_fu_1002      |    0    |    0    |    0    |
|          |      tmp_22_fu_1035      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln731_fu_580    |    0    |    0    |    0    |
|          |    sext_ln731_1_fu_638   |    0    |    0    |    0    |
|          |    sext_ln731_2_fu_671   |    0    |    0    |    0    |
|          |    sext_ln731_3_fu_704   |    0    |    0    |    0    |
|          |    sext_ln731_4_fu_762   |    0    |    0    |    0    |
|   sext   |    sext_ln731_5_fu_795   |    0    |    0    |    0    |
|          |    sext_ln731_6_fu_828   |    0    |    0    |    0    |
|          |    sext_ln731_7_fu_886   |    0    |    0    |    0    |
|          |    sext_ln731_8_fu_919   |    0    |    0    |    0    |
|          |    sext_ln731_9_fu_952   |    0    |    0    |    0    |
|          |   sext_ln731_10_fu_1010  |    0    |    0    |    0    |
|          |   sext_ln731_11_fu_1043  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_5_fu_584       |    0    |    0    |    0    |
|          |       tmp_3_fu_642       |    0    |    0    |    0    |
|          |       tmp_4_fu_675       |    0    |    0    |    0    |
|          |       tmp_12_fu_708      |    0    |    0    |    0    |
|          |       tmp_6_fu_766       |    0    |    0    |    0    |
|partselect|       tmp_7_fu_799       |    0    |    0    |    0    |
|          |       tmp_16_fu_832      |    0    |    0    |    0    |
|          |       tmp_9_fu_890       |    0    |    0    |    0    |
|          |       tmp_s_fu_923       |    0    |    0    |    0    |
|          |       tmp_20_fu_956      |    0    |    0    |    0    |
|          |       tmp_2_fu_1014      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        mrv_fu_1047       |    0    |    0    |    0    |
|          |       mrv_1_fu_1053      |    0    |    0    |    0    |
|          |       mrv_2_fu_1059      |    0    |    0    |    0    |
|          |       mrv_3_fu_1065      |    0    |    0    |    0    |
|          |       mrv_4_fu_1071      |    0    |    0    |    0    |
|insertvalue|       mrv_5_fu_1077      |    0    |    0    |    0    |
|          |       mrv_6_fu_1083      |    0    |    0    |    0    |
|          |       mrv_7_fu_1089      |    0    |    0    |    0    |
|          |       mrv_8_fu_1095      |    0    |    0    |    0    |
|          |       mrv_9_fu_1101      |    0    |    0    |    0    |
|          |      mrv_10_fu_1107      |    0    |    0    |    0    |
|          |      mrv_11_fu_1113      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   520   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   520  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   520  |
+-----------+--------+--------+--------+
