<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16

]]></Node>
<StgValue><ssdm name="mul16_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %zext_ln23_cast = zext i32 %zext_ln23_read

]]></Node>
<StgValue><ssdm name="zext_ln23_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %icmp_ln23 = icmp_eq  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:2 %br_ln23 = br i1 %icmp_ln23, void %for.inc25.split, void %VITIS_LOOP_34_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4">
<![CDATA[
for.inc25.split:0 %trunc_ln23 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:5 %zext_ln22 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:6 %empty = sub i4 9, i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.inc25.split:7 %p_cast45 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:8 %arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="arg1_r_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:9 %arg1_r_load_2 = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:11 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:12 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:13 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:14 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25.split:21 %br_ln30 = br i1 %trunc_ln23, void %arrayidx23.case.0, void %arrayidx23.case.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx23.exit:0 %add_ln23 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx23.exit:1 %store_ln23 = store i4 %add_ln23, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.exit:2 %br_ln23 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
VITIS_LOOP_34_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.split:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
for.inc25.split:9 %arg1_r_load_2 = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:10 %zext_ln30 = zext i32 %arg1_r_load_2

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:13 %arr_load = load i3 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:14 %arr_1_load = load i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
for.inc25.split:15 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 %arr_load, i64 %arr_1_load, i1 %trunc_ln23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc25.split:16 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul16_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.inc25.split:17 %select_ln30 = select i1 %trunc_ln23, i33 %zext_ln23_cast, i33 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="33">
<![CDATA[
for.inc25.split:18 %zext_ln30_1 = zext i33 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:19 %mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:20 %add_ln30 = add i64 %tmp, i64 %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx23.case.0:0 %store_ln30 = store i64 %add_ln30, i3 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.0:1 %br_ln30 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx23.case.1:0 %store_ln30 = store i64 %add_ln30, i3 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.1:1 %br_ln30 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="arg1_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="arg1_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="mul16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul16"/></StgValue>
</port>
<port id="60" name="zext_ln23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln23"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="i_1" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln23_read" fromId="63" toId="6">
</dataflow>
<dataflow id="65" from="zext_ln23" to="zext_ln23_read" fromId="60" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i32" to="mul16_read" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="mul16" to="mul16_read" fromId="59" toId="7">
</dataflow>
<dataflow id="68" from="zext_ln23_read" to="zext_ln23_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="i_1" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="72" from="i_1" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="73" from="i" to="icmp_ln23" fromId="11" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln23" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="icmp_ln23" to="br_ln23" fromId="12" toId="13">
</dataflow>
<dataflow id="77" from="i" to="trunc_ln23" fromId="11" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="i" to="lshr_ln" fromId="11" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_61" to="lshr_ln" fromId="61" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="lshr_ln" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="lshr_ln" to="zext_ln22" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_74" to="empty" fromId="74" toId="17">
</dataflow>
<dataflow id="86" from="i" to="empty" fromId="11" toId="17">
</dataflow>
<dataflow id="87" from="empty" to="p_cast45" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="arg1_r" to="arg1_r_addr" fromId="58" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_89" to="arg1_r_addr" fromId="89" toId="19">
</dataflow>
<dataflow id="91" from="p_cast45" to="arg1_r_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="arg1_r_addr" to="arg1_r_load_2" fromId="19" toId="20">
</dataflow>
<dataflow id="93" from="arr" to="arr_addr" fromId="57" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_89" to="arr_addr" fromId="89" toId="21">
</dataflow>
<dataflow id="95" from="zext_ln22" to="arr_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="96" from="arr_1" to="arr_1_addr" fromId="56" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_89" to="arr_1_addr" fromId="89" toId="22">
</dataflow>
<dataflow id="98" from="zext_ln22" to="arr_1_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="99" from="arr_addr" to="arr_load" fromId="21" toId="23">
</dataflow>
<dataflow id="100" from="arr_1_addr" to="arr_1_load" fromId="22" toId="24">
</dataflow>
<dataflow id="101" from="trunc_ln23" to="br_ln30" fromId="14" toId="25">
</dataflow>
<dataflow id="102" from="i" to="add_ln23" fromId="11" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_69" to="add_ln23" fromId="69" toId="26">
</dataflow>
<dataflow id="104" from="add_ln23" to="store_ln23" fromId="26" toId="27">
</dataflow>
<dataflow id="105" from="i_1" to="store_ln23" fromId="5" toId="27">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="106" toId="29">
</dataflow>
<dataflow id="108" from="StgValue_61" to="specpipeline_ln25" fromId="61" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specpipeline_ln25" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specpipeline_ln25" fromId="109" toId="29">
</dataflow>
<dataflow id="112" from="StgValue_109" to="specpipeline_ln25" fromId="109" toId="29">
</dataflow>
<dataflow id="114" from="empty_3" to="specpipeline_ln25" fromId="113" toId="29">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="115" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_117" to="speclooptripcount_ln22" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="StgValue_117" to="speclooptripcount_ln22" fromId="117" toId="30">
</dataflow>
<dataflow id="120" from="StgValue_117" to="speclooptripcount_ln22" fromId="117" toId="30">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="121" toId="31">
</dataflow>
<dataflow id="124" from="empty_10" to="specloopname_ln23" fromId="123" toId="31">
</dataflow>
<dataflow id="125" from="arg1_r_addr" to="arg1_r_load_2" fromId="19" toId="32">
</dataflow>
<dataflow id="126" from="arg1_r_load_2" to="zext_ln30" fromId="32" toId="33">
</dataflow>
<dataflow id="127" from="arr_addr" to="arr_load" fromId="21" toId="34">
</dataflow>
<dataflow id="128" from="arr_1_addr" to="arr_1_load" fromId="22" toId="35">
</dataflow>
<dataflow id="130" from="_ssdm_op_Mux.ap_auto.2i64.i1" to="tmp" fromId="129" toId="36">
</dataflow>
<dataflow id="131" from="arr_load" to="tmp" fromId="34" toId="36">
</dataflow>
<dataflow id="132" from="arr_1_load" to="tmp" fromId="35" toId="36">
</dataflow>
<dataflow id="133" from="trunc_ln23" to="tmp" fromId="14" toId="36">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln" fromId="134" toId="37">
</dataflow>
<dataflow id="136" from="mul16_read" to="shl_ln" fromId="7" toId="37">
</dataflow>
<dataflow id="138" from="StgValue_137" to="shl_ln" fromId="137" toId="37">
</dataflow>
<dataflow id="139" from="trunc_ln23" to="select_ln30" fromId="14" toId="38">
</dataflow>
<dataflow id="140" from="zext_ln23_cast" to="select_ln30" fromId="8" toId="38">
</dataflow>
<dataflow id="141" from="shl_ln" to="select_ln30" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="select_ln30" to="zext_ln30_1" fromId="38" toId="39">
</dataflow>
<dataflow id="143" from="zext_ln30_1" to="mul_ln30" fromId="39" toId="40">
</dataflow>
<dataflow id="144" from="zext_ln30" to="mul_ln30" fromId="33" toId="40">
</dataflow>
<dataflow id="145" from="tmp" to="add_ln30" fromId="36" toId="41">
</dataflow>
<dataflow id="146" from="mul_ln30" to="add_ln30" fromId="40" toId="41">
</dataflow>
<dataflow id="147" from="add_ln30" to="store_ln30" fromId="41" toId="42">
</dataflow>
<dataflow id="148" from="arr_addr" to="store_ln30" fromId="21" toId="42">
</dataflow>
<dataflow id="149" from="add_ln30" to="store_ln30" fromId="41" toId="44">
</dataflow>
<dataflow id="150" from="arr_1_addr" to="store_ln30" fromId="22" toId="44">
</dataflow>
<dataflow id="151" from="icmp_ln23" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="152" from="trunc_ln23" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
