Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/hardware/ISEProjects/hack_computer_test/TestSegdisplay_isim_beh.exe -prj /home/ise/hardware/ISEProjects/hack_computer_test/TestSegdisplay_beh.prj work.TestSegdisplay work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/hardware/ISEProjects/hack_computer_test/../../HDL/computer/rom/test/test_rom.v" into library work
Analyzing Verilog file "/home/ise/hardware/ISEProjects/hack_computer_test/../../HDL/computer/TestSegdisplay.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/hardware/ISEProjects/hack_computer_test/../../HDL/computer/TestSegdisplay.v" Line 39: Port led0 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 96424 KB
Fuse CPU Usage: 1120 ms
Compiling module hClockDivider
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module test_rom
Compiling module hALU
Compiling module hJmpCheck
Compiling module hPC
Compiling module hCPU
Compiling module segcom
Compiling module segdisplay
Compiling module TestSegdisplay
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable /home/ise/hardware/ISEProjects/hack_computer_test/TestSegdisplay_isim_beh.exe
Fuse Memory Usage: 102864 KB
Fuse CPU Usage: 1290 ms
GCC CPU Usage: 1620 ms
