cache
fetch
sldt
spatial
locality
sctr
mat
rtx
byte
macroblocks
macroblock
caches
prefetching
tag
pcode
bytes
fld
fetched
vc
blocks
miss
optimizations
reuse
stall
bypassing
compress
bypass
entry
doubling
accessed
sz
block
misses
cached
opti
perl
bit
fractions
rtint
sctrs
sr
accesses
vortex
mats
hit
associative
latency
unsigned
sldts
cycles
hardware
cold
varying
doubled
sc
sizes
subblocks
renumbered
benchmark
bars
instruction
improvements
int
tags
base
mapped
detection
fetching
rtl
izer
gcc
latencies
reuses
prefetch
intelligently
referenced
tlb
hits
numeric
bus
configuration
benchmarks
dcache
buffers
capacity
entries
compiler
conflict
isa
breakdown
routine
enum
counter
operand
memories
cycle
machinemode
roblock
rtstr
fmt
customizer
memory
hierarchy
operands
array
initiator
allocated
tracking
access
mask
bits
decisions
static
struct
register
displaced
hewlett
outperform
wilkerson
subblock
invalidated
packard
incremented
fetches
item
temporal
absent
intelligent
reductions
precluding
constituent
underutilized
counters
exits
caching
exploitation
tendency
detect
preloading
geared
microarchitectures
improvement
speedups
instructions
sigarch
risc
bypassed
chip
microarchitecture
buffer
superscalar
prefetched
mahmut
examined
portions
detected
management
hash
items
supercomputing
kandemir
initialized
samples
exploit
codes
utilizing
li
optimized
tuned
ischia
decremented
spatial locality
fetch size
fetch sizes
data cache
spatial reuse
varying fetch
size block
larger fetch
sldt entry
locality detection
cache blocks
byte block
data caches
bit sctr
stall cycles
base opti
reuse fractions
cache block
locality optimizations
locality optimization
larger size
go 147
direct mapped
fetch 4
sc 099
vortex pcode
hardware cost
tag array
compress 072
base configuration
block fetch
y fld
miss stall
start stall
fld 0
elements blocks
cache performance
cold start
entry mat
li 134
entry mats
bit sctrs
x fld
opti base
block size
unsigned int
detection table
bits bytes
memory latency
bytes bytes
benchmark improvement
rtx structure
spatial reuses
fi bit
sr bit
max fetch
spatial hit
cost level
cost size
bypass buffer
perl 124
spatial hits
renumbered equal
pcode lmdes2_customizer
optimization scheme
table 12
set associative
fully associative
byte lines
spatial miss
cache levels
accurate spatial
bars show
improvements achieved
size cost
way set
memory latencies
improvement achieved
cache hierarchy
cache memories
little spatial
block sizes
bit mask
smaller blocks
sctr value
term tracking
doubled caches
rtx renumbered
table sldt
initiator bit
spatial misses
referenced element
growing memory
sctr varying
smaller fetch
mat hardware
size choice
bypass buffers
sctr bypass
byte l2
byte fetch
fetch initiator
izer benchmark
bypassing optimizations
two rtx
size l2
benchmark total
byte macroblocks
pcode lmdes2_custom
static fetch
tag cache
byte cache
spatial locality detection
larger fetch size
spatial locality optimizations
spatial locality optimization
spatial reuse fractions
go 147 vortex
larger size block
blocks with accesses
sc 099 go
fetch 4 bit
fetch size block
varying fetch 4
compress 072 sc
sizes when spatial
cold start stall
miss stall cycles
start stall cycles
block fetch size
byte block fetch
opti base opti
locality detection table
varying fetch sizes
detection of spatial
li 134 perl
base opti base
improvement over base
data cache block
locality optimization scheme
perl 124 m88ksim
vortex pcode lmdes2_customizer
pcode lmdes2_customizer 085
accurate spatial locality
max fetch size
block was fetched
way set associative
amount of spatial
dual data cache
izer benchmark improvement
pcode lmdes2_custom izer
performance improvement achieved
tag tag cache
fetch size l2
data to fetch
capacity miss stall
locality and bypassing
bit sctr bypass
size is fetched
detection and optimization
locality is absent
byte fetch size
x fld 0
doubling the caches
detection table sldt
y fld 0
control the fetch
size l2 static
size cost level
conflict miss stall
fetch initiator bit
sctr varying fetch
bit sctr varying
rtx renumbered equal
byte cache block
vortex pcode lmdes2_custom
smaller fetch size
memory address table
cache hierarchy management
spatial locality within
byte direct mapped
spatial locality information
spatial locality exists
adaptive cache hierarchy
doubling the data
amounts of spatial
entry is allocated
conflict and capacity
data cache performance
little spatial locality
