/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [22:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_2z[15] : _00_);
  assign celloutsig_0_11z = !(celloutsig_0_4z ? celloutsig_0_10z : celloutsig_0_7z[0]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & in_data[97]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_3z) & in_data[104]);
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_8z) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z[2] | _01_) & celloutsig_0_3z);
  assign celloutsig_0_16z = ~((celloutsig_0_3z | _02_) & in_data[55]);
  assign celloutsig_0_18z = ~((celloutsig_0_7z[0] | celloutsig_0_11z) & celloutsig_0_15z[1]);
  assign celloutsig_0_28z = ~((celloutsig_0_3z | celloutsig_0_18z) & celloutsig_0_21z);
  reg [22:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 23'h000000;
    else _13_ <= { in_data[72:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[22], _02_, _03_[20:7], _00_, _03_[5:2], _01_, _03_[0] } = _13_;
  assign celloutsig_0_7z = { celloutsig_0_2z[10:9], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[6:2] };
  assign celloutsig_0_22z = in_data[71:54] / { 1'h1, celloutsig_0_2z[15:8], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z } == { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } == in_data[170:167];
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } == celloutsig_1_17z;
  assign celloutsig_0_4z = { in_data[42:38], celloutsig_0_0z } == celloutsig_0_2z[13:8];
  assign celloutsig_0_19z = { celloutsig_0_7z[3:2], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z } == { celloutsig_0_8z[4], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[154:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } == in_data[148:136];
  assign celloutsig_1_8z = { in_data[149:127], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } === { in_data[181:160], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[128:123] === in_data[120:115];
  assign celloutsig_0_12z = { celloutsig_0_7z[5:3], celloutsig_0_10z } >= { _03_[5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[178:168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[166:153], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z } <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z } <= { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_21z = { in_data[20:12], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_19z } <= { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[84:82], celloutsig_0_4z } || in_data[18:15];
  assign celloutsig_0_6z = { celloutsig_0_2z[14:3], celloutsig_0_0z, _03_[22], _02_, _03_[20:7], _00_, _03_[5:2], _01_, _03_[0], celloutsig_0_0z } || { in_data[74:40], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_7z[5:3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_11z } || celloutsig_0_2z[14:1];
  assign celloutsig_0_15z = - { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_27z = - celloutsig_0_22z[9:3];
  assign celloutsig_0_0z = in_data[70:64] !== in_data[93:87];
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_14z } !== { celloutsig_1_14z[4:1], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_14z = celloutsig_1_9z[7:3] <<< { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_8z = { _03_[12:7], _00_ } <<< { celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } <<< celloutsig_0_8z[4:2];
  assign celloutsig_1_9z = { in_data[156:152], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z } >>> in_data[132:125];
  assign celloutsig_0_2z = in_data[77:60] >>> { _03_[22], _02_, _03_[20:7], _00_, _03_[5] };
  assign celloutsig_1_17z = { celloutsig_1_14z[2], celloutsig_1_6z, celloutsig_1_1z } - { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign { _03_[21], _03_[6], _03_[1] } = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
