Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 05:52:37 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                 1055        0.035        0.000                      0                 1055        3.750        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.042        0.000                      0                 1051        0.035        0.000                      0                 1051        3.750        0.000                       0                   425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.886        0.000                      0                    4        1.075        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 2.954ns (30.631%)  route 6.690ns (69.369%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.691    10.354    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.299    10.653 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.653    alum/ram_reg_i_94_2[0]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.905 f  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.611    11.515    sm/ram_reg_i_42_0[0]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.295    11.810 f  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.810    sm/ram_reg_i_94_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.051 f  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.597    12.648    sm/M_alum_out[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I4_O)        0.298    12.946 r  sm/D_states_q[0]_i_11/O
                         net (fo=1, routed)           0.708    13.654    sm/D_states_q[0]_i_11_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I3_O)        0.124    13.778 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    13.778    sm/D_states_q[0]_i_3_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    13.995 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.785    14.780    sm/D_states_d__0[0]
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)       -0.242    14.822    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.861ns (29.226%)  route 6.928ns (70.774%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.691    10.354    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.299    10.653 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.653    alum/ram_reg_i_94_2[0]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.905 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.611    11.515    sm/ram_reg_i_42_0[0]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.295    11.810 r  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.810    sm/ram_reg_i_94_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.051 r  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.729    12.780    sm/M_alum_out[0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I2_O)        0.298    13.078 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.158    13.236    sm/D_states_q[2]_i_17_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.360 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.814    14.175    sm/D_states_q[2]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.299 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.626    14.925    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)       -0.067    15.011    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.709ns (29.106%)  route 6.598ns (70.894%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          1.147     9.865    L_reg/M_sm_ra1[2]
    SLICE_X46Y88         MUXF7 (Prop_muxf7_S_O)       0.292    10.157 r  L_reg/ram_reg_i_21/O
                         net (fo=8, routed)           0.989    11.146    L_reg/D_states_q_reg[1]_rep__1_4
    SLICE_X47Y92         LUT2 (Prop_lut2_I0_O)        0.297    11.443 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.443    alum/ram_reg_i_70_1[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.841 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.841    alum/out_sig0_carry__1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.064 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.546    12.610    alum/p_1_in
    SLICE_X47Y94         LUT3 (Prop_lut3_I0_O)        0.299    12.909 r  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.295    13.205    sm/D_registers_q_reg[7][12]_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.329 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.543    13.872    display/ram_reg
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.124    13.996 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.447    14.443    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.525ns (27.214%)  route 6.753ns (72.786%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          1.147     9.865    L_reg/M_sm_ra1[2]
    SLICE_X46Y88         MUXF7 (Prop_muxf7_S_O)       0.292    10.157 f  L_reg/ram_reg_i_21/O
                         net (fo=8, routed)           0.989    11.146    L_reg/D_states_q_reg[1]_rep__1_4
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.326    11.472 r  L_reg/out_sig0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.472    alum/ram_reg_i_70_0[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.873 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.567    12.440    alum/data0[11]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.306    12.746 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.305    13.051    sm/ram_reg_1
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.175 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.681    13.856    sm/ram_reg_i_55_1
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124    13.980 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.434    14.414    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.709ns (29.217%)  route 6.563ns (70.783%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          1.147     9.865    L_reg/M_sm_ra1[2]
    SLICE_X46Y88         MUXF7 (Prop_muxf7_S_O)       0.292    10.157 r  L_reg/ram_reg_i_21/O
                         net (fo=8, routed)           0.989    11.146    L_reg/D_states_q_reg[1]_rep__1_4
    SLICE_X47Y92         LUT2 (Prop_lut2_I0_O)        0.297    11.443 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.443    alum/ram_reg_i_70_1[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.841 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.841    alum/out_sig0_carry__1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.064 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.546    12.610    alum/p_1_in
    SLICE_X47Y94         LUT3 (Prop_lut3_I0_O)        0.299    12.909 r  alum/ram_reg_i_54/O
                         net (fo=1, routed)           0.295    13.205    sm/D_registers_q_reg[7][12]_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.329 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.287    13.616    display/ram_reg
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.740 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.668    14.408    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 2.861ns (29.424%)  route 6.862ns (70.576%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.691    10.354    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.299    10.653 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.653    alum/ram_reg_i_94_2[0]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.905 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.611    11.515    sm/ram_reg_i_42_0[0]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.295    11.810 r  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.810    sm/ram_reg_i_94_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.051 r  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.609    12.661    sm/M_alum_out[0]
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.298    12.959 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.555    13.514    sm/D_states_q[2]_i_11_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.638 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.626    14.264    sm/D_states_q[2]_i_2_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.388 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.472    14.859    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)       -0.067    15.010    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 2.861ns (29.535%)  route 6.826ns (70.465%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.691    10.354    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.299    10.653 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.653    alum/ram_reg_i_94_2[0]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.905 f  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.611    11.515    sm/ram_reg_i_42_0[0]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.295    11.810 f  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.810    sm/ram_reg_i_94_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.051 f  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.576    12.627    sm/M_alum_out[0]
    SLICE_X47Y86         LUT4 (Prop_lut4_I2_O)        0.298    12.925 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.294    13.219    sm/D_states_q[1]_i_9_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.828    14.171    sm/D_states_q[1]_i_2_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.527    14.823    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y92         FDRE (Setup_fdre_C_D)       -0.061    15.003    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 2.954ns (31.092%)  route 6.547ns (68.908%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.691    10.354    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X46Y89         LUT2 (Prop_lut2_I0_O)        0.299    10.653 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.653    alum/ram_reg_i_94_2[0]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.905 f  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.611    11.515    sm/ram_reg_i_42_0[0]
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.295    11.810 f  sm/ram_reg_i_94/O
                         net (fo=1, routed)           0.000    11.810    sm/ram_reg_i_94_n_0
    SLICE_X46Y88         MUXF7 (Prop_muxf7_I0_O)      0.241    12.051 f  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.597    12.648    sm/M_alum_out[0]
    SLICE_X46Y86         LUT6 (Prop_lut6_I4_O)        0.298    12.946 r  sm/D_states_q[0]_i_11/O
                         net (fo=1, routed)           0.708    13.654    sm/D_states_q[0]_i_11_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I3_O)        0.124    13.778 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    13.778    sm/D_states_q[0]_i_3_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    13.995 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.642    14.637    sm/D_states_d__0[0]
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.242    14.821    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 2.219ns (23.312%)  route 7.300ns (76.688%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.801    10.464    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.293    10.757 f  L_reg/D_states_q[7]_i_38/O
                         net (fo=10, routed)          0.548    11.304    L_reg/D_ctr_q_reg[10]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.326    11.630 f  L_reg/D_states_q[7]_i_34/O
                         net (fo=4, routed)           0.548    12.178    L_reg/D_states_q[2]_i_34_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.302 f  L_reg/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.485    12.787    sm/D_states_q_reg[0]_rep__1_3
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.911 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.664    13.575    sm/D_states_q[7]_i_5_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.699 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          0.955    14.655    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.859    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 2.219ns (23.312%)  route 7.300ns (76.688%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=91, routed)          1.414     7.006    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.130 f  sm/ram_reg_i_171/O
                         net (fo=1, routed)           0.651     7.781    sm/ram_reg_i_171_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.905 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.162     8.066    sm/ram_reg_i_149_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.190 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.403     8.594    sm/ram_reg_i_121_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  sm/ram_reg_i_56/O
                         net (fo=13, routed)          0.669     9.386    L_reg/M_sm_ra1[2]
    SLICE_X45Y89         MUXF7 (Prop_muxf7_S_O)       0.276     9.662 r  L_reg/ram_reg_i_41/O
                         net (fo=17, routed)          0.801    10.464    L_reg/D_states_q_reg[1]_rep__1_11
    SLICE_X43Y87         LUT3 (Prop_lut3_I2_O)        0.293    10.757 f  L_reg/D_states_q[7]_i_38/O
                         net (fo=10, routed)          0.548    11.304    L_reg/D_ctr_q_reg[10]
    SLICE_X45Y85         LUT2 (Prop_lut2_I0_O)        0.326    11.630 f  L_reg/D_states_q[7]_i_34/O
                         net (fo=4, routed)           0.548    12.178    L_reg/D_states_q[2]_i_34_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.302 f  L_reg/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.485    12.787    sm/D_states_q_reg[0]_rep__1_3
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.911 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.664    13.575    sm/D_states_q[7]_i_5_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.699 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          0.955    14.655    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.859    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.879    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.879    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.879    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.879    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.861    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.861    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y94         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y90   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y94   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y92   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y97   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y97   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y94   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y97   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y97   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         0.969     6.624    sm/D_states_q[5]
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.748 r  sm/D_states_q[7]_i_11/O
                         net (fo=11, routed)          1.179     7.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.767     8.818    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X36Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         0.969     6.624    sm/D_states_q[5]
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.748 r  sm/D_states_q[7]_i_11/O
                         net (fo=11, routed)          1.179     7.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.767     8.818    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X36Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         0.969     6.624    sm/D_states_q[5]
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.748 r  sm/D_states_q[7]_i_11/O
                         net (fo=11, routed)          1.179     7.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.767     8.818    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X36Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  sm/D_states_q_reg[5]/Q
                         net (fo=257, routed)         0.969     6.624    sm/D_states_q[5]
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.124     6.748 r  sm/D_states_q[7]_i_11/O
                         net (fo=11, routed)          1.179     7.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.051 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.767     8.818    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X36Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    14.704    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  5.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.572%)  route 0.807ns (79.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.520     2.189    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.521    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.572%)  route 0.807ns (79.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.520     2.189    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.521    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.572%)  route 0.807ns (79.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.520     2.189    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.521    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.572%)  route 0.807ns (79.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X42Y93         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=91, routed)          0.520     2.189    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.045     2.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.287     2.521    fifo_reset_cond/AS[0]
    SLICE_X36Y97         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     1.446    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.075    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.423ns  (logic 11.191ns (30.724%)  route 25.232ns (69.276%))
  Logic Levels:           31  (CARRY4=8 LUT3=2 LUT4=6 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 f  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.649    32.760    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.884 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.205    34.089    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.213 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.803    38.015    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.559 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.559    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.222ns  (logic 11.191ns (30.896%)  route 25.031ns (69.104%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 f  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.649    32.760    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.884 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.001    33.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I1_O)        0.124    34.008 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.806    37.814    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    41.358 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.358    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.072ns  (logic 11.413ns (31.641%)  route 24.658ns (68.359%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.649    32.760    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.884 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.001    33.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I2_O)        0.152    34.036 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.433    37.469    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    41.208 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.208    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.048ns  (logic 11.192ns (31.048%)  route 24.856ns (68.952%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.649    32.760    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.884 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.001    33.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I1_O)        0.124    34.008 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.630    37.639    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.184 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.184    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.032ns  (logic 11.417ns (31.686%)  route 24.615ns (68.314%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.589    32.699    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.823 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.022    33.845    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.152    33.997 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.429    37.426    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.742    41.168 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.168    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.011ns  (logic 11.412ns (31.691%)  route 24.599ns (68.309%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.649    32.760    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.884 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.001    33.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I2_O)        0.154    34.038 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.373    37.412    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.735    41.147 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.147    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.585ns  (logic 11.185ns (31.433%)  route 24.400ns (68.567%))
  Logic Levels:           31  (CARRY4=8 LUT3=1 LUT4=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y92         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          2.490     8.144    L_reg/M_reg_pbc[7]
    SLICE_X47Y81         LUT3 (Prop_lut3_I2_O)        0.150     8.294 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.886     9.180    L_reg/L_5ed03827_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I1_O)        0.354     9.534 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.610    10.144    L_reg/L_5ed03827_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.332    10.476 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.576    11.052    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.150    11.202 r  L_reg/L_5ed03827_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.338    12.540    L_reg/L_5ed03827_remainder0__0_carry_i_9_n_0
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.332    12.872 r  L_reg/L_5ed03827_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.872    bseg_driver/decimal_renderer/i__carry_i_5__2[1]
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.405 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.405    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.522    bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__0_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.761 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.824    14.585    L_reg/L_5ed03827_remainder0[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.301    14.886 r  L_reg/i__carry__0_i_22/O
                         net (fo=8, routed)           1.202    16.088    L_reg/i__carry__0_i_22_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.152    16.240 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=7, routed)           1.220    17.460    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.326    17.786 r  L_reg/i__carry_i_20__0/O
                         net (fo=3, routed)           1.049    18.836    L_reg/i__carry_i_20__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.152    18.988 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.436    19.424    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X49Y76         LUT5 (Prop_lut5_I2_O)        0.326    19.750 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=3, routed)           1.225    20.975    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I2_O)        0.124    21.099 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    21.099    bseg_driver/decimal_renderer/i__carry__0_i_10_0[1]
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.632 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.632    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.955 f  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.946    22.901    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2[1]
    SLICE_X44Y77         LUT5 (Prop_lut5_I1_O)        0.306    23.207 r  L_reg/i__carry_i_18/O
                         net (fo=11, routed)          0.972    24.179    bseg_driver/decimal_renderer/i__carry__0_i_19
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.124    24.303 r  bseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.989    25.292    L_reg/i__carry__0_i_4_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124    25.416 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.873    26.289    L_reg/i__carry__0_i_19_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.152    26.441 r  L_reg/i__carry_i_16/O
                         net (fo=1, routed)           0.821    27.262    L_reg/i__carry_i_16_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.326    27.588 r  L_reg/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000    27.588    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25_0[3]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.964 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.964    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.081 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.320 r  bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.810    29.130    bseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.301    29.431 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.811    30.242    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I4_O)        0.124    30.366 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.437    30.803    L_reg/bseg_OBUF[10]_inst_i_21_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.927 r  L_reg/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           1.059    31.986    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X43Y75         LUT4 (Prop_lut4_I3_O)        0.124    32.110 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.589    32.699    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    32.823 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.022    33.845    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    33.969 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.214    37.183    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.721 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.721    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.492ns  (logic 10.315ns (30.798%)  route 23.177ns (69.202%))
  Logic Levels:           26  (CARRY4=5 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.467     7.060    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.212 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.609     7.821    L_reg/L_5ed03827_remainder0__0_carry__1_i_9_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I5_O)        0.332     8.153 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.032     9.185    L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.152     9.337 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.639     9.975    L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.301 r  L_reg/L_5ed03827_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.090    11.391    L_reg/L_5ed03827_remainder0__0_carry_i_10__0_n_0
    SLICE_X38Y84         LUT2 (Prop_lut2_I1_O)        0.146    11.537 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.641    12.178    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    12.789 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.521    13.310    L_reg/L_5ed03827_remainder0_1[9]
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.613 f  L_reg/i__carry_i_19__2/O
                         net (fo=9, routed)           1.176    14.789    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.913 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=2, routed)           1.128    16.042    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.166 r  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.738    16.904    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X33Y82         LUT3 (Prop_lut3_I0_O)        0.150    17.054 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           0.999    18.053    L_reg/i__carry_i_24__0_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.332    18.385 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.740    19.126    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.250 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.643    19.893    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X36Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.419 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.419    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.658 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.997    21.655    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.302    21.957 f  L_reg/i__carry_i_27__0/O
                         net (fo=9, routed)           1.015    22.971    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22__1/O
                         net (fo=8, routed)           0.981    24.076    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    24.200 f  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           1.032    25.232    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.150    25.382 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    25.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[1]
    SLICE_X43Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    26.582 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.582    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.916 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    27.741    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.303    28.044 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.670    28.715    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.839 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.853    29.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    29.816 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.827    30.643    L_reg/timerseg_OBUF[9]_inst_i_1
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.767 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.267    32.034    timerseg_driver/ctr/timerseg[3]
    SLICE_X48Y81         LUT4 (Prop_lut4_I1_O)        0.154    32.188 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.715    34.903    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    38.629 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.629    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.262ns  (logic 10.076ns (30.292%)  route 23.187ns (69.708%))
  Logic Levels:           26  (CARRY4=5 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.467     7.060    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.212 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.609     7.821    L_reg/L_5ed03827_remainder0__0_carry__1_i_9_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I5_O)        0.332     8.153 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.032     9.185    L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.152     9.337 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.639     9.975    L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.301 r  L_reg/L_5ed03827_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.090    11.391    L_reg/L_5ed03827_remainder0__0_carry_i_10__0_n_0
    SLICE_X38Y84         LUT2 (Prop_lut2_I1_O)        0.146    11.537 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.641    12.178    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    12.789 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.521    13.310    L_reg/L_5ed03827_remainder0_1[9]
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.613 f  L_reg/i__carry_i_19__2/O
                         net (fo=9, routed)           1.176    14.789    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.913 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=2, routed)           1.128    16.042    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.166 r  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.738    16.904    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X33Y82         LUT3 (Prop_lut3_I0_O)        0.150    17.054 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           0.999    18.053    L_reg/i__carry_i_24__0_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.332    18.385 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.740    19.126    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.250 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.643    19.893    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X36Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.419 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.419    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.658 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.997    21.655    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.302    21.957 f  L_reg/i__carry_i_27__0/O
                         net (fo=9, routed)           1.015    22.971    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22__1/O
                         net (fo=8, routed)           0.981    24.076    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    24.200 f  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           1.032    25.232    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.150    25.382 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    25.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[1]
    SLICE_X43Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    26.582 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.582    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.916 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    27.741    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.303    28.044 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.670    28.715    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.839 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.853    29.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    29.816 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.827    30.643    L_reg/timerseg_OBUF[9]_inst_i_1
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.767 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.269    32.035    timerseg_driver/ctr/timerseg[3]
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.124    32.159 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.723    34.883    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    38.399 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.399    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.947ns  (logic 10.138ns (30.772%)  route 22.808ns (69.228%))
  Logic Levels:           26  (CARRY4=5 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.467     7.060    L_reg/D_registers_q_reg[6][9]_0[1]
    SLICE_X36Y84         LUT3 (Prop_lut3_I1_O)        0.152     7.212 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.609     7.821    L_reg/L_5ed03827_remainder0__0_carry__1_i_9_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I5_O)        0.332     8.153 f  L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.032     9.185    L_reg/L_5ed03827_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.152     9.337 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.639     9.975    L_reg/L_5ed03827_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.301 r  L_reg/L_5ed03827_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.090    11.391    L_reg/L_5ed03827_remainder0__0_carry_i_10__0_n_0
    SLICE_X38Y84         LUT2 (Prop_lut2_I1_O)        0.146    11.537 r  L_reg/L_5ed03827_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.641    12.178    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.611    12.789 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.521    13.310    L_reg/L_5ed03827_remainder0_1[9]
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.303    13.613 f  L_reg/i__carry_i_19__2/O
                         net (fo=9, routed)           1.176    14.789    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.913 f  L_reg/i__carry__0_i_21__1/O
                         net (fo=2, routed)           1.128    16.042    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.166 r  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.738    16.904    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X33Y82         LUT3 (Prop_lut3_I0_O)        0.150    17.054 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           0.999    18.053    L_reg/i__carry_i_24__0_n_0
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.332    18.385 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.740    19.126    L_reg/i__carry_i_12__2_n_0
    SLICE_X38Y82         LUT4 (Prop_lut4_I3_O)        0.124    19.250 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.643    19.893    timerseg_driver/decimal_renderer/i__carry__0_i_10__1[0]
    SLICE_X36Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.419 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.419    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.658 f  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.997    21.655    L_reg/L_5ed03827_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.302    21.957 f  L_reg/i__carry_i_27__0/O
                         net (fo=9, routed)           1.015    22.971    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22__1/O
                         net (fo=8, routed)           0.981    24.076    L_reg/i__carry_i_22__1_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124    24.200 f  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           1.032    25.232    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.150    25.382 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    25.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[1]
    SLICE_X43Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.629    26.582 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.582    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.916 r  timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    27.741    timerseg_driver/decimal_renderer/L_5ed03827_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.303    28.044 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.670    28.715    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.839 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.853    29.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    29.816 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.827    30.643    L_reg/timerseg_OBUF[9]_inst_i_1
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.767 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.267    32.034    timerseg_driver/ctr/timerseg[3]
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.124    32.158 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.346    34.505    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.084 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.084    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450438611[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.455ns (71.302%)  route 0.586ns (28.698%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.591     1.535    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.795    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.893 r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.454     2.347    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.576 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.576    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1450438611[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.461ns (71.202%)  route 0.591ns (28.798%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.590     1.534    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.776    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.098     1.874 r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.476     2.350    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.585 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.585    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.456ns (70.965%)  route 0.596ns (29.035%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.158     1.823    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.098     1.921 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.438     2.358    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.588 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.588    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.396ns (61.486%)  route 0.875ns (38.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.875     2.572    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.805 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.805    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.410ns (59.626%)  route 0.955ns (40.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.586     1.530    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=8, routed)           0.354     2.025    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.070 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.670    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.894 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.894    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.464ns (60.862%)  route 0.942ns (39.138%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.586     1.530    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=8, routed)           0.363     2.034    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.046     2.080 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.578     2.658    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     3.935 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.935    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_290127632[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 1.619ns (37.657%)  route 2.680ns (62.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.171     3.666    forLoop_idx_0_290127632[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.790 r  forLoop_idx_0_290127632[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.509     4.298    forLoop_idx_0_290127632[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.425     4.829    forLoop_idx_0_290127632[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_290127632[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.231ns  (logic 1.617ns (38.224%)  route 2.614ns (61.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.985     3.479    forLoop_idx_0_290127632[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.603 r  forLoop_idx_0_290127632[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.629     4.231    forLoop_idx_0_290127632[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.425     4.829    forLoop_idx_0_290127632[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 1.615ns (38.962%)  route 2.530ns (61.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.960     3.451    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.575 r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.570     4.145    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.425     4.829    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.622ns (40.745%)  route 2.360ns (59.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.387    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.511 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.471     3.982    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 1.625ns (43.890%)  route 2.077ns (56.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.244     2.745    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y94         LUT1 (Prop_lut1_I0_O)        0.124     2.869 r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.833     3.702    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.506     4.910    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.618ns (44.923%)  route 1.984ns (55.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.465     2.959    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.083 r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.519     3.602    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507     4.911    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.611ns (44.817%)  route 1.983ns (55.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.439     2.925    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.049 r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.545     3.594    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507     4.911    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.628ns (46.181%)  route 1.897ns (53.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.863    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124     2.987 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.525    reset_cond/M_reset_cond_in
    SLICE_X65Y87         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y87         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.628ns (46.181%)  route 1.897ns (53.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.863    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124     2.987 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.525    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.628ns (46.181%)  route 1.897ns (53.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.359     2.863    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.124     2.987 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.525    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.316ns (31.066%)  route 0.702ns (68.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.790    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.835 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.018    reset_cond/M_reset_cond_in
    SLICE_X65Y87         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y87         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.316ns (31.066%)  route 0.702ns (68.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.790    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.835 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.018    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.316ns (31.066%)  route 0.702ns (68.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.790    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.835 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.018    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.316ns (31.066%)  route 0.702ns (68.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.790    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.835 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.018    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.316ns (31.066%)  route 0.702ns (68.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.790    reset_cond/butt_reset_IBUF
    SLICE_X64Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.835 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.018    reset_cond/M_reset_cond_in
    SLICE_X64Y87         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y87         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.307ns (29.405%)  route 0.737ns (70.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.568     0.830    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.169     1.044    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.862     2.052    forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.300ns (28.615%)  route 0.747ns (71.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.548     0.802    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.200     1.047    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.862     2.052    forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1450438611[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.313ns (27.004%)  route 0.847ns (72.996%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.471     0.739    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.784 r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.376     1.161    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.861     2.051    forLoop_idx_0_290127632[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_290127632[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.311ns (25.262%)  route 0.921ns (74.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.024    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.163     1.232    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.304ns (22.302%)  route 1.058ns (77.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.825     1.084    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.129 r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.233     1.362    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.818     2.008    forLoop_idx_0_290127632[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y74         SRLC32E                                      r  forLoop_idx_0_290127632[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





