INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop_mul_mubkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixedop_mul_mubkb_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'CMFfixedop_mul_mubkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixedop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_CMFfixedop_0_1/sim/design_T_fixedop_CMFfixedop_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_T_fixedop_CMFfixedop_0_1'
