Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 17 11:40:01 2021
| Host         : Orcinus-orca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrap_timing_summary_routed.rpt -rpx cpu_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrap
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: test_cpu/cpu_decoder/Pause_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.471        0.000                      0                 2899        0.127        0.000                      0                 2899        2.633        0.000                       0                  1257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clkin              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        5.471        0.000                      0                 2899        0.127        0.000                      0                 2899       21.239        0.000                       0                  1253  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.190ns  (logic 3.908ns (25.727%)  route 11.282ns (74.273%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 41.546 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 19.645 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.897    19.645    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    22.099 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.224    23.323    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.447 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=18, routed)          1.661    25.108    test_cpu/cpu_ifetch/Opcode[3]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.232 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.536    26.768    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I1_O)        0.150    26.918 r  test_cpu/cpu_decoder/ram_i_25/O
                         net (fo=13, routed)          1.188    28.106    test_cpu/cpu_decoder/cpu_alu/Binput[14]
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.332    28.438 r  test_cpu/cpu_decoder/Registers[2][1]_i_21/O
                         net (fo=5, routed)           0.602    29.040    test_cpu/cpu_ifetch/imme_extend_reg[14]_1
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.164 f  test_cpu/cpu_ifetch/ram_i_252/O
                         net (fo=2, routed)           0.734    29.898    test_cpu/cpu_ifetch/ram_i_252_n_0
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.150    30.048 f  test_cpu/cpu_ifetch/ram_i_136/O
                         net (fo=1, routed)           0.800    30.848    test_cpu/cpu_ifetch/ram_i_136_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.326    31.174 f  test_cpu/cpu_ifetch/ram_i_56/O
                         net (fo=1, routed)           0.418    31.592    test_cpu/cpu_ifetch/ram_i_56_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.716 r  test_cpu/cpu_ifetch/ram_i_11/O
                         net (fo=17, routed)          3.119    34.835    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.552    41.546    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500    41.047    
                         clock uncertainty           -0.175    40.872    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.306    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.306    
                         arrival time                         -34.835    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.181ns  (logic 4.868ns (32.066%)  route 10.313ns (67.934%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 41.546 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 19.641 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.893    19.641    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    22.095 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.230    23.325    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X72Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.449 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.800    26.249    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  test_cpu/cpu_ifetch/Registers[0][22]_i_8/O
                         net (fo=94, routed)          0.891    27.264    test_cpu/cpu_alu/ALUSrc
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    27.388 r  test_cpu/cpu_alu/Registers[0][1]_i_16/O
                         net (fo=1, routed)           0.000    27.388    test_cpu/cpu_alu/Registers[0][1]_i_16_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.938 r  test_cpu/cpu_alu/Registers_reg[0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.001    27.939    test_cpu/cpu_alu/Registers_reg[0][1]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.252 r  test_cpu/cpu_alu/ram_i_356/O[3]
                         net (fo=1, routed)           0.398    28.649    test_cpu/cpu_decoder/read_data_1_reg[7]_1[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.306    28.955 r  test_cpu/cpu_decoder/ram_i_248/O
                         net (fo=1, routed)           0.000    28.955    test_cpu/cpu_decoder/ram_i_248_n_0
    SLICE_X43Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    29.172 r  test_cpu/cpu_decoder/ram_i_132/O
                         net (fo=2, routed)           1.165    30.337    test_cpu/cpu_ifetch/read_data_1_reg[7]
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.329    30.666 f  test_cpu/cpu_ifetch/ram_i_54/O
                         net (fo=1, routed)           0.832    31.499    test_cpu/cpu_ifetch/ram_i_54_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.327    31.826 r  test_cpu/cpu_ifetch/ram_i_10/O
                         net (fo=17, routed)          2.996    34.822    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.552    41.546    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500    41.047    
                         clock uncertainty           -0.175    40.872    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    40.306    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.306    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.082ns  (logic 3.906ns (25.899%)  route 11.176ns (74.101%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 41.546 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 19.645 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.897    19.645    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    22.099 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.224    23.323    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.447 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=18, routed)          1.661    25.108    test_cpu/cpu_ifetch/Opcode[3]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.232 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.470    26.702    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    26.854 r  test_cpu/cpu_decoder/ram_i_33/O
                         net (fo=14, routed)          1.150    28.004    test_cpu/cpu_decoder/cpu_alu/Binput[12]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.326    28.330 r  test_cpu/cpu_decoder/ram_i_334/O
                         net (fo=4, routed)           0.648    28.977    test_cpu/cpu_ifetch/read_data_2_reg[20]_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124    29.101 r  test_cpu/cpu_ifetch/ram_i_226/O
                         net (fo=2, routed)           1.136    30.237    test_cpu/cpu_ifetch/ram_i_226_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I2_O)        0.152    30.389 r  test_cpu/cpu_ifetch/ram_i_118/O
                         net (fo=1, routed)           0.441    30.830    test_cpu/cpu_ifetch/ram_i_118_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.326    31.156 f  test_cpu/cpu_ifetch/ram_i_44/O
                         net (fo=1, routed)           0.847    32.003    test_cpu/cpu_ifetch/ram_i_44_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    32.127 r  test_cpu/cpu_ifetch/ram_i_8/O
                         net (fo=17, routed)          2.599    34.726    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.552    41.546    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500    41.047    
                         clock uncertainty           -0.175    40.872    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.306    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.306    
                         arrival time                         -34.726    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.266ns  (logic 4.868ns (31.888%)  route 10.398ns (68.112%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 41.719 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 19.641 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.893    19.641    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    22.095 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.230    23.325    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X72Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.449 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.800    26.249    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  test_cpu/cpu_ifetch/Registers[0][22]_i_8/O
                         net (fo=94, routed)          0.891    27.264    test_cpu/cpu_alu/ALUSrc
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    27.388 r  test_cpu/cpu_alu/Registers[0][1]_i_16/O
                         net (fo=1, routed)           0.000    27.388    test_cpu/cpu_alu/Registers[0][1]_i_16_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.938 r  test_cpu/cpu_alu/Registers_reg[0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.001    27.939    test_cpu/cpu_alu/Registers_reg[0][1]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.252 r  test_cpu/cpu_alu/ram_i_356/O[3]
                         net (fo=1, routed)           0.398    28.649    test_cpu/cpu_decoder/read_data_1_reg[7]_1[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.306    28.955 r  test_cpu/cpu_decoder/ram_i_248/O
                         net (fo=1, routed)           0.000    28.955    test_cpu/cpu_decoder/ram_i_248_n_0
    SLICE_X43Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    29.172 r  test_cpu/cpu_decoder/ram_i_132/O
                         net (fo=2, routed)           1.165    30.337    test_cpu/cpu_ifetch/read_data_1_reg[7]
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.329    30.666 f  test_cpu/cpu_ifetch/ram_i_54/O
                         net (fo=1, routed)           0.832    31.499    test_cpu/cpu_ifetch/ram_i_54_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.327    31.826 r  test_cpu/cpu_ifetch/ram_i_10/O
                         net (fo=17, routed)          3.081    34.907    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.724    41.719    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    41.228    
                         clock uncertainty           -0.175    41.053    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.487    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.487    
                         arrival time                         -34.907    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.191ns  (logic 3.906ns (25.712%)  route 11.285ns (74.288%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 41.714 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 19.645 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.897    19.645    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    22.099 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.224    23.323    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.447 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=18, routed)          1.661    25.108    test_cpu/cpu_ifetch/Opcode[3]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.232 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.470    26.702    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    26.854 r  test_cpu/cpu_decoder/ram_i_33/O
                         net (fo=14, routed)          1.150    28.004    test_cpu/cpu_decoder/cpu_alu/Binput[12]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.326    28.330 r  test_cpu/cpu_decoder/ram_i_334/O
                         net (fo=4, routed)           0.648    28.977    test_cpu/cpu_ifetch/read_data_2_reg[20]_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124    29.101 r  test_cpu/cpu_ifetch/ram_i_226/O
                         net (fo=2, routed)           1.136    30.237    test_cpu/cpu_ifetch/ram_i_226_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I2_O)        0.152    30.389 r  test_cpu/cpu_ifetch/ram_i_118/O
                         net (fo=1, routed)           0.441    30.830    test_cpu/cpu_ifetch/ram_i_118_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.326    31.156 f  test_cpu/cpu_ifetch/ram_i_44/O
                         net (fo=1, routed)           0.847    32.003    test_cpu/cpu_ifetch/ram_i_44_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    32.127 r  test_cpu/cpu_ifetch/ram_i_8/O
                         net (fo=17, routed)          2.708    34.836    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.719    41.714    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    41.223    
                         clock uncertainty           -0.175    41.048    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.482    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.482    
                         arrival time                         -34.836    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        14.976ns  (logic 3.698ns (24.693%)  route 11.278ns (75.307%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 41.546 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 19.645 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.897    19.645    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    22.099 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.224    23.323    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.447 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=18, routed)          1.661    25.108    test_cpu/cpu_ifetch/Opcode[3]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.232 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.617    26.850    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.152    27.002 r  test_cpu/cpu_decoder/ram_i_53/O
                         net (fo=21, routed)          1.315    28.316    test_cpu/cpu_decoder/Registers_reg[2][15]_0[7]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.348    28.664 f  test_cpu/cpu_decoder/ram_i_353/O
                         net (fo=2, routed)           0.678    29.342    test_cpu/cpu_decoder/ram_i_353_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124    29.466 f  test_cpu/cpu_decoder/ram_i_244/O
                         net (fo=4, routed)           0.735    30.202    test_cpu/cpu_decoder/ram_i_244_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    30.326 f  test_cpu/cpu_decoder/ram_i_142/O
                         net (fo=1, routed)           0.505    30.831    test_cpu/cpu_decoder/ram_i_142_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124    30.955 f  test_cpu/cpu_decoder/ram_i_60/O
                         net (fo=1, routed)           0.563    31.518    test_cpu/cpu_ifetch/read_data_1_reg[0]_24
    SLICE_X48Y47         LUT6 (Prop_lut6_I2_O)        0.124    31.642 r  test_cpu/cpu_ifetch/ram_i_12/O
                         net (fo=17, routed)          2.978    34.621    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.552    41.546    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500    41.047    
                         clock uncertainty           -0.175    40.872    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    40.306    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.306    
                         arrival time                         -34.621    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.093ns  (logic 4.868ns (32.254%)  route 10.225ns (67.746%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 41.714 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 19.641 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.893    19.641    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    22.095 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.230    23.325    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X72Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.449 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.800    26.249    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  test_cpu/cpu_ifetch/Registers[0][22]_i_8/O
                         net (fo=94, routed)          0.891    27.264    test_cpu/cpu_alu/ALUSrc
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    27.388 r  test_cpu/cpu_alu/Registers[0][1]_i_16/O
                         net (fo=1, routed)           0.000    27.388    test_cpu/cpu_alu/Registers[0][1]_i_16_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.938 r  test_cpu/cpu_alu/Registers_reg[0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.001    27.939    test_cpu/cpu_alu/Registers_reg[0][1]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.252 r  test_cpu/cpu_alu/ram_i_356/O[3]
                         net (fo=1, routed)           0.398    28.649    test_cpu/cpu_decoder/read_data_1_reg[7]_1[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.306    28.955 r  test_cpu/cpu_decoder/ram_i_248/O
                         net (fo=1, routed)           0.000    28.955    test_cpu/cpu_decoder/ram_i_248_n_0
    SLICE_X43Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    29.172 r  test_cpu/cpu_decoder/ram_i_132/O
                         net (fo=2, routed)           1.165    30.337    test_cpu/cpu_ifetch/read_data_1_reg[7]
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.329    30.666 f  test_cpu/cpu_ifetch/ram_i_54/O
                         net (fo=1, routed)           0.832    31.499    test_cpu/cpu_ifetch/ram_i_54_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.327    31.826 r  test_cpu/cpu_ifetch/ram_i_10/O
                         net (fo=17, routed)          2.908    34.733    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.719    41.714    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    41.223    
                         clock uncertainty           -0.175    41.048    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.482    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.482    
                         arrival time                         -34.733    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        14.836ns  (logic 4.739ns (31.942%)  route 10.097ns (68.058%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 41.546 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 19.641 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.893    19.641    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    22.095 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.230    23.325    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X72Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.449 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.800    26.249    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  test_cpu/cpu_ifetch/Registers[0][22]_i_8/O
                         net (fo=94, routed)          0.899    27.272    test_cpu/cpu_decoder/ALUSrc
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.124    27.396 r  test_cpu/cpu_decoder/Registers[0][1]_i_12/O
                         net (fo=1, routed)           0.000    27.396    test_cpu/cpu_alu/imme_extend_reg[3][1]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.946 r  test_cpu/cpu_alu/Registers_reg[0][1]_i_8/CO[3]
                         net (fo=1, routed)           0.001    27.946    test_cpu/cpu_alu/Registers_reg[0][1]_i_8_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  test_cpu/cpu_alu/ram_i_355/CO[3]
                         net (fo=1, routed)           0.000    28.060    test_cpu/cpu_alu/ram_i_355_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.373 r  test_cpu/cpu_alu/Next_PC_reg[31]_i_53/O[3]
                         net (fo=1, routed)           0.617    28.990    test_cpu/cpu_decoder/read_data_1_reg[11]_0[3]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.306    29.296 r  test_cpu/cpu_decoder/Next_PC_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    29.296    test_cpu/cpu_decoder/Next_PC_reg[31]_i_34_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    29.505 r  test_cpu/cpu_decoder/Next_PC_reg[31]_i_19/O
                         net (fo=2, routed)           0.915    30.421    test_cpu/cpu_ifetch/read_data_1_reg[11]_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I2_O)        0.297    30.718 f  test_cpu/cpu_ifetch/ram_i_38/O
                         net (fo=1, routed)           0.689    31.406    test_cpu/cpu_ifetch/ram_i_38_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124    31.530 r  test_cpu/cpu_ifetch/ram_i_6/O
                         net (fo=17, routed)          2.947    34.477    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.552    41.546    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500    41.047    
                         clock uncertainty           -0.175    40.872    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.306    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.306    
                         arrival time                         -34.477    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        14.948ns  (logic 3.872ns (25.904%)  route 11.076ns (74.096%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 41.714 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 19.645 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.897    19.645    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    22.099 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.224    23.323    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.447 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=18, routed)          1.661    25.108    test_cpu/cpu_ifetch/Opcode[3]
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    25.232 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.470    26.702    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.152    26.854 r  test_cpu/cpu_decoder/ram_i_33/O
                         net (fo=14, routed)          1.150    28.004    test_cpu/cpu_decoder/cpu_alu/Binput[12]
    SLICE_X50Y45         LUT5 (Prop_lut5_I2_O)        0.326    28.330 r  test_cpu/cpu_decoder/ram_i_334/O
                         net (fo=4, routed)           0.639    28.968    test_cpu/cpu_decoder/Registers_reg[2][12]_3
    SLICE_X56Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.092 r  test_cpu/cpu_decoder/ram_i_212/O
                         net (fo=2, routed)           0.608    29.701    test_cpu/cpu_decoder/ram_i_212_n_0
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.118    29.819 r  test_cpu/cpu_decoder/ram_i_98/O
                         net (fo=1, routed)           0.710    30.529    test_cpu/cpu_decoder/ram_i_98_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.326    30.855 f  test_cpu/cpu_decoder/ram_i_32/O
                         net (fo=1, routed)           0.459    31.313    test_cpu/cpu_decoder/ram_i_32_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    31.437 r  test_cpu/cpu_decoder/ram_i_5/O
                         net (fo=17, routed)          3.155    34.592    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.719    41.714    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    41.223    
                         clock uncertainty           -0.175    41.048    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    40.482    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.482    
                         arrival time                         -34.592    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        14.928ns  (logic 4.868ns (32.610%)  route 10.060ns (67.390%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 41.723 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.098ns = ( 19.641 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.893    19.641    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    22.095 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.230    23.325    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X72Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.449 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.800    26.249    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.373 r  test_cpu/cpu_ifetch/Registers[0][22]_i_8/O
                         net (fo=94, routed)          0.891    27.264    test_cpu/cpu_alu/ALUSrc
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.124    27.388 r  test_cpu/cpu_alu/Registers[0][1]_i_16/O
                         net (fo=1, routed)           0.000    27.388    test_cpu/cpu_alu/Registers[0][1]_i_16_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.938 r  test_cpu/cpu_alu/Registers_reg[0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.001    27.939    test_cpu/cpu_alu/Registers_reg[0][1]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.252 r  test_cpu/cpu_alu/ram_i_356/O[3]
                         net (fo=1, routed)           0.398    28.649    test_cpu/cpu_decoder/read_data_1_reg[7]_1[3]
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.306    28.955 r  test_cpu/cpu_decoder/ram_i_248/O
                         net (fo=1, routed)           0.000    28.955    test_cpu/cpu_decoder/ram_i_248_n_0
    SLICE_X43Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    29.172 r  test_cpu/cpu_decoder/ram_i_132/O
                         net (fo=2, routed)           1.165    30.337    test_cpu/cpu_ifetch/read_data_1_reg[7]
    SLICE_X43Y48         LUT4 (Prop_lut4_I2_O)        0.329    30.666 f  test_cpu/cpu_ifetch/ram_i_54/O
                         net (fo=1, routed)           0.832    31.499    test_cpu/cpu_ifetch/ram_i_54_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.327    31.826 r  test_cpu/cpu_ifetch/ram_i_10/O
                         net (fo=17, routed)          2.743    34.569    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.728    41.723    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    41.232    
                         clock uncertainty           -0.175    41.057    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.491    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.491    
                         arrival time                         -34.569    
  -------------------------------------------------------------------
                         slack                                  5.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.847%)  route 0.365ns (72.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.561    -0.490    test_cpu/cpu_decoder/CLK
    SLICE_X53Y58         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  test_cpu/cpu_decoder/read_data_2_reg[17]/Q
                         net (fo=16, routed)          0.365     0.017    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y11         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.878    -0.213    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.406    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.110    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.262%)  route 0.110ns (43.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    -0.486    test_cpu/cpu_decoder/CLK
    SLICE_X33Y65         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  test_cpu/cpu_decoder/Registers_reg[4][13]/Q
                         net (fo=3, routed)           0.110    -0.235    test_cpu/cpu_decoder/Registers_reg[4]_4[13]
    SLICE_X30Y64         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.835    -0.256    test_cpu/cpu_decoder/CLK
    SLICE_X30Y64         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[13]/C
                         clock pessimism             -0.214    -0.471    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.076    -0.395    test_cpu/cpu_decoder/io_output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.674%)  route 0.451ns (73.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.569    -0.482    test_cpu/cpu_decoder/CLK
    SLICE_X30Y54         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  test_cpu/cpu_decoder/read_data_2_reg[2]/Q
                         net (fo=10, routed)          0.451     0.133    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.886    -0.205    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.398    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.102    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.612%)  route 0.483ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.561    -0.490    test_cpu/cpu_decoder/CLK
    SLICE_X53Y58         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  test_cpu/cpu_decoder/read_data_2_reg[17]/Q
                         net (fo=16, routed)          0.483     0.134    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.874    -0.217    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.410    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.114    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 test_cpu/main_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/main_counter_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.368ns  (logic 0.188ns (51.035%)  route 0.180ns (48.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.485 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.253 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    21.253    test_cpu/clock
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.146    21.399 r  test_cpu/main_counter_reg[0]/Q
                         net (fo=11, routed)          0.180    21.580    test_cpu/cpu_ifetch/Q[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I2_O)        0.042    21.622 r  test_cpu/cpu_ifetch/main_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    21.622    test_cpu/cpu_ifetch_n_209
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.837    21.485    test_cpu/clock
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.253    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.114    21.367    test_cpu/main_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.367    
                         arrival time                          21.622    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/syscall_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/syscall_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.567    -0.484    test_cpu/cpu_decoder/CLK
    SLICE_X35Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  test_cpu/cpu_decoder/syscall_reg/Q
                         net (fo=3, routed)           0.168    -0.174    test_cpu/syscall
    SLICE_X35Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.129 r  test_cpu/syscall_i_1/O
                         net (fo=1, routed)           0.000    -0.129    test_cpu/cpu_decoder/main_counter_reg[0]
    SLICE_X35Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.838    -0.253    test_cpu/cpu_decoder/CLK
    SLICE_X35Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/C
                         clock pessimism             -0.230    -0.484    
    SLICE_X35Y58         FDCE (Hold_fdce_C_D)         0.091    -0.393    test_cpu/cpu_decoder/syscall_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.344%)  route 0.197ns (60.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    -0.486    test_cpu/cpu_decoder/CLK
    SLICE_X35Y62         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.128    -0.358 r  test_cpu/cpu_decoder/Registers_reg[4][8]/Q
                         net (fo=3, routed)           0.197    -0.160    test_cpu/cpu_decoder/Registers_reg[4]_4[8]
    SLICE_X28Y62         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.836    -0.255    test_cpu/cpu_decoder/CLK
    SLICE_X28Y62         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[8]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.023    -0.426    test_cpu/cpu_decoder/io_output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.071%)  route 0.736ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    -0.486    test_cpu/cpu_decoder/CLK
    SLICE_X43Y59         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  test_cpu/cpu_decoder/read_data_2_reg[15]/Q
                         net (fo=11, routed)          0.736     0.392    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.879    -0.212    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.036    -0.176    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.120    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 test_cpu/main_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/main_counter_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.431%)  route 0.180ns (48.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.485 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.253 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    21.253    test_cpu/clock
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.146    21.399 f  test_cpu/main_counter_reg[0]/Q
                         net (fo=11, routed)          0.180    21.580    test_cpu/cpu_ifetch/Q[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.045    21.625 r  test_cpu/cpu_ifetch/main_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    21.625    test_cpu/cpu_ifetch_n_210
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.837    21.485    test_cpu/clock
    SLICE_X39Y58         FDCE                                         r  test_cpu/main_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.253    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.098    21.351    test_cpu/main_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.351    
                         arrival time                          21.625    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.387%)  route 0.518ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.561    -0.490    test_cpu/cpu_decoder/CLK
    SLICE_X53Y58         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  test_cpu/cpu_decoder/read_data_2_reg[17]/Q
                         net (fo=16, routed)          0.518     0.170    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.879    -0.212    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.405    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.109    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7     test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7     test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y13    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y13    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y66    test_cpu/cpu_decoder/Registers_reg[16][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68    test_cpu/cpu_decoder/Registers_reg[16][21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y69    test_cpu/cpu_decoder/Registers_reg[16][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y66    test_cpu/cpu_decoder/Registers_reg[16][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y66    test_cpu/cpu_decoder/Registers_reg[16][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y66    test_cpu/cpu_decoder/Registers_reg[16][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y64    test_cpu/cpu_decoder/Registers_reg[16][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68    test_cpu/cpu_decoder/Registers_reg[16][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y66    test_cpu/cpu_decoder/Registers_reg[16][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y63    test_cpu/cpu_decoder/Registers_reg[16][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y62    test_cpu/cpu_decoder/Registers_reg[16][17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y62    test_cpu/cpu_decoder/Registers_reg[16][17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y59    test_cpu/cpu_decoder/Registers_reg[16][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y53    test_cpu/cpu_decoder/Registers_reg[16][19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y53    test_cpu/cpu_decoder/Registers_reg[16][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y53    test_cpu/cpu_decoder/Registers_reg[16][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y53    test_cpu/cpu_decoder/Registers_reg[16][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y66    test_cpu/cpu_decoder/Registers_reg[16][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y66    test_cpu/cpu_decoder/Registers_reg[16][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68    test_cpu/cpu_decoder/Registers_reg[16][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   test_cpu/cpu_clk/clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT



