//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<63>;
	.reg .f32 	%f<22>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_1];
$L__tmp0:
	.loc	1 22 28                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:22:33
	shl.b32 	%r25, %r1, 7;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_3];
	.loc	1 23 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:23:44
	mov.u32 	%r26, %tid.x;
	shl.b32 	%r27, %r26, 1;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_4];
	and.b32  	%r28, %r27, 126;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_5];
	and.b32  	%r29, %r26, 127;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_6];
	.loc	1 23 23                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:23:23
	or.b32  	%r30, %r25, %r28;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_7];
	or.b32  	%r31, %r25, %r29;
	.loc	1 24 21                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:24:21
	setp.lt.s32 	%p12, %r30, 104;
	setp.lt.s32 	%p3, %r31, 104;
	.loc	1 25 28                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:25:33
	shl.b32 	%r32, %r2, 1;
	.loc	1 26 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:26:44
	bfe.u32 	%r33, %r26, 6, 1;
	.loc	1 26 23                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:26:23
	or.b32  	%r34, %r32, %r33;
	.loc	1 27 21                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:27:21
	setp.lt.s32 	%p13, %r34, 256;
	setp.lt.s32 	%p14, %r32, 256;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r36, %r30, 1321528399;
	shr.u32 	%r37, %r36, 31;
	shr.s32 	%r38, %r36, 3;
	add.s32 	%r39, %r38, %r37;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r40, %r39, 26;
	sub.s32 	%r41, %r30, %r40;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r43, %r31, 1321528399;
	shr.u32 	%r44, %r43, 31;
	shr.s32 	%r45, %r43, 3;
	add.s32 	%r46, %r45, %r44;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r47, %r46, 26;
	sub.s32 	%r48, %r31, %r47;
	.loc	1 31 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:35
	mad.lo.s32 	%r49, %r34, 26, %r41;
	.loc	1 31 43                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:43
	mad.lo.s32 	%r50, %r39, 6656, %r49;
	.loc	1 31 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:30
	mul.wide.s32 	%rd17, %r50, 4;
	add.s64 	%rd1, %rd9, %rd17;
	.loc	1 31 61                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:61
	and.pred  	%p1, %p12, %p13;
	and.pred  	%p7, %p14, %p3;
	.loc	1 31 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:53
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r6, %r7 }, [ %rd1 + 0 ];
	// end inline asm
	shr.u32 	%r51, %r26, 3;
	and.b32  	%r52, %r51, 8;
	mov.u32 	%r53, global_smem;
	add.s32 	%r54, %r53, %r52;
	shl.b32 	%r55, %r26, 3;
	and.b32  	%r56, %r55, 1016;
	add.s32 	%r5, %r54, %r56;
	mov.pred 	%p2, -1;
	// begin inline asm
	@%p2 st.shared.v2.b32 [ %r5 + 0 ], { %r6, %r7 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r57, %r29, 2;
	add.s32 	%r19, %r53, %r57;
	ld.shared.f32 	%f1, [%r19];
	add.s32 	%r21, %r19, 520;
	ld.shared.f32 	%f2, [%r19+520];
	.loc	1 32 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:30
	mul.wide.s32 	%rd18, %r48, 4;
	add.s64 	%rd2, %rd10, %rd18;
	.loc	1 32 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:33:30
	add.s64 	%rd3, %rd11, %rd18;
	.loc	1 33 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:33:35
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r9 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r9;
	.loc	1 34 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:31
	add.s64 	%rd4, %rd12, %rd18;
	.loc	1 34 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r10 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:31
	add.s64 	%rd5, %rd13, %rd18;
	.loc	1 35 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r11 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 48                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:48
	shl.b32 	%r58, %r48, 8;
	.loc	1 36 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:39
	add.s32 	%r59, %r58, %r32;
	.loc	1 36 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:44
	mad.lo.s32 	%r60, %r46, 26624, %r59;
	.loc	1 36 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:53
	add.s32 	%r61, %r60, 13312;
	.loc	1 36 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:31
	mul.wide.s32 	%rd19, %r61, 4;
	add.s64 	%rd6, %rd14, %rd19;
	.loc	1 36 64                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:64
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r12, %r13 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:39:18
	add.f32 	%f4, %f3, 0f3727C5AC;
	.loc	1 40 26                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:40:26
	sqrt.approx.ftz.f32 	%f5, %f4;
	.loc	1 32 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:35
	mov.b32 	%f6, %r8;
	.loc	1 37 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:37:18
	sub.f32 	%f7, %f2, %f6;
	sub.f32 	%f8, %f1, %f6;
	.loc	1 36 64                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:64
	mov.b32 	%f9, %r13;
	mov.b32 	%f10, %r12;
	.loc	1 35 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:36
	mov.b32 	%f11, %r11;
	.loc	1 34 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:36
	mov.b32 	%f12, %r10;
	.loc	1 42 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:42:18
	mov.b32 	%r16, %f5;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f13, %r14;
	.loc	1 45 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:45:19
	mul.f32 	%f14, %f8, %f13;
	mul.f32 	%f15, %f7, %f13;
	.loc	1 47 20                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:47:20
	fma.rn.f32 	%f16, %f14, %f12, %f11;
	fma.rn.f32 	%f17, %f15, %f12, %f11;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p15, %f16, 0f00000000;
	setp.lt.f32 	%p16, %f17, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f18, 0f00000000, %f16, %p15;
	selp.f32 	%f19, 0f00000000, %f17, %p16;
$L__tmp2:
	.loc	1 50 20                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:50:20
	add.f32 	%f20, %f18, %f10;
	add.f32 	%f21, %f19, %f9;
	.loc	1 51 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:39
	mad.lo.s32 	%r62, %r46, 13312, %r59;
	.loc	1 51 25                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:25
	mul.wide.s32 	%rd20, %r62, 4;
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 51 57                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:57
	mov.b32 	%r17, %f18;
	mov.b32 	%r18, %f19;
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd7 + 0 ], { %r17, %r18 };
	// end inline asm
	.loc	1 52 25                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:25
	add.s64 	%rd8, %rd16, %rd17;
	.loc	1 52 55                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:55
	bar.sync 	0;
	mov.b32 	%r20, %f20;
	// begin inline asm
	@%p2 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	mov.b32 	%r22, %f21;
	// begin inline asm
	@%p2 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	bar.sync 	0;
	ld.shared.v2.u32 	{%r23, %r24}, [%r5];
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd8 + 0 ], { %r23, %r24 };
	// end inline asm
	.loc	1 52 4                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/r5/cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 210                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xcb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 53
.b8 108
.b8 50
.b8 120
.b8 120
.b8 52
.b8 103
.b8 52
.b8 118
.b8 103
.b8 107
.b8 51
.b8 100
.b8 51
.b8 109
.b8 116
.b8 121
.b8 101
.b8 115
.b8 112
.b8 102
.b8 110
.b8 122
.b8 109
.b8 105
.b8 113
.b8 110
.b8 54
.b8 112
.b8 119
.b8 53
.b8 53
.b8 108
.b8 101
.b8 118
.b8 120
.b8 118
.b8 112
.b8 105
.b8 115
.b8 107
.b8 53
.b8 107
.b8 53
.b8 112
.b8 100
.b8 104
.b8 107
.b8 119
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 53
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x44 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 49
.b8 56
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa7:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xbc:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
