// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i;
output  [10:0] A_0_address0;
output   A_0_ce0;
input  [23:0] A_0_q0;
output  [10:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [10:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [10:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [10:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [10:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [10:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [10:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln56_fu_236_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] trunc_ln56_fu_248_p1;
reg   [2:0] trunc_ln56_reg_426;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln58_fu_270_p1;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_98;
wire   [23:0] select_ln58_1_fu_391_p3;
wire    ap_loop_init;
reg   [6:0] j_fu_102;
wire   [6:0] add_ln56_fu_242_p2;
reg   [6:0] ap_sig_allocacmp_j_3;
wire    ap_block_pp0_stage0_01001;
reg    A_0_ce0_local;
reg    A_1_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
wire   [2:0] lshr_ln1_fu_252_p4;
wire   [10:0] tmp_s_fu_262_p3;
wire  signed [23:0] sext_ln58_fu_290_p0;
wire   [23:0] tmp_2_fu_294_p17;
wire  signed [23:0] tmp_2_fu_294_p19;
wire  signed [23:0] add_ln58_fu_337_p1;
wire  signed [24:0] sext_ln58_1_fu_333_p1;
wire  signed [24:0] sext_ln58_fu_290_p1;
wire   [24:0] add_ln58_1_fu_343_p2;
wire   [23:0] add_ln58_fu_337_p2;
wire   [0:0] tmp_fu_349_p3;
wire   [0:0] tmp_36_fu_357_p3;
wire   [0:0] xor_ln58_fu_365_p2;
wire   [0:0] and_ln58_fu_371_p2;
wire   [0:0] xor_ln58_1_fu_377_p2;
wire   [23:0] select_ln58_fu_383_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_2_fu_294_p1;
wire   [2:0] tmp_2_fu_294_p3;
wire   [2:0] tmp_2_fu_294_p5;
wire   [2:0] tmp_2_fu_294_p7;
wire  signed [2:0] tmp_2_fu_294_p9;
wire  signed [2:0] tmp_2_fu_294_p11;
wire  signed [2:0] tmp_2_fu_294_p13;
wire  signed [2:0] tmp_2_fu_294_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 empty_fu_98 = 24'd0;
#0 j_fu_102 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U1(
    .din0(A_0_q0),
    .din1(A_1_q0),
    .din2(A_2_q0),
    .din3(A_3_q0),
    .din4(A_4_q0),
    .din5(A_5_q0),
    .din6(A_6_q0),
    .din7(A_7_q0),
    .def(tmp_2_fu_294_p17),
    .sel(trunc_ln56_reg_426),
    .dout(tmp_2_fu_294_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_fu_98 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            empty_fu_98 <= select_ln58_1_fu_391_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln56_fu_236_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_102 <= add_ln56_fu_242_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_102 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln56_reg_426 <= trunc_ln56_fu_248_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_0_ce0_local = 1'b1;
    end else begin
        A_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln56_fu_236_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_3 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_102;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln56_fu_236_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = zext_ln58_fu_270_p1;

assign A_0_ce0 = A_0_ce0_local;

assign A_1_address0 = zext_ln58_fu_270_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln58_fu_270_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln58_fu_270_p1;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln58_fu_270_p1;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln58_fu_270_p1;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln58_fu_270_p1;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln58_fu_270_p1;

assign A_7_ce0 = A_7_ce0_local;

assign add_ln56_fu_242_p2 = (ap_sig_allocacmp_j_3 + 7'd1);

assign add_ln58_1_fu_343_p2 = ($signed(sext_ln58_1_fu_333_p1) + $signed(sext_ln58_fu_290_p1));

assign add_ln58_fu_337_p1 = empty_fu_98;

assign add_ln58_fu_337_p2 = ($signed(tmp_2_fu_294_p19) + $signed(add_ln58_fu_337_p1));

assign and_ln58_fu_371_p2 = (xor_ln58_fu_365_p2 & tmp_36_fu_357_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln56_fu_236_p2 = ((ap_sig_allocacmp_j_3 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_252_p4 = {{ap_sig_allocacmp_j_3[5:3]}};

assign p_out = empty_fu_98;

assign select_ln58_1_fu_391_p3 = ((xor_ln58_1_fu_377_p2[0:0] == 1'b1) ? select_ln58_fu_383_p3 : add_ln58_fu_337_p2);

assign select_ln58_fu_383_p3 = ((and_ln58_fu_371_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln58_1_fu_333_p1 = tmp_2_fu_294_p19;

assign sext_ln58_fu_290_p0 = empty_fu_98;

assign sext_ln58_fu_290_p1 = sext_ln58_fu_290_p0;

assign tmp_2_fu_294_p17 = 'bx;

assign tmp_36_fu_357_p3 = add_ln58_fu_337_p2[32'd23];

assign tmp_fu_349_p3 = add_ln58_1_fu_343_p2[32'd24];

assign tmp_s_fu_262_p3 = {{i}, {lshr_ln1_fu_252_p4}};

assign trunc_ln56_fu_248_p1 = ap_sig_allocacmp_j_3[2:0];

assign xor_ln58_1_fu_377_p2 = (tmp_fu_349_p3 ^ tmp_36_fu_357_p3);

assign xor_ln58_fu_365_p2 = (tmp_fu_349_p3 ^ 1'd1);

assign zext_ln58_fu_270_p1 = tmp_s_fu_262_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2
