$date
  Wed May 10 13:51:39 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4x1_tb $end
$var reg 8 ! i0[7:0] $end
$var reg 8 " i1[7:0] $end
$var reg 8 # i2[7:0] $end
$var reg 8 $ i3[7:0] $end
$var reg 8 % output[7:0] $end
$var reg 2 & sel[1:0] $end
$scope module uut $end
$var reg 8 ' i0[7:0] $end
$var reg 8 ( i1[7:0] $end
$var reg 8 ) i2[7:0] $end
$var reg 8 * i3[7:0] $end
$var reg 2 + sel[1:0] $end
$var reg 8 , output[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b00000000 #
b00000000 $
b00000000 %
b00 &
b00000000 '
b00000000 (
b00000000 )
b00000000 *
b00 +
b00000000 ,
#20000000
b00000010 !
b00000101 "
b00000011 #
b00001010 $
b00000010 %
b00000010 '
b00000101 (
b00000011 )
b00001010 *
b00000010 ,
#40000000
b00000101 %
b01 &
b01 +
b00000101 ,
#60000000
b00000011 %
b10 &
b10 +
b00000011 ,
#80000000
b00001010 %
b11 &
b11 +
b00001010 ,
#100000000
