---
title: æ•°å­—é”ç›¸ç¯ä¸­ä½¿ç”¨çš„IPæ ¸è®¤è¯†ä¸å‚æ•°é…ç½®
tags:
  - FPGA
  - é”ç›¸ç¯
categories:
  - FPGAå­¦ä¹ 
mathjax: true
description: "\U0001F324ï¸æœ¬æ–‡ä¸»è¦ä»‹ç»äº†Vivado2020.2ç‰ˆæœ¬ä¸‹ï¼Œå…³äºMultä¹˜æ³•å™¨ã€Firæ»¤æ³¢å™¨ä»¥åŠDDSä¿¡å·å‘ç”Ÿå™¨IPæ ¸çš„è®¤è¯†ä¸é…ç½®"
swiper_index: 9
abbrlink: 5172d14c
date: 2024-04-15 20:34:08
---

{% note blue 'fas fa-bullhorn' flat %}ğŸŒˆä»¥ä¸‹ä¸»è¦ä»‹ç»äº†Vivado2020.2ç‰ˆæœ¬ä¸‹ï¼ŒMultä¹˜æ³•å™¨ã€Firæ»¤æ³¢å™¨ä»¥åŠDDSä¿¡å·å‘ç”Ÿå™¨IPæ ¸çš„è®¤è¯†ä¸é…ç½®ã€‚å‚è€ƒèµ„æ–™ä¸»è¦æ¥æºäºç½‘ç»œåŠå®˜æ–¹æ–‡æ¡£ã€‚{% endnote %}

## ä¸€.ä¹˜æ³•å™¨Multipiler

### 1.1 ipæ ¸è°ƒç”¨

&emsp;åœ¨2020.2ç‰ˆæœ¬ä¸­ï¼Œæ™®é€šä¹˜æ³•å™¨æ‰€åœ¨è·¯å¾„å¦‚ä¸‹ï¼š
{% p red center small, Vivado Repository ----> Math Function ----> Multipilers ----> Multipiler %}

### 1.2 å‚æ•°é…ç½®é¡µ

|![1.png](https://bu.dusays.com/2024/04/15/661d253b2b0f3.png)|![2.png](https://bu.dusays.com/2024/04/15/661d27ed0a504.png)|
|--|--|

|åºå·|å‚æ•°ä½œç”¨|å‚æ•°ä»‹ç»|å®ä¾‹|
|:--:|:--:|:--:|:--:|
|â‘ |æ¨¡å—åç§°|è‡ªå®šä¹‰|mult_gen_0|
|â‘¡|ä¹˜æ³•ç±»å‹|Parallel Multiplier:å¹¶è¡Œä¹˜æ³•å™¨ï¼Œå³è¾“å…¥æ•°æ®Aå’ŒBå¯å˜ <br> Constant Coefficient Multiplier:å›ºå®šç³»æ•°ä¹˜æ³•å™¨ï¼Œå³åªæœ‰ä¸€ä¸ªæ•°æ®è¾“å…¥ï¼›|å½“å‰Aå’ŒBéƒ½å¯å˜|
|â‘¢|è¾“å…¥æ•°æ®å½¢å¼åŠæ•°æ®ä½å®½|Data Typeï¼šSigned/Unsigned <br> Widthï¼šè¾“å…¥æ•°æ®ä½å®½|æœ‰ç¬¦å·ï¼Œæ•°æ®æ•°æ®ä½å®½ä¸º10ä½|
|â‘£|æ¶ˆè€—èµ„æºç±»å‹|Use LUTs/Use Mults|åŸºäºæŸ¥æ‰¾è¡¨ç»“æ„|
|â‘¤|ä¼˜å…ˆçº§|Speed/Area|é€Ÿåº¦ä¼˜å…ˆ|
|â‘¥|è¾“å‡ºæ•°æ®ä½å®½|é»˜è®¤å³å¯ï¼Œæ ¹æ®è¾“å…¥ä¿¡å·ä½å®½|35ä½|
|â‘¦|æ—¶é’Ÿä½¿èƒ½|é«˜ç”µå¹³æœ‰æ•ˆ|ä½¿èƒ½å¼€å¯|
|â‘§|åŒæ­¥æ¸…é›¶|åŒæ­¥æ¸…é›¶æ ‡å¿—ä½ï¼Œé«˜ç”µå¹³æœ‰æ•ˆï¼Œæ­£å¸¸å·¥ä½œä¸º0|åŒæ­¥æ¸…é›¶æ ‡å¿—ä½å¼€å¯|

## äºŒ. Firæ»¤æ³¢å™¨

### 2.1 ipæ ¸è°ƒç”¨

&emsp;åœ¨2020.2ç‰ˆæœ¬ä¸­ï¼Œæ™®é€šä¹˜æ³•å™¨æ‰€åœ¨è·¯å¾„å¦‚ä¸‹ï¼š
{% p red center small, Vivado Repository ----> Digital Signal Processing ----> FIR compiler %}

### 2.2 å‚æ•°é…ç½®é¡µ

|![QQæˆªå›¾20240417103154.png](https://bu.dusays.com/2024/04/17/661f38af49af3.png)|![QQæˆªå›¾20240417103819.png](https://bu.dusays.com/2024/04/17/661f38af55b5b.png)|
|--|--|
|![QQæˆªå›¾20240417103920.png](https://bu.dusays.com/2024/04/17/661f38af5b714.png)|![QQæˆªå›¾20240417104440.png](https://bu.dusays.com/2024/04/17/661f38af5e9da.png)|

|åºå·|å‚æ•°ä½œç”¨|å‚æ•°ä»‹ç»|å®ä¾‹|
|:--:|:--:|:--:|:--:|
|â‘ |æ¨¡å—åç§°|è‡ªå®šä¹‰|fir_compiler_0|
|â‘¡|é€‰æ‹©æ»¤æ³¢å™¨ç³»æ•°è¾“å…¥æ–¹å¼|vectorç›´æ¥å†™å…¥ / å¯¼å…¥.coeæ–‡ä»¶|å¯¼å…¥.coeæ–‡ä»¶|
|â‘¢|coeæ–‡ä»¶è·¯å¾„|æ–‡ä»¶å­˜æ”¾è·¯å¾„|d:/FPGA_Prj/PllTwoOrder/PllTwoOrder.srcs/ <br> sources_1/ip/fir_compiler_0/Fir_filter.coe|
|â‘£|æ»¤æ³¢å™¨ç±»å‹|å•é€Ÿç‡ï¼šè¡¨ç¤ºè¾“å…¥ä¸è¾“å‡ºé€Ÿç‡ç›¸åŒ  <br/> å¤šé€Ÿç‡ï¼šåº”ç”¨äºå¤šé€Ÿç‡ä¿¡å·å¤„ç†ï¼Œå…·ä½“å¯å‚è€ƒæ–‡æ¡£|å•é€Ÿç‡æ¨¡å¼|
|â‘¤|æ•°æ®é€šé“æ•°é‡|å¦‚æœè®¾ç½®å¤šä¸ªæ•°æ®é€šé“çš„è¯ï¼Œå¤šé€šé“æ•°æ®é€šè¿‡æ€»çº¿æ¥å…¥IPæ ¸ã€‚|1|
|â‘¥|è¾“å…¥æ•°æ®é‡‡æ ·é€Ÿç‡åŠæ—¶é’Ÿé¢‘ç‡|è‡ªå®šä¹‰|50KHz/50KHz|
|â‘¦|æ»¤æ³¢å™¨ç³»æ•°é…ç½®|é€‰æ‹©æ»¤æ³¢å™¨ç³»æ•°ä¸ºæœ‰ç¬¦å·æ•° / æ— ç¬¦å·æ•°ã€é‡åŒ–æ–¹æ³•ã€ç³»æ•°ä½å®½|æœ‰ç¬¦å·/æ•´æ•°ç³»æ•°/10ä½|
|â‘§|è¾“å…¥æ•°æ®é…ç½®|è¾“å…¥æ•°æ®ç±»å‹ã€ä½å®½ã€å°æ•°ä½æ•°ã€è¿‘ä¼¼æ–¹å¼ã€è¾“å‡ºä½å®½|æœ‰ç¬¦å·/19/19/å…¨ç²¾åº¦/30|
|â‘¨|TLASTä¿¡å·|ä¸éœ€è¦ï¼šä¸æ·»åŠ è¯¥ç«¯å£|ä¸éœ€è¦|
|â‘©|æ·»åŠ å¤ä½ä¿¡å·åŠæ—¶é’Ÿä½¿èƒ½ä¿¡å·|å¤ä½ä¿¡å·ä½ç”µå¹³æœ‰æ•ˆ/æ—¶é’Ÿä½¿èƒ½ä¿¡å·|æ·»åŠ /ä¸æ·»åŠ |

## ä¸‰.DDSä¿¡å·å‘ç”Ÿå™¨

### 3.1 ipæ ¸è°ƒç”¨

&emsp;åœ¨2020.2ç‰ˆæœ¬ä¸­ï¼Œæ™®é€šä¹˜æ³•å™¨æ‰€åœ¨è·¯å¾„å¦‚ä¸‹ï¼š
{% p red center small, Vivado Repository ----> Digital Signal Processing ----> FIR compiler %}

### 3.2 å‚æ•°é…ç½®é¡µ
