// Seed: 354904961
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5
);
  logic id_6 = 1, id_7 = id_3 - id_6;
  assign id_6 = 1;
  logic id_8;
  assign id_0 = 1;
endmodule
module module_1;
  type_10 id_6 (
      id_1,
      1,
      1
  );
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_7 = id_8 + 1'b0;
endmodule
