{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@247:268@HdlStmProcess", "    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n                    adc0_data_b_s[15: 0],\n                    adc0_data_a_s[15: 0]};\n    dma1_wr <= adc1_enable_a_s & adc1_enable_b_s;\n    dma1_wdata <= { adc1_data_b_s[31:16],\n                    adc1_data_a_s[31:16],\n                    adc1_data_b_s[15: 0],\n                    adc1_data_a_s[15: 0]};\n  end\n\n  sld_signaltap #(\n    .sld_advanced_trigger_entity (\"basic,1,\"),\n    .sld_data_bits (130),\n    .sld_data_bit_cntr_bits (8),\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5gt/system_top.v@247:268", "    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n                    adc0_data_b_s[15: 0],\n                    adc0_data_a_s[15: 0]};\n    dma1_wr <= adc1_enable_a_s & adc1_enable_b_s;\n    dma1_wdata <= { adc1_data_b_s[31:16],\n                    adc1_data_a_s[31:16],\n                    adc1_data_b_s[15: 0],\n                    adc1_data_a_s[15: 0]};\n  end\n\n  sld_signaltap #(\n    .sld_advanced_trigger_entity (\"basic,1,\"),\n    .sld_data_bits (130),\n    .sld_data_bit_cntr_bits (8),\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@276:297", "    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  always @(posedge rx_clk) begin\n    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n    dma0_wdata <= { adc0_data_b_s[31:16],\n                    adc0_data_a_s[31:16],\n                    adc0_data_b_s[15: 0],\n                    adc0_data_a_s[15: 0]};\n    dma1_wr <= adc1_enable_a_s & adc1_enable_b_s;\n    dma1_wdata <= { adc1_data_b_s[31:16],\n                    adc1_data_a_s[31:16],\n                    adc1_data_b_s[15: 0],\n                    adc1_data_a_s[15: 0]};\n  end\n\n  sld_signaltap #(\n    .sld_advanced_trigger_entity (\"basic,1,\"),\n    .sld_data_bits (130),\n    .sld_data_bit_cntr_bits (8),\n"]], "Diff Content": {"Delete": [[252, "  always @(posedge rx_clk) begin\n"], [253, "    dma0_wr <= adc0_enable_a_s & adc0_enable_b_s;\n"], [254, "    dma0_wdata <= { adc0_data_b_s[31:16],\n"], [255, "                    adc0_data_a_s[31:16],\n"], [256, "                    adc0_data_b_s[15: 0],\n"], [257, "                    adc0_data_a_s[15: 0]};\n"], [258, "    dma1_wr <= adc1_enable_a_s & adc1_enable_b_s;\n"], [259, "    dma1_wdata <= { adc1_data_b_s[31:16],\n"], [260, "                    adc1_data_a_s[31:16],\n"], [261, "                    adc1_data_b_s[15: 0],\n"], [262, "                    adc1_data_a_s[15: 0]};\n"], [263, "  end\n"]], "Add": []}}