<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32660 SDK Documentation: dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 SDK Documentation
   &#160;<span id="projectnumber">2.7.5.0</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dma__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">dma_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _DMA_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _DMA_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">cfg</a>;                  </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">st</a>;                   </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">src</a>;                  </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">   92</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">dst</a>;                  </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">   93</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">cnt</a>;                  </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">src_rld</a>;              </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">dst_rld</a>;              </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">   96</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">cnt_rld</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <a class="code" href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">cn</a>;                   </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">  101</a></span>&#160;    __I  uint32_t <a class="code" href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">intr</a>;                 </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    __R  uint32_t rsv_0x8_0xff[62];</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__dma__regs__t.html#a122615482c3b9277dd2a8a00ab2a6ece">  103</a></span>&#160;    __IO <a class="code" href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a>    ch[4];    </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;} <a class="code" href="structmxc__dma__regs__t.html">mxc_dma_regs_t</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Register offsets for module DMA */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga7e32848dfdff3e710b017ededb95b48c">  113</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CFG                      ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga3ddaeee114356d585d13ca819f8c2081">  114</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_ST                       ((uint32_t)0x00000104UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga4b4502e44af59c89e9aa834bc736e143">  115</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_SRC                      ((uint32_t)0x00000108UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga742141dd814b737c959514ea099c0bd9">  116</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_DST                      ((uint32_t)0x0000010CUL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#gae08079176f6556b87bff7b702832a7a0">  117</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CNT                      ((uint32_t)0x00000110UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga1808779440fa7f7f742495c4624e1c2c">  118</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_SRC_RLD                  ((uint32_t)0x00000114UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga5abf5185f9050582c2080a8f35730da5">  119</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_DST_RLD                  ((uint32_t)0x00000118UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga4ea54e1e2896512ffd804babe7d11f16">  120</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CNT_RLD                  ((uint32_t)0x0000011CUL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#gae2c33964cfa27a2401a1f74a9e656ecf">  121</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CN                       ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga6a782aec41819f3977692718c2bc38b9">  122</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_INTR                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__DMA__Register__Offsets.html#ga22f69dc6133d81efa7c37da456cc5d90">  123</a></span>&#160;<span class="preprocessor"> #define MXC_R_DMA_CH                       ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga0d48022b670db60fb47295ae53a5ed6a">  132</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH0_IEN_POS                       0 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga2fa43dcc66e28ddcb3492c0d14418c0e">  133</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH0_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH0_IEN_POS)) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga3ee39b4c6a00e797ecd856441473a247">  134</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CN_CH0_IEN_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga9b2a12a808b86ac3caac43fd815969b6">  135</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CN_CH0_IEN_DIS                       (MXC_V_DMA_CN_CH0_IEN_DIS &lt;&lt; MXC_F_DMA_CN_CH0_IEN_POS) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga3d0bbb8703b1e3ec8348687c58f9c53b">  136</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CN_CH0_IEN_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga0bf76c2b811e4148ff2df636cd41063b">  137</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CN_CH0_IEN_EN                        (MXC_V_DMA_CN_CH0_IEN_EN &lt;&lt; MXC_F_DMA_CN_CH0_IEN_POS) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gacbc8d96f1b88c791f8cb77afc75dfa98">  139</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH1_IEN_POS                       1 </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga917d01cea603dda759124c9c6c9851a2">  140</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH1_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH1_IEN_POS)) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#gadbd5dd353f49dbe7fcc9ea95f2871769">  142</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH2_IEN_POS                       2 </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga293c515505c1657e6fda4c8652427128">  143</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH2_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH2_IEN_POS)) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga457b73cb88fbd075a8af3731feb8014d">  145</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH3_IEN_POS                       3 </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DMA__CN.html#ga6246140775b36041cb3dd8e94c04580c">  146</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CN_CH3_IEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CN_CH3_IEN_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga57b288d992d1d92f75c4cccac1c3cbaf">  156</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH0_IPEND_POS                   0 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga89f23258e3d69615ae8c343bc6fa5ce7">  157</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH0_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH0_IPEND_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga992bcc7985d5ceb1b685be4f4926b73d">  158</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_INTR_CH0_IPEND_INACTIVE              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gae19a0376423782e6dad7b44d77c27215">  159</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_INTR_CH0_IPEND_INACTIVE              (MXC_V_DMA_INTR_CH0_IPEND_INACTIVE &lt;&lt; MXC_F_DMA_INTR_CH0_IPEND_POS) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gabbd2bacf11c8dd7b019b4cd3ba8826ff">  160</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_INTR_CH0_IPEND_PENDING               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga93f87552ae5550ab6d788234cb4c23f8">  161</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_INTR_CH0_IPEND_PENDING               (MXC_V_DMA_INTR_CH0_IPEND_PENDING &lt;&lt; MXC_F_DMA_INTR_CH0_IPEND_POS) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga7c79ef9b04caa86bb4fff9d5ac1ee889">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH1_IPEND_POS                   1 </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga09c03353d3f53840b968e8a725eb9b54">  164</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH1_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH1_IPEND_POS)) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gae4d2a765f372651876ea0852d6ca5be1">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH2_IPEND_POS                   2 </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga0022fa66237e4e625ece19f8a6b9d795">  167</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH2_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH2_IPEND_POS)) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#gac58ff1fe84266baba9d4d6ab18d5690d">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH3_IPEND_POS                   3 </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__DMA__INTR.html#ga6ca2a671d5915cb5dc297f9b810ad704">  170</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_INTR_CH3_IPEND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTR_CH3_IPEND_POS)) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad8788d2be626779c965bd8edae4c2057">  180</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHEN_POS                         0 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabb9215341b86b5bd08d00c83a5f17cbf">  181</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHEN                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHEN_POS)) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae03ab1f8b0cf23475da0f06c09be8e28">  182</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CHEN_DIS                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaec45bed75bfd3d03a2cf8eb416ec4efa">  183</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CHEN_DIS                         (MXC_V_DMA_CFG_CHEN_DIS &lt;&lt; MXC_F_DMA_CFG_CHEN_POS) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9ec54bdea5630eeccbd28a170bbb6b72">  184</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CHEN_EN                          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab4402c1d67443d28f248e1501a7171e3">  185</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CHEN_EN                          (MXC_V_DMA_CFG_CHEN_EN &lt;&lt; MXC_F_DMA_CFG_CHEN_POS) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4aef700763abb52f9b5ce089c6e118e4">  187</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_RLDEN_POS                        1 </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadf5c7b670153984d28e858b6375c6135">  188</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_RLDEN                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_RLDEN_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga32b8d3a86a0b0ed188e096a10f6f8bc7">  189</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_RLDEN_DIS                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad3479674afd0b7c41429bb6b5f399ab1">  190</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_RLDEN_DIS                        (MXC_V_DMA_CFG_RLDEN_DIS &lt;&lt; MXC_F_DMA_CFG_RLDEN_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa63f8859c7a9ff0d18010ef7f6c56401">  191</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_RLDEN_EN                         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab9bc20a4e005b9d42e492683a2f551e0">  192</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_RLDEN_EN                         (MXC_V_DMA_CFG_RLDEN_EN &lt;&lt; MXC_F_DMA_CFG_RLDEN_POS) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8d3eae53922e0c21fb29e4ef8ee2c90c">  194</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PRI_POS                          2 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab1c2846d4535cd0319ef23599cb16f6f">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PRI                              ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PRI_POS)) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaec995470f08943883e5f60f83163ca8d">  196</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_HIGH                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2c6b67059a94cb9e63438faa10e18908">  197</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_HIGH                         (MXC_V_DMA_CFG_PRI_HIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacd9a18766517306801ff34d4ebf819f7">  198</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_MEDHIGH                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2bd08149d46a3d823b60468fd2250293">  199</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_MEDHIGH                      (MXC_V_DMA_CFG_PRI_MEDHIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga55cbadab3b8fd40edf267c1b39fd0bd1">  200</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_MEDLOW                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaacadb81a6a1ef7fb7aabcc92f6df1a2f">  201</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_MEDLOW                       (MXC_V_DMA_CFG_PRI_MEDLOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1b5f0a12fb6b444edfae225dfb6e7bdf">  202</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PRI_LOW                          ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga52b9e89b113d30ee7fee1aceecd4619f">  203</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PRI_LOW                          (MXC_V_DMA_CFG_PRI_LOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga03b16149181424405cc14cc5aacc6a6b">  205</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQSEL_POS                       4 </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaddaf5defb97d4587fafb78575d40e037">  206</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQSEL                           ((uint32_t)(0x3FUL &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS)) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga008c60c169b71e7075e95e7f1aa422c3">  207</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_MEMTOMEM                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaab33bbc5b4fcb13a55cdb8e716b2df95">  208</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_MEMTOMEM                  (MXC_V_DMA_CFG_REQSEL_MEMTOMEM &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaec6de3f265bcfedfbd8c650c4c43ecd0">  209</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI0RX                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga94a9fbd8bb720eb2b6e289a80eca1a9a">  210</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI0RX                    (MXC_V_DMA_CFG_REQSEL_SPI0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga090233ebbf1ab67f94bf3427b81087e8">  211</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI1RX                    ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2ca72c3d3e653d28c8862e1e1e73ae16">  212</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI1RX                    (MXC_V_DMA_CFG_REQSEL_SPI1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3a3b5f284123dcfbd2e6752db69b93bd">  213</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART0RX                   ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga83b6321725f03daa527979b86d2d7fea">  214</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART0RX                   (MXC_V_DMA_CFG_REQSEL_UART0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaac9f95327aec4a7e10609f4e06e3e408">  215</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART1RX                   ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9dc214dee46338800b770bd8d436c09e">  216</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART1RX                   (MXC_V_DMA_CFG_REQSEL_UART1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaf67b9c1b93435eeb839fbb713bbc28ef">  217</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C0RX                    ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac9cb6e4074715c6ae1900ec0dc133464">  218</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C0RX                    (MXC_V_DMA_CFG_REQSEL_I2C0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab33e5862e5a84f60181576793cee3543">  219</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C1RX                    ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa871e9c25f06854c77f4a13ef72c4868">  220</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C1RX                    (MXC_V_DMA_CFG_REQSEL_I2C1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab57be50928424427440ae1550e458610">  221</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI0TX                    ((uint32_t)0x21UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae14d1d9ad0b5bc476ae30fb75eedb000">  222</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI0TX                    (MXC_V_DMA_CFG_REQSEL_SPI0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2063a26c093bfe3699134a9a3defa403">  223</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_SPI1TX                    ((uint32_t)0x22UL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga59a0cdb0d780752093a04132d3aa80d3">  224</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_SPI1TX                    (MXC_V_DMA_CFG_REQSEL_SPI1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6f7d5538511de9c21714d8a8f4b84a4b">  225</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART0TX                   ((uint32_t)0x24UL) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6b454bf5654872a6b0954865dfdedc4d">  226</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART0TX                   (MXC_V_DMA_CFG_REQSEL_UART0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2dbc01d93a93b32b8f3befbad23b3917">  227</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_UART1TX                   ((uint32_t)0x25UL) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga24cae5e873707512474e80daa1a83d0f">  228</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_UART1TX                   (MXC_V_DMA_CFG_REQSEL_UART1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc396c3a0fcec0fdca843d1babac1f94">  229</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C0TX                    ((uint32_t)0x27UL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga19ccddaaec7f5d15362c3331c1901411">  230</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C0TX                    (MXC_V_DMA_CFG_REQSEL_I2C0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadd56f4442caac4bd7bb09552519c882b">  231</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQSEL_I2C1TX                    ((uint32_t)0x28UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadf1da5f6f88cc60476e345ad0f4cb984">  232</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQSEL_I2C1TX                    (MXC_V_DMA_CFG_REQSEL_I2C1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga89fc4a96f38da5ecd1023ec972eb3baf">  234</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQWAIT_POS                      10 </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga91987cb8e9ba16fb16e1736e0d00463b">  235</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_REQWAIT                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_REQWAIT_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga52cbf4c74100153a974fd286c4dff9f3">  236</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQWAIT_DIS                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga57b49f445b64787ed2b1e2a8f53a741f">  237</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQWAIT_DIS                      (MXC_V_DMA_CFG_REQWAIT_DIS &lt;&lt; MXC_F_DMA_CFG_REQWAIT_POS) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaac09a39d0914a248c1dc318ebd0c77d9">  238</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_REQWAIT_EN                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad7863943eae9207b2a47cad808f7f154">  239</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_REQWAIT_EN                       (MXC_V_DMA_CFG_REQWAIT_EN &lt;&lt; MXC_F_DMA_CFG_REQWAIT_POS) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga68560874214b251d0705821d105d40e8">  241</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_TOSEL_POS                        11 </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga82b8a26be3bdd6a424e72693df35e07a">  242</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_TOSEL                            ((uint32_t)(0x7UL &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS)) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga15b35265b7f5af2945e502d69f840c93">  243</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO4                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa65a8e6e9a47f8baaf48bfbe30e857e5">  244</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO4                        (MXC_V_DMA_CFG_TOSEL_TO4 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga32ca288d8df91355807a352234f8fe6b">  245</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO8                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab37cd6e6aab4352f55c6bf2b7c8ebf8c">  246</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO8                        (MXC_V_DMA_CFG_TOSEL_TO8 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3bfc3ba550e5ad6096e518aa2eb49b17">  247</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO16                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3adb094f786f489adb93e9d182163a89">  248</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO16                       (MXC_V_DMA_CFG_TOSEL_TO16 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab278c7ae0475ca7ee04891fdde01bc89">  249</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO32                       ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga945246e090f5da1fb54792f3378b8084">  250</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO32                       (MXC_V_DMA_CFG_TOSEL_TO32 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac4ee36e08c1cf6669c0c86babaaf3236">  251</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO64                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacb9ce2dab8569c1614027d388634ddbe">  252</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO64                       (MXC_V_DMA_CFG_TOSEL_TO64 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaaa64e15a23c5f9428a335cdaaa3276fd">  253</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO128                      ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1b0df84d9dd17d90b7aae0e5d9fc17cb">  254</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO128                      (MXC_V_DMA_CFG_TOSEL_TO128 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8b0b811ed8e654f9b5c01649fd5f7222">  255</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO256                      ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa8881ab56ad4bb8c7fa593a75aef23a8">  256</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO256                      (MXC_V_DMA_CFG_TOSEL_TO256 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabc276290f72d8f30f56798ed096b5eb8">  257</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_TOSEL_TO512                      ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga7a52b4d7b63f05aa7f40d473e402909a">  258</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_TOSEL_TO512                      (MXC_V_DMA_CFG_TOSEL_TO512 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga36f6611f1b51448654cbfc34fa09625e">  260</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PSSEL_POS                        14 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac6a613169c808ae7e321df9766f73774">  261</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_PSSEL                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS)) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9e2e528c615634cd3cbe4a42aaab8d99">  262</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIS                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae8500e02648065503cb8d0724f64439f">  263</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIS                        (MXC_V_DMA_CFG_PSSEL_DIS &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga73bfd76f65f1253eb5932e546e12917d">  264</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV256                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab33e7b4da545b54e51bdd8e37bf31a1f">  265</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV256                     (MXC_V_DMA_CFG_PSSEL_DIV256 &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabcee969c3d08fd3fb01ad2aff3ea3ac0">  266</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV64K                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga81c828d319077f1a3e4740ea14bd29c5">  267</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV64K                     (MXC_V_DMA_CFG_PSSEL_DIV64K &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2a8e4ce350752be63a899c7fd950e759">  268</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_PSSEL_DIV16M                     ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2c51b0b043738b1f2b1c1df0feceaf93">  269</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_PSSEL_DIV16M                     (MXC_V_DMA_CFG_PSSEL_DIV16M &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae72cce35caa6cf5c5b64f42ce2d33d9c">  271</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCWD_POS                        16 </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga8542857f944797e85d8b808e1d77ed80">  272</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS)) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3495e30108a57dcf2d6b7c3e60f516f1">  273</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gab89ad10788611110f80df88e2555b464">  274</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_BYTE                       (MXC_V_DMA_CFG_SRCWD_BYTE &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gae3dac96e9661c9dd79398ecd317a326b">  275</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac8ec688df9a7d8cda25bea18bc7d6e8c">  276</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_HALFWORD                   (MXC_V_DMA_CFG_SRCWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gabbaaea47d5c7476b05b82fee78270f8e">  277</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaabc2ee25b7dc18689372e5d339e2613b">  278</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCWD_WORD                       (MXC_V_DMA_CFG_SRCWD_WORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2ca77d2c32cf4cbeb2c7af131e2c1b96">  280</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCINC_POS                       18 </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga833bec7c08604767bd213c2806773d8e">  281</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_SRCINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_SRCINC_POS)) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadfef46271d2a2ce09d70dfe67bf49df4">  282</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCINC_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaca2d73bafa9125649b2c39f0c5f71df5">  283</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCINC_DIS                       (MXC_V_DMA_CFG_SRCINC_DIS &lt;&lt; MXC_F_DMA_CFG_SRCINC_POS) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga86b381d98fc33d768693929b40213ca4">  284</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_SRCINC_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1440ffb49451804ce96b6fff6f2934ad">  285</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_SRCINC_EN                        (MXC_V_DMA_CFG_SRCINC_EN &lt;&lt; MXC_F_DMA_CFG_SRCINC_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga27f8d1250a4f6a36b3d64b7827434007">  287</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTWD_POS                        20 </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga6963e9e6aa3b9546fdb6539bb26591ff">  288</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS)) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga317bcdd6d71cc64923332db1f1ea254f">  289</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gadfc85f260796ac3c9673ede9885f0328">  290</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_BYTE                       (MXC_V_DMA_CFG_DSTWD_BYTE &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1a5027e22465fe7a5fe4ad2d36c99a85">  291</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9127fddb84cfa1694e143c092a147cdc">  292</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_HALFWORD                   (MXC_V_DMA_CFG_DSTWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gac25fe229dea35959b43d47426aa2bfe4">  293</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga0131dd27829b3bf79c8a560b992482ad">  294</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTWD_WORD                       (MXC_V_DMA_CFG_DSTWD_WORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa3d66754a80c75b1cec1191d7fbee094">  296</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTINC_POS                       22 </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga4b364def0a6d9037ea58bfb80a42bfa1">  297</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_DSTINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_DSTINC_POS)) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga29598793cef4ce4ae4918a8aa0e33b83">  298</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTINC_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gad29dca531784fc0759e0770509109aed">  299</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTINC_DIS                       (MXC_V_DMA_CFG_DSTINC_DIS &lt;&lt; MXC_F_DMA_CFG_DSTINC_POS) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga03a5558040544acb3a26458238182df1">  300</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_DSTINC_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga1277bc1f001e9e4c641617e440b97ad0">  301</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_DSTINC_EN                        (MXC_V_DMA_CFG_DSTINC_EN &lt;&lt; MXC_F_DMA_CFG_DSTINC_POS) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaff33a3a5a97caa029365b3098786a005">  303</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_BRST_POS                         24 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga5a04e3893d8635ff9d231782748f9748">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_BRST                             ((uint32_t)(0x1FUL &lt;&lt; MXC_F_DMA_CFG_BRST_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga692f74730f8594dca7def7100c4e76dc">  306</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHDIEN_POS                       30 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga505cf35e7cfb27aef90c9deda19e9560">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CHDIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHDIEN_POS)) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga17f7185f1b6e6e41497c7459fc093def">  308</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CHDIEN_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga2e650ea66268c15e68a992dbef0cab92">  309</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CHDIEN_DIS                       (MXC_V_DMA_CFG_CHDIEN_DIS &lt;&lt; MXC_F_DMA_CFG_CHDIEN_POS) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gacdd67492b5d5a6202845a7a84376c506">  310</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CHDIEN_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga9c545a36ba19155b6ce7f082f1d1f0bb">  311</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CHDIEN_EN                        (MXC_V_DMA_CFG_CHDIEN_EN &lt;&lt; MXC_F_DMA_CFG_CHDIEN_POS) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaa1d7ca7d80680d4b559a97fd002da5db">  313</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CTZIEN_POS                       31 </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#gaae295cd36d93fa6328055fb38d967b73">  314</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CFG_CTZIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CTZIEN_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga757c8364db129af3a34627f107ca1cde">  315</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CTZIEN_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga037306f6c82a0de29c3c830dae645a32">  316</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CTZIEN_DIS                       (MXC_V_DMA_CFG_CTZIEN_DIS &lt;&lt; MXC_F_DMA_CFG_CTZIEN_POS) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga06c7116ae54bf5becde8545308877242">  317</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CFG_CTZIEN_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__DMA__CFG.html#ga3d3674751e842dca96c989f259b6898d">  318</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CFG_CTZIEN_EN                        (MXC_V_DMA_CFG_CTZIEN_EN &lt;&lt; MXC_F_DMA_CFG_CTZIEN_POS) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga5645c288f283ce11642dbc64263005d1">  328</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CH_ST_POS                         0 </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaf895eb5b6925ed84f348e9d776b70406">  329</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CH_ST                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_CH_ST_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga8e96cd80442f0d9a7e626e8e4796fc11">  330</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_CH_ST_DIS                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga42d619196b01fdd06c7fdec4ea4072b4">  331</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_CH_ST_DIS                         (MXC_V_DMA_ST_CH_ST_DIS &lt;&lt; MXC_F_DMA_ST_CH_ST_POS) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga2a4e5637604e6c609a590bb87a295ebf">  332</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_CH_ST_EN                          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga41b7a0afc5752a784bae115865fd94b5">  333</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_CH_ST_EN                          (MXC_V_DMA_ST_CH_ST_EN &lt;&lt; MXC_F_DMA_ST_CH_ST_POS) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabec7a3b5aa15482766edc29249552e5a">  335</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_IPEND_POS                         1 </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabd2a9320393484740eabc1bac1b2317a">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_IPEND                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_IPEND_POS)) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga125c975f9bb8d429e9d2cf098b8ddf3e">  337</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_IPEND_INACTIVE                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga4fa74dd30f43e38bc746f626a0c10085">  338</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_IPEND_INACTIVE                    (MXC_V_DMA_ST_IPEND_INACTIVE &lt;&lt; MXC_F_DMA_ST_IPEND_POS) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gadcebade1c447723f12ca3828489893e6">  339</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_IPEND_PENDING                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaa5f537fe7ad2fd0716e1406bb7d12832">  340</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_IPEND_PENDING                     (MXC_V_DMA_ST_IPEND_PENDING &lt;&lt; MXC_F_DMA_ST_IPEND_POS) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gad0a06dfd7ab044a16177723541d54dd2">  342</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CTZ_ST_POS                        2 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga30ddebf6ba447de2d435c11d73adf634">  343</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_CTZ_ST                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_CTZ_ST_POS)) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga677692cfdb4331b43322e7feaf788a8e">  344</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_CTZ_ST_NOEVENT                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gace95d6662c54a32250a246b56370f7d9">  345</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_CTZ_ST_NOEVENT                    (MXC_V_DMA_ST_CTZ_ST_NOEVENT &lt;&lt; MXC_F_DMA_ST_CTZ_ST_POS) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaed54ae641935d502a1fcefd0992521d2">  346</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_CTZ_ST_OCCURRED                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gae5fc4b9f728b5a460fd30f0be0bfac04">  347</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_CTZ_ST_OCCURRED                   (MXC_V_DMA_ST_CTZ_ST_OCCURRED &lt;&lt; MXC_F_DMA_ST_CTZ_ST_POS) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gac0a07d14899adb95547804eedd59e63a">  348</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_CTZ_ST_CLEAR                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga6a2703c1438451e81cfef7e71b7d3345">  349</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_CTZ_ST_CLEAR                      (MXC_V_DMA_ST_CTZ_ST_CLEAR &lt;&lt; MXC_F_DMA_ST_CTZ_ST_POS) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gabf05b8a722ecde54629ad1b737840ee9">  351</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_RLD_ST_POS                        3 </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaf2c0d526a9335c0ff83853747fba16ef">  352</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_RLD_ST                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_RLD_ST_POS)) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga3885d25602ebce8579a85388de5a858e">  353</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_RLD_ST_NOEVENT                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gac7a474591f453953660a5af44954d609">  354</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_RLD_ST_NOEVENT                    (MXC_V_DMA_ST_RLD_ST_NOEVENT &lt;&lt; MXC_F_DMA_ST_RLD_ST_POS) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga9a0544e7eb44c3e4018d8b4c6643901a">  355</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_RLD_ST_OCCURRED                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga05cc2e0cf5824a8612275395882b1165">  356</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_RLD_ST_OCCURRED                   (MXC_V_DMA_ST_RLD_ST_OCCURRED &lt;&lt; MXC_F_DMA_ST_RLD_ST_POS) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga43a81ea5e76d07c26794bdc0b82a8b36">  357</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_RLD_ST_CLEAR                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga1ac4d449ac06972f0ab853557df7a4e5">  358</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_RLD_ST_CLEAR                      (MXC_V_DMA_ST_RLD_ST_CLEAR &lt;&lt; MXC_F_DMA_ST_RLD_ST_POS) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga83b9ed97423571f29c194ff90ef99e2a">  360</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_BUS_ERR_POS                       4 </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gafdd0fce12884fac18f3c4656eaa7249d">  361</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_BUS_ERR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_BUS_ERR_POS)) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gac43573a813dd4991fc200bd1aa2bf896">  362</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_BUS_ERR_NOEVENT                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga330dbd020cafa072372596fb809934f8">  363</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_BUS_ERR_NOEVENT                   (MXC_V_DMA_ST_BUS_ERR_NOEVENT &lt;&lt; MXC_F_DMA_ST_BUS_ERR_POS) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gab1d87096cbf4dd0dd144d8eefdb6b78e">  364</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_BUS_ERR_OCCURRED                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gab3e179e6f44a1a5a530a7fe8887c49cb">  365</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_BUS_ERR_OCCURRED                  (MXC_V_DMA_ST_BUS_ERR_OCCURRED &lt;&lt; MXC_F_DMA_ST_BUS_ERR_POS) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gae458d9804cf53260a724943ec50635a6">  366</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_BUS_ERR_CLEAR                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga7adc619f51b6c724a60295c9a0e264cb">  367</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_BUS_ERR_CLEAR                     (MXC_V_DMA_ST_BUS_ERR_CLEAR &lt;&lt; MXC_F_DMA_ST_BUS_ERR_POS) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga992544df6f0a968273341705d4ac3ace">  369</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_TO_ST_POS                         6 </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga340e62cc8777c228baeb0c7d850aa55a">  370</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_ST_TO_ST                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_ST_TO_ST_POS)) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gac328271ddda645a4ca39e059ee43849e">  371</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_TO_ST_NOEVENT                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gad654f3896eca68536f8ab5aa430dd435">  372</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_TO_ST_NOEVENT                     (MXC_V_DMA_ST_TO_ST_NOEVENT &lt;&lt; MXC_F_DMA_ST_TO_ST_POS) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga62c5df6cbb7483e99f63943bde5ae960">  373</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_TO_ST_OCCURRED                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaa7f72815555c27914c2d39adbde9f7f1">  374</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_TO_ST_OCCURRED                    (MXC_V_DMA_ST_TO_ST_OCCURRED &lt;&lt; MXC_F_DMA_ST_TO_ST_POS) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#ga59a5ff63a1889741fef2921bcb3c1cfd">  375</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_ST_TO_ST_CLEAR                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__DMA__ST.html#gaacf223da89a3d34e54dfc06c6ca48956">  376</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_ST_TO_ST_CLEAR                       (MXC_V_DMA_ST_TO_ST_CLEAR &lt;&lt; MXC_F_DMA_ST_TO_ST_POS) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__DMA__SRC.html#ga08418c424a6a371af6a83c003df2ec63">  390</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_ADDR_POS                         0 </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__DMA__SRC.html#ga06cd0f3c2335474d0dd7fe80ca87bf18">  391</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_ADDR_POS)) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__DMA__DST.html#ga41867234ec8188ae2c4cc3ce4e5cc765">  405</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_ADDR_POS                         0 </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__DMA__DST.html#ga724d286463d1b6249509f89cf72fba08">  406</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_DST_ADDR_POS)) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__DMA__CNT.html#ga3eee46c3f015d14631d1f054dfab074c">  419</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_CNT_POS                          0 </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__DMA__CNT.html#ga164f175a19499778c7f8400a1da02332">  420</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_CNT                              ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_CNT_POS)) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__DMA__SRC__RLD.html#ga940f51543f2b861c8280182d98a58078">  431</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_RLD_SRC_RLD_POS                  0 </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__DMA__SRC__RLD.html#ga05c23fee088a6e5e1a4e4e68c6463f7a">  432</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_SRC_RLD_SRC_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_RLD_SRC_RLD_POS)) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__DMA__DST__RLD.html#ga100dd74eec7b0c2d5a40238338ea0ee3">  443</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_RLD_DST_RLD_POS                  0 </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__DMA__DST__RLD.html#gaedc9fd3c9d4287f7015d976cb26d6a01">  444</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_DST_RLD_DST_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_DST_RLD_DST_RLD_POS)) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga52d6009b54bcf3ddee695f5d645e58ea">  454</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_CNT_RLD_POS                  0 </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#gab72baed67e0f50d12c18162894963e1b">  455</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_CNT_RLD                      ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_RLD_CNT_RLD_POS)) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga06f8c3679bafd7e0d7d7c8ba4d7de153">  457</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_RLDEN_POS                    31 </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga2b2627df47054c575889174515d15ed8">  458</a></span>&#160;<span class="preprocessor"> #define MXC_F_DMA_CNT_RLD_RLDEN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CNT_RLD_RLDEN_POS)) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga4b1841fd78b827be061400a98bc8b17f">  459</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CNT_RLD_RLDEN_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#gacb1cfd3de0d058262e40be856223d0bf">  460</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CNT_RLD_RLDEN_DIS                    (MXC_V_DMA_CNT_RLD_RLDEN_DIS &lt;&lt; MXC_F_DMA_CNT_RLD_RLDEN_POS) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga9b9e6d81b8451bc9089746e11a486d9d">  461</a></span>&#160;<span class="preprocessor"> #define MXC_V_DMA_CNT_RLD_RLDEN_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__DMA__CNT__RLD.html#ga505c075885c8c30e7ca30c26e3882024">  462</a></span>&#160;<span class="preprocessor"> #define MXC_S_DMA_CNT_RLD_RLDEN_EN                     (MXC_V_DMA_CNT_RLD_RLDEN_EN &lt;&lt; MXC_F_DMA_CNT_RLD_RLDEN_POS) </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _DMA_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__dma__ch__regs__t_html_adf30fd26a788d6185c69c4e1ad2eac3b"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b">mxc_dma_ch_regs_t::cnt_rld</a></div><div class="ttdeci">__IO uint32_t cnt_rld</div><div class="ttdoc">0x11C: DMA CNT_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:96</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a1a7e35c8c34af54704b10fc27dc0266d"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d">mxc_dma_ch_regs_t::dst</a></div><div class="ttdeci">__IO uint32_t dst</div><div class="ttdoc">0x10C: DMA DST Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:92</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html">mxc_dma_ch_regs_t</a></div><div class="ttdoc">Structure type to access the DMA Registers. </div><div class="ttdef"><b>Definition:</b> dma_regs.h:88</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html_a21e1cfb0af372e336277034eccefcb1a"><div class="ttname"><a href="structmxc__dma__regs__t.html#a21e1cfb0af372e336277034eccefcb1a">mxc_dma_regs_t::cn</a></div><div class="ttdeci">__IO uint32_t cn</div><div class="ttdoc">0x000: DMA CN Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:100</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a3950f4b59de40cd341221f67027291aa"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa">mxc_dma_ch_regs_t::dst_rld</a></div><div class="ttdeci">__IO uint32_t dst_rld</div><div class="ttdoc">0x118: DMA DST_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:95</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a90a232c419b3b32ae4849761d31fe9df"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df">mxc_dma_ch_regs_t::src_rld</a></div><div class="ttdeci">__IO uint32_t src_rld</div><div class="ttdoc">0x114: DMA SRC_RLD Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:94</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html_ab05350b16da1326ab852e1f047fee80e"><div class="ttname"><a href="structmxc__dma__regs__t.html#ab05350b16da1326ab852e1f047fee80e">mxc_dma_regs_t::intr</a></div><div class="ttdeci">__I uint32_t intr</div><div class="ttdoc">0x004: DMA INTR Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:101</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_aefc8f81c40663db67ab4c6a2001cf205"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205">mxc_dma_ch_regs_t::cfg</a></div><div class="ttdeci">__IO uint32_t cfg</div><div class="ttdoc">0x100: DMA CFG Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:89</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_ae2c8e2cfc6323b044296c24164e4b90a"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a">mxc_dma_ch_regs_t::cnt</a></div><div class="ttdeci">__IO uint32_t cnt</div><div class="ttdoc">0x110: DMA CNT Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:93</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_a892f57a64656deca7c61e76fc5806423"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423">mxc_dma_ch_regs_t::src</a></div><div class="ttdeci">__IO uint32_t src</div><div class="ttdoc">0x108: DMA SRC Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:91</div></div>
<div class="ttc" id="structmxc__dma__regs__t_html"><div class="ttname"><a href="structmxc__dma__regs__t.html">mxc_dma_regs_t</a></div><div class="ttdef"><b>Definition:</b> dma_regs.h:99</div></div>
<div class="ttc" id="structmxc__dma__ch__regs__t_html_ad5413cbd6fba1e24f8443936ae9145e0"><div class="ttname"><a href="structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0">mxc_dma_ch_regs_t::st</a></div><div class="ttdeci">__IO uint32_t st</div><div class="ttdoc">0x104: DMA ST Register </div><div class="ttdef"><b>Definition:</b> dma_regs.h:90</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_29abc549aca01e192b0cfebc80947fe7.html">MAX32660</a></li><li class="navelem"><a class="el" href="dir_bf8a291fc5d0ab129f411293c71f145e.html">Include</a></li><li class="navelem"><b>dma_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.7.5.0 </li>
  </ul>
</div>
</body>
</html>
