@INPROCEEDINGS{liu16,
author={C. C. Liu},
booktitle={IEEE ISSCC Dig. Tech. Papers},
title="{A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS}",
year={2016},
pages={462-463},
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit noise;ADC type;CMOS technology;SAR-assisted digital slope ADC;SAR-assisted pipelined ADC;advanced CMOS processes;coarse comparator;comparator noise;digital-slope ADC;high-speed SAR ADC;noise-tolerant SAR ADC;power 0.35 mW;size 28 nm;voltage 0.9 V;word length 12 bit;word length 6 bit;word length 7 bit;CMOS integrated circuits;Capacitors;Delay lines;Frequency measurement;Signal resolution;Switches;Time-domain analysis},
doi={10.1109/ISSCC.2016.7418107},
month={},}

@ARTICLE{patil16,
author={S. Patil and A. Ratiu and D. Morche and Y. Tsividis},
journal={IEEE J. Solid-State Circuits},
title="{A 3-10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time ADC}",
year={2016},
volume={51},
number={4},
pages={908-918},
keywords={analogue-digital conversion;digital signal processing chips;silicon-on-insulator;FDSOI process;analog-digital converter;baseband SNDR;continuous-time DSP;continuous-time data conversion;digital circuit;digital signal processing;error-shaping alias-free continuous-time ADC;event-driven flexible signal processing;first-order quantization error spectral shaping;power 8 muW;power dissipation;quantization noise floor;signal conversion;size 28 nm;superior spectral property;voltage 0.65 V;Context;Delays;Digital signal processing;Modulation;Pulse shaping methods;Quantization (signal);Receivers;Analog-to-digital converter;CT DSP;DSP;asynchronous;continuous-time ADC;level-crossing sampling;wake up},
doi={10.1109/JSSC.2016.2519396},
ISSN={0018-9200},
month={April},}

@INPROCEEDINGS{liu10a,
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin and C. M. Huang},
booktitle={Proc. IEEE Symp. VLSI Circuits},
title="{A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18 $\mu$m CMOS}",
year={2010},
pages={241-242},
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;digital-analogue conversion;synthetic aperture radar;CMOS technology;DAC network;analog-digital conversion;asynchronous SAR ADC;digital-analog conversion;power 98 muW;size 0.18 mum;synthetic aperture radar;variable window function;voltage 1 V;word length 10 bit;Arrays;CMOS integrated circuits;Capacitors;Clocks;Frequency measurement;Power demand;Switches},
doi={10.1109/VLSIC.2010.5560283},
ISSN={2158-5601},
month={June},}


@ARTICLE{liu10,
author={C. C. Liu and S. J. Chang and G. Y. Huang and Y. Z. Lin},
journal="{IEEE J. Solid-State Circuits}",
title="{A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure}",
year={2010},
volume={45},
number={4},
pages={731-740},
keywords={CMOS digital integrated circuits;analogue-digital conversion;capacitor switching;comparators (circuits);low-power electronics;CMOS technology;SAR ADC;SNDR;comparator;figure of merit;input common-mode voltage;low-power successive approximation register analog-to-digital converter;monotonic capacitor switching procedure;power 0.826 mW;signal-dependent offset;size 0.13 mum;voltage 1.2 V;word length 10 bit;Analog-digital conversion;CMOS process;CMOS technology;Capacitance;Capacitors;Energy consumption;Energy efficiency;Power dissipation;Sampling methods;Voltage;Analog-to-digital converter;energy efficient;low power;successive approximation register},
doi={10.1109/JSSC.2010.2042254},
ISSN={0018-9200},
month={April},}

@ARTICLE{kapusta13,
author={R. Kapusta and J. Shen and S. Decker and H. Li and E. Ibaragi and H. Zhu},
journal="{IEEE J. Solid-State Circuits}",
title="{A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS}",
year={2013},
volume={48},
number={12},
pages={3059-3066},
keywords={CMOS integrated circuits;analogue-digital conversion;timing circuits;CMOS;SAR ADC;SNDR;on-chip DAC charge redistribution;size 65 nm;successive approximation register;timer circuit;Ash;Capacitors;Clocks;Redundancy;Switches;System-on-chip;Timing;ADC;CMOS;double-sampling;flash;reference reservoir;self-timed;successive approximation},
doi={10.1109/JSSC.2013.2274113},
ISSN={0018-9200},
month={Dec},}

@ARTICLE{fredenburg12,
author={J. A. Fredenburg and M. P. Flynn},
journal="{IEEE J. Solid-State Circuits}",
title="{A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC}",
year={2012},
volume={47},
number={12},
pages={2898-2904},
keywords={FIR filters;analogue-digital conversion;comparators (circuits);integrating circuits;ENOB;SAR DAC array;bandwidth 11 MHz;charge-redistribution;decoupling comparator noise;loop filter;low-quality integrator;noise-shaping scheme;oversampling noise-shaping SAR ADC architecture;power 806 muW;quantization noise;size 65 nm;successive approximation ADC;two-tap charge-domain FIR filter;voltage 1.2 V;word length 10 bit;word length 8 bit;Arrays;Capacitors;Finite impulse response filter;Noise shaping;Switches;Transfer functions;Analog-to-digital;CMOS;converter},
doi={10.1109/JSSC.2012.2217874},
ISSN={0018-9200},
month={Dec},}


@ARTICLE{harpe12a,
author={P. Harpe and B. Busze and K. Philips and H. de Groot},
journal="{IEEE J. Solid-State Circuits}",
title="{A 0.47-1.6 mW 5-bit 0.5-1 GS/s Time-Interleaved SAR ADC for Low-Power UWB Radios}",
year={2012},
volume={47},
number={7},
pages={1594-1602},
keywords={CMOS integrated circuits;analogue-digital conversion;asynchronous circuits;calibration;capacitors;comparators (circuits);low-power electronics;ultra wideband communication;CMOS process;capacitance 400 aF;decoupling capacitors;distributed clock divider;low-power UWB radios;offset calibration scheme;power 0.47 mW to 1.6 mW;power consumption;self-resetting comparator;size 90 nm;time-interleaved asynchronous SAR ADC;voltage 1 V;word length 5 bit;Arrays;Calibration;Capacitors;Clocks;Layout;Noise;Quantization;ADC;CMOS;analog-to-digital conversion;successive approximation;time-interleaving},
doi={10.1109/JSSC.2012.2191042},
ISSN={0018-9200},
month={},}

@INPROCEEDINGS{wulff16,
author={C. Wulff and T. Ytterdal},
booktitle="{Proc. 42nd Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI}",
year={2016},
pages={177-180},
keywords={analogue-digital conversion;comparators (circuits);silicon-on-insulator;CDAC;DRC/LVS;FDSOI;FoM;IO transistor;SAR ADC;analog-digital converter;comparator clock generation;size 28 nm;successive approximation register;wireless application;Capacitors;Clocks;Layout;Logic gates;Silicon-on-insulator;Switches;Transistors},
doi={10.1109/ESSCIRC.2016.7598271},
month={},}

@ARTICLE{fahmy15,
author={A. Fahmy and J. Liu and T. Kim and N. Maghari},
journal={IEEE Trans. Circuits Syst. II, Express Briefs},
title="{An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells}",
year={2015},
volume={62},
number={8},
pages={731-735},
keywords={CMOS digital integrated circuits;analogue-digital conversion;interpolation;Gaussian linear interpolation;Verilog;all-digital scalable ADC;analog-to-digital converter;complementary metal-oxide-semiconductor process;digital design tool;digital gate;digital standard cell;digitally generated analog reference voltage;distortion ratio;minimum-sized transistor;programmable differential input range;reconfigurable wide-input range stochastic ADC;signal-to-noise ratio;size 130 nm;word length 10 bit;Ash;Generators;Logic gates;Signal resolution;Standards;Voltage measurement;Analog-to-digital converter (ADC);digital gates;flash ADC;standard cells;standard-cells;stochastic ADC;synthesis},
doi={10.1109/TCSII.2015.2415231},
ISSN={1549-7747},
month={Aug},}

@ARTICLE{deng15,
author={W. Deng and D. Yang and T. Ueno and T. Siriburanon and S. Kondo and K. Okada and A. Matsuzawa},
journal="{IEEE J. Solid-State Circuits}",
title="{A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique}",
year={2015},
volume={50},
number={1},
pages={68-80},
keywords={CMOS digital integrated circuits;UHF oscillators;digital phase locked loops;digital-analogue conversion;injection locked oscillators;phase locked oscillators;varactors;P&R;RMS jitter;current output digital-to-analog converter;current-output DAC;digital CMOS process;digital design flow;digital standard cells;fine-resolution digital varactor;fully synthesizable all-digital PLL;fully synthesizable phase-locked loop;gated edge injection locking technique;interpolative phase coupled oscillator;layout area;place-and-routed;power 780 muW;size 60 mum;Bandwidth;Layout;Phase locked loops;Phase noise;Tuning;Varactors;AD-PLL;CMOS;DAC;PLL;PVT;digital varactor;dual loop;edge injection;gated injection;injection-locking;logic synthesis;low jitter;low power;small area;standard cell;synthesizable},
doi={10.1109/JSSC.2014.2348311},
ISSN={0018-9200},
month={Jan},}

@ARTICLE{wu15,
author={P. H. Wu and M. P. H. Lin and T. C. Chen and C. F. Yeh and X. Li and T. Y. Ho},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise},
year={2015},
volume={34},
number={2},
pages={199-212},
keywords={analogue circuits;network synthesis;analog layout design;analog physical synthesis methodology;existent design expertise;knowledge-based physical synthesis methodology;quality-approved legacy layouts;Algorithm design and analysis;Databases;Integrated circuit interconnections;Knowledge based systems;Layout;Logic gates;Pattern matching;Analog layout;design pattern;knowledge mining;knowledge mining, placement;migration;physical design;placement;routing;routing, migration},
doi={10.1109/TCAD.2014.2379630},
ISSN={0278-0070},
month={Feb},}

@ARTICLE{rijmenants89,
author={J. Rijmenants and J. B. Litsios and T. R. Schwarz and M. G. R. Degrauwe},
journal="{IEEE J. Solid-State Circuits}",
title="{ILAC: an automated layout tool for analog CMOS circuits}",
year={1989},
volume={24},
number={2},
pages={417-425},
keywords={CMOS integrated circuits;cellular arrays;circuit layout CAD;linear integrated circuits;ADC;IDAC;ILAC;amplifiers;analog CMOS cells;analog CMOS circuits;analog layout constraints;analog to digital convertors;automated layout tool;automatically generates geometrical layout;cell height;circuit description;comparators;coupling constraints;current references;design tool;device matching;fully functional analog CMOS cell compiler;functional specifications;input/output pin locations;interactive design for analog circuits;interactive layout of analog CMOS circuits;library of circuits;oscillators;process-independent tool;symmetry;user-specified constraints;voltage references;Analog circuits;Application specific integrated circuits;CMOS analog integrated circuits;CMOS technology;Coupling circuits;Helium;Routing;Software libraries;Voltage;Voltage-controlled oscillators},
doi={10.1109/4.18603},
ISSN={0018-9200},
month={Apr},}

@ARTICLE{bruce96,
author={J. D. Bruce and H. W. Li and M. J. Dallabetta and R. J. Baker},
journal="{IEEE J. Solid-State Circuits}",
title="{Analog layout using ALAS!}",
year={1996},
volume={31},
number={2},
pages={271-274},
keywords={analogue integrated circuits;circuit layout CAD;circuit optimisation;integrated circuit layout;interactive programming;network routing;ALAS!;CIF layouts;CalTech Intermediate Format;analog layout assistant;automatic generation;common-centroid interdigitated device pairs;layout editor;passive components;CMOS process;Capacitors;Design automation;Integrated circuit technology;Mirrors;Resistors;Routing;Testing;Topology;Workstations},
doi={10.1109/4.488007},
ISSN={0018-9200},
month={Feb},}

@INPROCEEDINGS{lin16,
author={M. P. H. Lin and Y. W. Chang and C. M. Hung},
booktitle={2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)},
title={Recent research development and new challenges in analog layout synthesis},
year={2016},
pages={617-622},
keywords={analogue integrated circuits;circuit layout;electronic design automation;logic design;mixed analogue-digital integrated circuits;system-on-chip;SoC design;analog electronic design automation tools;analog integrated circuits;analog layout design;analog layout synthesis;analog-mixed-signal IC design;digital EDA tools;mixed-signal integrated circuits;system-on-chip;Circuit optimization;Consumer electronics;Integrated circuit interconnections;Layout;Routing;Thermal analysis;Analog layout synthesis;FinFET;analog placement;analog routing;common centroid;knowledge mining;layout dependent effect;layout migration;layout retargeting;matching;proximity;regularity;symmetry;symmetry island},
doi={10.1109/ASPDAC.2016.7428080},
month={Jan},}

@ARTICLE{lewyn09,
author={L. L. Lewyn and T. Ytterdal and C. Wulff and K. Martin},
journal="{Proc. IEEE}",
title="{Analog Circuit Design in Nanoscale CMOS Technologies}",
year={2009},
volume={97},
number={10},
pages={1687-1714},
keywords={CMOS analogue integrated circuits;analogue-digital conversion;electric breakdown;electromigration;semiconductor device reliability;analog CMOS design;analog circuit design;analog-to-digital converters;cascode circuit;chip power dissipation;complementary metal-oxide-semiconductor technologies;electromigration effects;foundry-specified drain-source voltage limits;hot carrier injection;leakage effects;lithographic effects;long-distance matching effects;mobility effects;nanoscale CMOS technologies;time-dependent dielectric breakdown effects;Analog circuits;CMOS analog integrated circuits;CMOS technology;Circuit simulation;Circuit synthesis;Computational modeling;Computer simulation;Energy efficiency;Hot carrier injection;Voltage;ADC survey;CHE;CHISEL;CMOS;DFM;DFR;GNR;HCI;HP process;ITRS;LP process;NBTI;SOC;STI;SWCN;TDDB;WPE;analog;analog-to-digital converters;design for manufacturing;design for reliability;device matching;device scaling;dielectric breakdown;electromigration (EM);excess overdrive (EOD);figure-of-merit;hot carrier;hot electron;litho-friendly design (LFD);nanoscale;nanoscale CMOS technology;overdrive (OD);physical design;reliability;stress;voltage headroom},
doi={10.1109/JPROC.2009.2024663},
ISSN={0018-9219},
month={Oct},}

@ARTICLE{lewyn11,
author={L. Lewyn and N. Williams},
journal="{Proc. IEEE}",
title="{Is a New Paradigm for Nanoscale Analog CMOS Design Needed?}",
year={2011},
volume={99},
number={1},
pages={3-6},
keywords={CMOS analogue integrated circuits;integrated circuit layout;integrated circuit modelling;analog physical design;nanoscale analog CMOS IC design productivity;physical device pattern separation dimensions;postlayout circuit performance;prelayout simulation models;semiconductor industry},
doi={10.1109/JPROC.2010.2083810},
ISSN={0018-9219},
month={Jan},}


@ARTICLE{weaver14,
author={S. Weaver and B. Hershberg and U. K. Moon},
journal={IEEE Trans. Circuits Syst. I, Reg. Papers},
title="{Digitally Synthesized Stochastic Flash ADC Using Only Standard Digital Cells}",
year={2014},
volume={61},
number={1},
pages={84-91},
keywords={CMOS logic circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);hardware description languages;network synthesis;piecewise linear techniques;stochastic processes;CMOS;Gaussian offset distribution;Verilog code;analog comparator;cross coupled digital NAND gates;digitally synthesized stochastic flash ADC;physical layout;piecewise linear inverse Gaussian CDF function;size 90 nm;standard digital cells;standard digital library;synthesized comparators;three input digital NAND gates;virtual voltage references;Analog-digital conversion;circuit synthesis;stochastic systems},
doi={10.1109/TCSI.2013.2268571},
ISSN={1549-8328},
month={Jan},}

@INPROCEEDINGS{weaver11,
author={S. Weaver and B. Hershberg and U. K. Moon},
booktitle={VLSI Circuits (VLSIC), 2011 Symposium on},
title="{Digitally synthesized stochastic flash ADC using only standard digital cells}",
year={2011},
pages={266-267},
keywords={CMOS digital integrated circuits;Gaussian distribution;analogue-digital conversion;comparators (circuits);flash memories;logic gates;3-input NAND gates;Verilog code;analog comparator;digital CMOS;digital cell library;digitally synthesized stochastic flash ADC;size 90 nm;three-section piecewise-linear inverse Gaussian CDF function;Clocks;Digital signal processing;Frequency measurement;Hardware;Hardware design languages;MOS devices;Shape},
ISSN={2158-5601},
month={June},}

@INPROCEEDINGS{Jeong15,
author={Seokhyeon Jeong and Wanyeong Jung and Dongsuk Jeon and O. Berenfeld and H. Oral and G. Kruger and D. Blaauw and D. Sylvester},
booktitle={VLSI Circuits (VLSI Circuits), 2015 Symposium on},
title="{A 120nW 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications}",
year={2015},
pages={C60-C61},
keywords={analogue-digital conversion;comparators (circuits);medical signal processing;SAR ADC;biomedical applications;bursty signals;comparator;digital logic;power 120 nW;signal-dependent charge recycling;size 0.18 mum;voltage 0.6 V;Arrays;Biomedical measurement;Capacitance;Capacitors;Electrocardiography;Semiconductor device measurement;Switches},
doi={10.1109/VLSIC.2015.7231327},
month={June},}

@INPROCEEDINGS{harpe12,
author={P. Harpe and G. Dolmans and K. Philips and H. de Groot},
booktitle="{Proc. 38th Eur. Solid-State Circuits Conf. (ESSCIRC)}",
title="{A 0.7V 7-to-10bit 0-to-2MS/s flexible SAR ADC for ultra low-power wireless sensor nodes}",
year={2012},
pages={373-376},
keywords={CMOS integrated circuits;analogue-digital conversion;wireless sensor networks;CMOS;flexible SAR ADC;low-voltage operation;offset compensation;power efficiency;pseudodifferential DAC switching;receiver frontends;reconfigurable DAC;reconfigurable comparator;sensor interfacing;simplified asynchronous logic control;ultra low-power wireless sensor nodes;Accuracy;Capacitors;Clocks;Power demand;Switches;Wireless communication;Wireless sensor networks},
doi={10.1109/ESSCIRC.2012.6341363},
ISSN={1930-8833},
month={},}

@ARTICLE{martin13,
author={R. Martins and N. Lourenço and N. Horta},
journal={IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.},
title="{LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits}",
year={2013},
volume={32},
number={11},
pages={1641-1654},
keywords={analogue integrated circuits;electronic design automation;evolutionary computation;integrated circuit layout;LAYGEN II;analog integrated circuits;automatic layout generation;circuit level structure;design automation tool;evolutionary computation techniques;multiobjective multiconstraint evolutionary algorithm;optimization kernel;template descriptions;Design automation;Generators;Graphical user interfaces;Guidelines;Integrated circuits;Layout;Routing;Analog integrated circuits;Layout Generation;computer aided design;electronic design automation;evolutionary computation},
doi={10.1109/TCAD.2013.2269050},
ISSN={0278-0070},
month={Nov},}


@book{masterRegex,
 author = {Friedl, Jeffrey E. F.},
 editor = {Oram, Andy},
 title = {Mastering Regular Expressions},
 year = {2002},
 edition = {2},
 publisher = {O'Reilly \& Associates, Inc.},
 address = {Sebastopol, CA, USA},
}

@ARTICLE{varzaghani13,
author={A. Varzaghani and A. Kasapi and D. N. Loizos and Song-Hee Paik and S. Verma and S. Zogopoulos and S. Sidiropoulos},
journal={IEEE J. Solid-State Circuits},
title="{A 10.3-GS/s, 6-Bit Flash {ADC} for 10G Ethernet Applications}",
year={2013},
volume={48},
number={12},
pages={3038-3048},
keywords={CMOS integrated circuits;adders;analogue-digital conversion;binary codes;calibration;comparators (circuits);digital signal processing chips;digital-analogue conversion;ladder networks;local area networks;microwave amplifiers;microwave integrated circuits;microwave switches;resistors;sample and hold circuits;10GE standard;4-way interleaved ADC;CMOS flash ADC;NRZ 10G Ethernet standard;SNDR;T-H switch;VGA;Wallace-tree adder;analog frontend;bandwidth 3.5 GHz to 6 GHz;calibration DAC;comparator;comparator array;copper channel;fiber channel;frontend variable gain amplifier;power 242 mW;resistor ladder;size 40 nm;thermometer-to-binary encoder;track-and-hold switch;universal DSP-based receiver;voltage 0.9 V;word length 6 bit;word length 8 bit;Adders;Bandwidth;Calibration;Clocks;Receivers;Standards;Tuning;10G Ethernet;A/D conversion;ADC;CX1;DFE;DSP-based receiver;FFE;KR;LRM;MMF;SR;Wallace-tree adder;comparator re-ordering;flash ADC;time-interleaved ADC},
doi={10.1109/JSSC.2013.2279419},
ISSN={0018-9200},
month={Dec},}

@online{youtube_wulff15,
  author = {C. Wulff},
  title = {{SAR} in 4 minutes},
  year = 2014,
  url = {https://youtu.be/swuKaLeTaNo},
  urldate = {2016-03-10}
}

@online{GDS3D,
  author = "{University of Twente, Integrated Circuit Design Group}",
  title = "{GDS3D, Interactive 3D Layout Viewer for GDSII}",
  year = 2016,
  url = {https://sourceforge.net/projects/gds3d/},
  urldate = {2016-11-17}
}


@online{json16,
  author = {Douglas Crockford},
  title = "{JavaScript Object Notation}",
  year = 2016,
  url = {http://www.json.org},
  urldate = {2016-11-20}
}


@online{ciccreator16,
  author = {C. Wulff},
  title = "{Custom IC creator}",
  year = 2016,
  url = {https://github.com/wulffern/ciccreator},
  urldate = {2016-04-07}
}

@online{garvik15,
  author = {H. Garvik},
  title = "{An energy efficient noise-shaping SAR ADC in 28 nm FDSOI, Master thesis}",
  year = 2015,
  url = {http://hdl.handle.net/11250/2371464},
  urldate = {2017-01-14}
}



@online{eps92,
  author = "{Adobe Systems Incorporated}",
  title = "{Encapsulated PostScript — File Format Specification, Version 3.0}",
  year = 1992,
  url = {http://partners.adobe.com/public/developer/en/ps/5002.EPSF_Spec.pdf},
  urldate = {1992}
}


@online{latex16,
  author = "{The {\LaTeX} Project}",
  title = "{{\LaTeX} – A document preparation system}",
  year = 2016,
  url = {https://www.latex-project.org},
  urldate = {2016-11-18}
}

@online{ble,
  author = {},
  title = "{Bluetooth Low Energy, Bluetooth}",
  year = 2016,
  url = {https://www.bluetooth.com/what-is-bluetooth-technology/bluetooth-technology-basics/low-energy},
  urldate = {2016-04-07}
}





@online{murmann16,
  author = {B. Murmann},
  title = "{ADC Performance Survey 1997-2016}",
  year = 2016,
  url = {http://web.stanford.edu/~murmann/adcsurvey.html},
  urldate = {2016-07-12}
}





@article{wulff17,
  author =	 "Carsten Wulff",
  title =	 "{A compiled 9-bit 20-MS/s 3.5-fJ/conv. step SAR ADC in 28-nm FDSOI for Bluetooth low energy receivers}",
  journal =	 IEEE_J_JSSC,
  volume =	 52,
  number =	 7,
  year =	 2017,
  pages =	 "1915-1926"
};

@article{Chen06,
  author =	 "Shou-Wei Michael Chen and Robert W. Brodersen",
  title =	 "{A 6-bit 600MS/s 5.3mW Asynchronous ADC in
                  0.13-$\mu$m {CMOS}}",
  journal =	 IEEE_J_JSSC,
  volume =	 41,
  number =	 12,
  year =	 2006,
  pages =	 "2669-2679"
};

@Book{mead.conway,
  author =	 "Carver  Mead and Lynn  Conway",
   edition = {1},
  title =	 "Introduction to VLSI Systems. ",
  publisher = "Addison-Wesley",
  address = "Reading, MA",
  year =	 1979
};
