module key(clk, rst_n, key_in, key_flag, key_state);
	input clk;
	input rst_n;
	input key_in;
	
	output key_flag;
	output key_state;
	
	localparam
		idel = 4'b0000,
		filter0 = 4'b0010,
		filter1 = 4'b0100,
		filter2 = 4'b1000;
		
	reg[3:0] state;
	reg key_tmp0, key_tmp1;
	
	always@(posedge clk, negedge rst_n)
	//to be continue
		
	
endmodule