Simulator report for segundos
Sat Jun 01 09:47:30 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.8 us       ;
; Simulation Netlist Size     ; 118 nodes    ;
; Simulation Coverage         ;      64.41 % ;
; Total Number of Transitions ; 2090         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; segundos.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.41 % ;
; Total nodes checked                                 ; 118          ;
; Total output ports checked                          ; 118          ;
; Total output ports with complete 1/0-value coverage ; 76           ;
; Total output ports with no 1/0-value coverage       ; 38           ;
; Total output ports with no 1-value coverage         ; 39           ;
; Total output ports with no 0-value coverage         ; 41           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |segundos|change~0                                                            ; |segundos|change~0                                                            ; out0             ;
; |segundos|process_0~2                                                         ; |segundos|process_0~2                                                         ; out0             ;
; |segundos|dez~1                                                               ; |segundos|dez~1                                                               ; out              ;
; |segundos|dez~2                                                               ; |segundos|dez~2                                                               ; out              ;
; |segundos|dez~3                                                               ; |segundos|dez~3                                                               ; out              ;
; |segundos|un~0                                                                ; |segundos|un~0                                                                ; out              ;
; |segundos|un~1                                                                ; |segundos|un~1                                                                ; out              ;
; |segundos|un~2                                                                ; |segundos|un~2                                                                ; out              ;
; |segundos|un~3                                                                ; |segundos|un~3                                                                ; out              ;
; |segundos|dez[0]~reg0                                                         ; |segundos|dez[0]~reg0                                                         ; regout           ;
; |segundos|process_0~3                                                         ; |segundos|process_0~3                                                         ; out0             ;
; |segundos|un[0]~reg0                                                          ; |segundos|un[0]~reg0                                                          ; regout           ;
; |segundos|dez[2]~reg0                                                         ; |segundos|dez[2]~reg0                                                         ; regout           ;
; |segundos|dez[1]~reg0                                                         ; |segundos|dez[1]~reg0                                                         ; regout           ;
; |segundos|un[3]~reg0                                                          ; |segundos|un[3]~reg0                                                          ; regout           ;
; |segundos|un[2]~reg0                                                          ; |segundos|un[2]~reg0                                                          ; regout           ;
; |segundos|un[1]~reg0                                                          ; |segundos|un[1]~reg0                                                          ; regout           ;
; |segundos|comb~2                                                              ; |segundos|comb~2                                                              ; out0             ;
; |segundos|clk                                                                 ; |segundos|clk                                                                 ; out              ;
; |segundos|un[0]                                                               ; |segundos|un[0]                                                               ; pin_out          ;
; |segundos|un[1]                                                               ; |segundos|un[1]                                                               ; pin_out          ;
; |segundos|un[2]                                                               ; |segundos|un[2]                                                               ; pin_out          ;
; |segundos|un[3]                                                               ; |segundos|un[3]                                                               ; pin_out          ;
; |segundos|dez[0]                                                              ; |segundos|dez[0]                                                              ; pin_out          ;
; |segundos|dez[1]                                                              ; |segundos|dez[1]                                                              ; pin_out          ;
; |segundos|dez[2]                                                              ; |segundos|dez[2]                                                              ; pin_out          ;
; |segundos|LessThan0~0                                                         ; |segundos|LessThan0~0                                                         ; out0             ;
; |segundos|LessThan0~1                                                         ; |segundos|LessThan0~1                                                         ; out0             ;
; |segundos|LessThan0~2                                                         ; |segundos|LessThan0~2                                                         ; out0             ;
; |segundos|LessThan0~3                                                         ; |segundos|LessThan0~3                                                         ; out0             ;
; |segundos|Equal0~0                                                            ; |segundos|Equal0~0                                                            ; out0             ;
; |segundos|Equal1~0                                                            ; |segundos|Equal1~0                                                            ; out0             ;
; |segundos|Equal2~0                                                            ; |segundos|Equal2~0                                                            ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |segundos|dez~0                                                           ; |segundos|dez~0                                                           ; out              ;
; |segundos|dez[3]~reg0                                                     ; |segundos|dez[3]~reg0                                                     ; regout           ;
; |segundos|comb~0                                                          ; |segundos|comb~0                                                          ; out0             ;
; |segundos|dez[3]                                                          ; |segundos|dez[3]                                                          ; pin_out          ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0            ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3              ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3              ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |segundos|dez~0                                                           ; |segundos|dez~0                                                           ; out              ;
; |segundos|dez[3]~reg0                                                     ; |segundos|dez[3]~reg0                                                     ; regout           ;
; |segundos|change$latch                                                    ; |segundos|change$latch                                                    ; out              ;
; |segundos|clr                                                             ; |segundos|clr                                                             ; out              ;
; |segundos|change                                                          ; |segundos|change                                                          ; pin_out          ;
; |segundos|dez[3]                                                          ; |segundos|dez[3]                                                          ; pin_out          ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0            ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3              ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3              ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3             ; |segundos|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |segundos|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 01 09:47:30 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off segundos -c segundos
Info: Using vector source file "C:/Users/JaumMessias/Desktop/relogio/segundos/segundos.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.41 %
Info: Number of transitions in simulation is 2090
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 130 megabytes
    Info: Processing ended: Sat Jun 01 09:47:30 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


