# Analog-CMOS-VLSI-Design
This repository contains the work done as part of Analog CMOS VLSi design project.
## 1. Generating Tech Plots 
Tool used: Cadence
<br>
Specifications:
- Vg: 0 V to 1V (step size of 0.1)
- length: 45nm to 720nm
- Width : 180nm
- Vd : 0.4V
### Nmos:
### 1. Id/W Vs gm/Id
  ![nmos_idw](https://github.com/user-attachments/assets/502eeb42-2845-42ff-aae7-45176674ec1f)

### 2. gm*ro Vs gm/Id
![gmro_nmos](https://github.com/user-attachments/assets/cd04f1a5-1545-4fe4-8d32-e53a3650302d)

### 3. Ft Vs gm/Id
![ft_nmos](https://github.com/user-attachments/assets/4fbef2b3-29fd-4258-b499-eb72ab54a671)

## PMOS:
### 1.  Id/W Vs gm/Id
![pmos_idw](https://github.com/user-attachments/assets/e8494812-8bd0-4c29-909b-60d2f65dd6a3)
### 2. gm*ro Vs gm/Id
![pmos_gmro](https://github.com/user-attachments/assets/1ec5e457-e38d-40d7-8eac-e0d3819fc849)
### 3. Ft Vs gm/Id
![ft_pmos](https://github.com/user-attachments/assets/fdd71272-effe-472d-963f-aee4359516b2)
