// Seed: 800818845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wand id_1;
  assign id_1 = 1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd6
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wor id_3;
  output wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3
  );
  inout wire _id_1;
  logic id_5;
  logic [(  id_2  ) : id_1] id_6 = 1 - 1'd0;
  assign id_3 = {1, 1};
endmodule
