<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="my_pll" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2021 01 24 16:49:54.290" version="5.8" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="my_pll.lpc" type="lpc" modified="2021 01 24 16:49:42.000"/>
		<File name="my_pll.v" type="top_level_verilog" modified="2021 01 24 16:49:42.000"/>
		<File name="my_pll_tmpl.v" type="template_verilog" modified="2021 01 24 16:49:42.000"/>
  </Package>
</DiamondModule>
