[INF:CM0023] Creating log file ../../build/regression/PPComment/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PPComment/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PPComment/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PPComment/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:6
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:7 dut.sv:1:1: , endln:12:10, parent:work@top, parID:6
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top), id:6
  |vpiContAssign:
  \_cont_assign: , id:2, line:5:14, endln:5:18, parent:work@top, parID:7
    |vpiParent:
    \_module: work@top (work@top), id:7 dut.sv:1:1: , endln:12:10, parent:work@top, parID:6
    |vpiRhs:
    \_ref_obj: (work@top.b), id:1, line:5:17, endln:5:18, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:5:14, endln:5:18, parent:work@top, parID:7
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b), id:10
        |vpiName:b
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.a), id:0, line:5:14, endln:5:15, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:5:14, endln:5:18, parent:work@top, parID:7
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (a), id:9
        |vpiName:a
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:5, line:6:14, endln:6:18, parent:work@top, parID:7
    |vpiParent:
    \_module: work@top (work@top), id:7 dut.sv:1:1: , endln:12:10, parent:work@top, parID:6
    |vpiRhs:
    \_ref_obj: (work@top.d), id:4, line:6:17, endln:6:18, parID:5
      |vpiParent:
      \_cont_assign: , id:5, line:6:14, endln:6:18, parent:work@top, parID:7
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (d), id:12
        |vpiName:d
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.c), id:3, line:6:14, endln:6:15, parID:5
      |vpiParent:
      \_cont_assign: , id:5, line:6:14, endln:6:18, parent:work@top, parID:7
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (c), id:11
        |vpiName:c
        |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:8 dut.sv:1:1: , endln:12:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (a), id:9
  |vpiNet:
  \_logic_net: (b), id:10
  |vpiNet:
  \_logic_net: (c), id:11
  |vpiNet:
  \_logic_net: (d), id:12
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , id:13, line:5:14, endln:5:18, parent:work@top, parID:8
    |vpiParent:
    \_module: work@top (work@top), id:8 dut.sv:1:1: , endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.b), id:15, line:5:17, endln:5:18, parID:13
      |vpiParent:
      \_cont_assign: , id:13, line:5:14, endln:5:18, parent:work@top, parID:8
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (b), id:10
    |vpiLhs:
    \_ref_obj: (work@top.a), id:14, line:5:14, endln:5:15, parID:13
      |vpiParent:
      \_cont_assign: , id:13, line:5:14, endln:5:18, parent:work@top, parID:8
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (a), id:9
  |vpiContAssign:
  \_cont_assign: , id:16, line:6:14, endln:6:18, parent:work@top, parID:8
    |vpiParent:
    \_module: work@top (work@top), id:8 dut.sv:1:1: , endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.d), id:18, line:6:17, endln:6:18, parID:16
      |vpiParent:
      \_cont_assign: , id:16, line:6:14, endln:6:18, parent:work@top, parID:8
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (d), id:12
    |vpiLhs:
    \_ref_obj: (work@top.c), id:17, line:6:14, endln:6:15, parID:16
      |vpiParent:
      \_cont_assign: , id:16, line:6:14, endln:6:18, parent:work@top, parID:8
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (c), id:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PPComment/dut.sv | ${SURELOG_DIR}/build/regression/PPComment/roundtrip/dut_000.sv | 7 | 12 | 

