/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] _00_;
  reg [3:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [26:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~celloutsig_1_4z[6];
  assign celloutsig_0_9z = { celloutsig_0_2z[7:6], _00_[12:1], celloutsig_0_8z } + in_data[39:25];
  assign celloutsig_0_3z = in_data[64:58] + celloutsig_0_2z[8:2];
  reg [11:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 12'h000;
    else _05_ <= in_data[47:36];
  assign _00_[12:1] = _05_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_0z[10:7];
  assign celloutsig_1_8z = { celloutsig_1_7z[3:1], celloutsig_1_3z, celloutsig_1_3z } & { celloutsig_1_4z[4:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[60:54], celloutsig_0_4z } / { 1'h1, in_data[63:57] };
  assign celloutsig_1_3z = in_data[181:178] / { 1'h1, celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_14z[13:8] === { celloutsig_1_4z[5:1], celloutsig_1_15z };
  assign celloutsig_0_4z = celloutsig_0_3z[5:0] <= celloutsig_0_3z[6:1];
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_1z } && { in_data[180:178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_5z[16:7] % { 1'h1, celloutsig_1_5z[13:5] };
  assign celloutsig_1_12z = celloutsig_1_4z[6] ? { celloutsig_1_11z[1:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z[9:7], 1'h1, celloutsig_1_4z[5:0] } : { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[158] ? { in_data[133:132], celloutsig_1_0z } : in_data[138:136];
  assign celloutsig_1_14z = { celloutsig_1_5z[11:10], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_4z } | celloutsig_1_5z[16:3];
  assign celloutsig_0_24z = celloutsig_0_11z[5:2] | _01_;
  assign celloutsig_0_8z = | { _00_[12:8], celloutsig_0_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_5z[11:8], celloutsig_1_14z };
  assign celloutsig_0_1z = ^ celloutsig_0_0z[9:7];
  assign celloutsig_1_0z = ^ in_data[150:143];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } << { in_data[79:76], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[163:146] << { in_data[121:118], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[56:46] >>> in_data[48:38];
  assign celloutsig_0_23z = celloutsig_0_9z[13:10] >>> celloutsig_0_3z[4:1];
  assign celloutsig_1_11z = celloutsig_1_3z ^ { celloutsig_1_8z[4:2], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[164:155] ^ { celloutsig_1_3z[3:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~((celloutsig_1_3z[0] & celloutsig_1_10z) | celloutsig_1_12z[3]);
  assign celloutsig_1_15z = ~((celloutsig_1_0z & celloutsig_1_12z[13]) | celloutsig_1_2z);
  assign { _00_[14:13], _00_[0] } = { celloutsig_0_2z[7:6], celloutsig_0_8z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
