{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"miss",
				"miss_count"
			],
			[
				"mis",
				"miss_count"
			],
			[
				"nex",
				"next_hit_count"
			],
			[
				"ne",
				"next_miss_count"
			],
			[
				"id",
				"IDLE"
			],
			[
				"mat",
				"match_two"
			],
			[
				"fla",
				"flag"
			],
			[
				"cac",
				"cacheblock_one"
			],
			[
				"flag",
				"flag_next"
			],
			[
				"temp",
				"temp_fetch_store"
			],
			[
				"cach",
				"cacheblock_two_next"
			],
			[
				"dmm",
				"dmemREN"
			],
			[
				"dm",
				"dmemREN"
			],
			[
				"ma",
				"match_two"
			],
			[
				"dmem",
				"dmemWEN"
			],
			[
				"tmep",
				"temp_fetch_store_next"
			],
			[
				"ca",
				"cacheaddress"
			],
			[
				"data",
				"data_one"
			],
			[
				"da",
				"data_two"
			],
			[
				"canc",
				"cacheblock_one_next"
			],
			[
				"dw",
				"dwait"
			],
			[
				"be",
				"begin"
			],
			[
				"pc",
				"pc_stall_branchjump"
			],
			[
				"p",
				"pc_stall_branchjump"
			],
			[
				"ex_",
				"ex_mem_stall"
			],
			[
				"halt",
				"halt_out"
			],
			[
				"ha",
				"halt_in"
			],
			[
				"f",
				"flush"
			],
			[
				"bran",
				"branch_flush"
			],
			[
				"if",
				"if_id_rs"
			],
			[
				"id_",
				"id_ex_rt"
			],
			[
				"if_id_",
				"if_id_rs"
			],
			[
				"i",
				"if_id_stall"
			],
			[
				"d",
				"dpif"
			],
			[
				"temp_reg",
				"temp_regwrite_output"
			],
			[
				"temp_req",
				"temp_request_dmemREN_output"
			],
			[
				"temp_",
				"temp_stall"
			],
			[
				"always_",
				"always_ff"
			]
		]
	},
	"buffers":
	[
		{
			"file": "source/system.sv",
			"settings":
			{
				"buffer_size": 1552,
				"line_ending": "Unix"
			}
		},
		{
			"file": "testbench/system_tb.sv",
			"settings":
			{
				"buffer_size": 2479,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/caches.sv",
			"settings":
			{
				"buffer_size": 1404,
				"line_ending": "Unix"
			}
		},
		{
			"file": "source/dcache.sv",
			"settings":
			{
				"buffer_size": 12764,
				"line_ending": "Unix"
			}
		},
		{
			"contents": "Package Control Messages\n========================\n\nSystemVerilog:\n-------------\n\n  SystemVerilog 1.1.1 Changelog:\n   - Fix issue with ( ) not being recognised properby by Sublime near function\n   - Minor fix to get null correctly highlighted inside function parameter list\n   - Better highlight of user-define type with assignement\n   - Highlight end label (e.g. endfunction : funcname)\n\n  SystemVerilog 1.1.0 Changelog:\n   - Add Module instantiation feature\n   - Fix a few highlight issue around typedef, userdefined type and interface\n   - Change module declaration highlight to start having context information (to be used by incoming feature)\n\n  SystemVerilog 1.0.2 Changelog:\n   - Merge contribution from Matthew on interface highlight in module\n\n  SystemVerilog 1.0.1 Changelog:\n   - Fix all snippets to use tab so that indentation is correct for all user (sublime auto replace tab :) )\n   - Add snippet for function\n   - Continue support for typedef (add typedef class and simple typedef)\n   - Add support for interface declaration in module port list (ANSI-C style only)\n   - Highlight of scope like uvm_pkg::\n   - Better highlight for bind\n\n  SystemVerilog 1.0.0 Changelog:\n   - Repo reorg to support explicit versioning and Package Control upgrade messages.\n   - Better support for task/function highlight\n   - Start supporting highlight/symbol for typedef struct and enum (simple typedef not supported yet)\n",
			"settings":
			{
				"buffer_size": 1418,
				"line_ending": "Unix",
				"name": "Package Control Messages",
				"scratch": true
			}
		}
	],
	"build_system": "",
	"command_palette":
	{
		"height": 77.0,
		"selected_items":
		[
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"package con",
				"Package Control: Install Package"
			]
		],
		"width": 528.0
	},
	"console":
	{
		"height": 566.0,
		"history":
		[
			"git status",
			"import urllib.request,os,hashlib; h = '7183a2d3e96f11eeadd761d777e62404e330c659d4bb41d3bdf022e94cab3cd0'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://sublime.wbond.net/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/mult.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/include/cache_control_if.vh",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/icache.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/quicksort.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/test.ldst3.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/y.test.ldst3.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/caches.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/pipeline.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/forwarding_test.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/ram.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/forwarding_test.asm~",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/hanye_test1.asm~",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/hanye_test1.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/testbench/system_tb.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/system500.log",
		"/home/ecegrid/a/mg201/ece437/pipelined/system200.log",
		"/home/ecegrid/a/mg201/ece437/pipelined/system100.log",
		"/home/ecegrid/a/mg201/ece437/pipelined/system50.log",
		"/home/ecegrid/a/mg201/ece437/pipelined/system.log",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/branchforward.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/forward.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/fib.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/test.branchjump1.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/test.simplebranch.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/asmFiles/test.ldst1.asm",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu.sv~",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/control_unit.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/register_file.sv~",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/source/singlecycle.sv",
		"/home/ecegrid/a/mg201/ece437/pipelined/include/datapath_cache_if.vh",
		"/home/ecegrid/a/mg201/ece437/pipelined/testbench/control_unit_tb.sv",
		"/home/ecegrid/a/mg201/.config/sublime-text-3/Packages/User/Default (Linux).sublime-keymap"
	],
	"find":
	{
		"height": 35.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"begin",
			"else",
			"begin",
			"WEN",
			"hit_count",
			"3100",
			"temp_fetch_store",
			"WRITECACHE",
			"compare",
			"waiting",
			";\n",
			")\n",
			"halt",
			"i",
			"endmodule",
			"viola",
			"fmax",
			"Fmax Summary",
			"propagation delay",
			"latency",
			"critical",
			"Fmax Summary",
			"slow",
			"fast",
			"fmax",
			"slow",
			"fast",
			"FMAX",
			"halt_out_id_ex_output",
			"halt",
			"25",
			"imemload_ex_mem_output",
			"stall",
			"aluresult_ex_mem_output",
			"halt_out_id_ex_output",
			"halt_out_ex_mem_output",
			"halt",
			"jumpPC",
			"branchDest_input",
			"dMemLoad_mem_wb_output",
			"branchDest_mem_wb_output",
			"aluResult_mem_wb_output",
			"iMemLoad_ex_mem_output",
			"signZero_ex_mem_output",
			"branchDest_ex_mem_output",
			"aluResult_ex_mem_output",
			"zeroFlag_ex_mem_output",
			"dmemWEN_ex_mem_output",
			"dmemREN_ex_mem_output",
			"branchSelect_ex_mem_output",
			"NPC_id_ex_output",
			"request_dmemWEN_id_ex_output",
			"request_dmemren_id_ex_output",
			"request_dmemWEN_output",
			"request_dmemREN_output",
			"request_dmemWEN",
			"request_dmemREN",
			"request_dmemREN_id_ex_output",
			"request_dmemren_id_ex_output",
			"request_dmemREN_id_ex_output",
			"npc_if_id_output",
			"request_dmemwen_id_ex_output",
			"request_dmemWEN_id_ex_output",
			"request_dmemREN_id_ex_output",
			"NPC_if_id_output",
			"JAL",
			"ALUop",
			"ALUsrc",
			"alusource",
			"ro_output",
			"ALUop",
			"ALUsrc",
			"ALU_ZERO",
			"ALU_OVERFLOW",
			"ALU_NEGATIVE",
			"ALU_OUTPUT",
			"ALU_OPCODE",
			"ALUsrc",
			"halt_id_ex_input",
			"command"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"next_count",
			"jump_pc",
			"branchdest_input",
			"dmemload_mem_wb_output",
			"branchdest_mem_wb_output",
			"aluresult_mem_wb_output",
			"imemload_ex_mem_output",
			"signzero_ex_mem_output",
			"branchdest_ex_mem_output",
			"aluresult_ex_mem_output",
			"zeroflag_ex_mem_output",
			"dmemwen_ex_mem_output",
			"dmemren_ex_mem_output",
			"branchselect_ex_mem_output",
			"npc_id_ex_output",
			"dmemwen_id_ex_output",
			"dmemren_id_ex_output",
			"dmemren_output",
			"dmemwen",
			"dmemren",
			"request_dmemren_id_ex_output"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 4,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "source/system.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1552,
						"regions":
						{
						},
						"selection":
						[
							[
								161,
								161
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 153.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "testbench/system_tb.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2479,
						"regions":
						{
						},
						"selection":
						[
							[
								1164,
								1164
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 408.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "source/caches.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1404,
						"regions":
						{
						},
						"selection":
						[
							[
								518,
								518
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 2,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "source/dcache.sv",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 12764,
						"regions":
						{
						},
						"selection":
						[
							[
								3032,
								3032
							]
						],
						"settings":
						{
							"syntax": "Packages/SystemVerilog/SystemVerilog.tmLanguage",
							"tab_size": 4,
							"translate_tabs_to_spaces": true
						},
						"translation.x": 0.0,
						"translation.y": 1775.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 4,
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1418,
						"regions":
						{
						},
						"selection":
						[
							[
								1418,
								1418
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage",
							"word_wrap": true
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 382.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"project": "source.sublime-project",
	"replace":
	{
		"height": 94.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"selected_items":
		[
			[
				"source/reg",
				"source/register_file.sv"
			],
			[
				"include/ca",
				"include/cache_control_if.vh"
			],
			[
				"",
				"~/ece437/pipelined/source/register_file.sv"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"selected_items":
		[
		],
		"width": 0.0
	},
	"settings":
	{
	},
	"show_minimap": false,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 195.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
