# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build -DCOCOTB_SIM=1 --top-module fixed_linear_sync_top --vpi --public-flat-rw --prefix Vtop -o fixed_linear_sync_top -LDFLAGS -Wl,-rpath,/home/zixian/miniconda3/envs/py_adls/lib/python3.12/site-packages/cocotb/libs -L/home/zixian/miniconda3/envs/py_adls/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace /home/zixian/miniconda3/envs/py_adls/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_accumulator.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fc1_bias_source.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_adder_tree.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/register_slice.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_rounding.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/join2.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_cast.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_mult.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fc1_weight_source.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_adder_tree_layer.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/skid_buffer.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_linear.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_vector_mult.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_linear_sync_top.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_round.sv /home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_dot_product.sv"
S      2875   386939  1716714310   150155400  1716714310   150155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fc1_bias_source.sv"
S      2937   386940  1716714316   570155400  1716714316   570155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fc1_weight_source.sv"
S      1871   566315  1716714355   730155400  1716714355   730155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_accumulator.sv"
S      3444   566313  1716714355   660155400  1716714355   660155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_adder_tree.sv"
S       602   566314  1716714355   700155400  1716714355   700155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_adder_tree_layer.sv"
S      2073   566312  1716714355   620155400  1716714355   620155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_cast.sv"
S      2341   566311  1716714355   570155400  1716714355   570155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_dot_product.sv"
S      7729   386947  1716713268   260155400  1716713268   260155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_linear.sv"
S      5453   386948  1716715470   220155400  1716715470   220155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_linear_sync_top.sv"
S       506   566310  1716714355   530155400  1716714355   530155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_mult.sv"
S      3256   566309  1716714355   450155400  1716714355   450155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_round.sv"
S       633   566302  1716714355   230155400  1716714355   220155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_rounding.sv"
S      2904   566304  1716714355   260155400  1716714355   260155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/fixed_vector_mult.sv"
S      2000   566305  1716714355   300155400  1716714355   300155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/join2.sv"
S      2274   566307  1716714355   330155400  1716714355   330155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/register_slice.sv"
T      6615   566323  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop.cpp"
T      4260   566322  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop.h"
T      2238   566339  1716715495   900155400  1716715495   900155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop.mk"
T       762   566321  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__ConstPool_0.cpp"
T       669   566320  1716715495   820155400  1716715495   820155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Dpi.cpp"
T       520   566319  1716715495   820155400  1716715495   820155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Dpi.h"
T   1138360   566317  1716715495   820155400  1716715495   820155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Syms.cpp"
T     38623   566318  1716715495   820155400  1716715495   820155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Syms.h"
T    487315   566337  1716715495   900155400  1716715495   900155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Trace__0.cpp"
T    702734   566336  1716715495   890155400  1716715495   890155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__Trace__0__Slow.cpp"
T    179019   566324  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root.h"
T    877568   566330  1716715495   870155400  1716715495   870155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T    476579   566327  1716715495   850155400  1716715495   850155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     36318   566331  1716715495   870155400  1716715495   870155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__DepSet_h84412442__1.cpp"
T    161448   566332  1716715495   870155400  1716715495   870155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    154932   566328  1716715495   850155400  1716715495   850155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T     47360   566326  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop___024root__Slow.cpp"
T      3890   566355  1716715495   900155400  1716715495   900155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__ver.d"
T         0        0  1716715495   900155400  1716715495   900155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop__verFiles.dat"
T      1942   566338  1716715495   900155400  1716715495   900155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop_classes.mk"
T     18341   566545  1716715495   830155400  1716715495   830155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop_fixed_dot_product__I8_W8.h"
T    166975   566548  1716715495   880155400  1716715495   880155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop_fixed_dot_product__I8_W8__DepSet_h6108f7e9__0.cpp"
T    105167   566547  1716715495   870155400  1716715495   870155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop_fixed_dot_product__I8_W8__DepSet_h6108f7e9__0__Slow.cpp"
T      5055   566546  1716715495   870155400  1716715495   870155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/sim_build/Vtop_fixed_dot_product__I8_W8__Slow.cpp"
S      2668   566308  1716714355   420155400  1716714355   420155400 "/home/zixian/HDL_PROJ_LINEAR/top/hardware/rtl/fixed_linear_sync_test/skid_buffer.sv"
S  13733424   385987  1707351319    98816900  1707351319    98816900 "/usr/local/bin/verilator_bin"
