
F4_uart_IDLE_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b90  08004b90  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004b90  08004b90  00014b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b98  08004b98  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b98  08004b98  00014b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b9c  08004b9c  00014b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004ba0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000330  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003a0  200003a0  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a0d0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cee  00000000  00000000  0002a170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  0002be60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000740  00000000  00000000  0002c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000216fe  00000000  00000000  0002cdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b034  00000000  00000000  0004e4b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3fbe  00000000  00000000  000594ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011d4a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002660  00000000  00000000  0011d4f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a20 	.word	0x08004a20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004a20 	.word	0x08004a20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	607b      	str	r3, [r7, #4]
 800057e:	4b10      	ldr	r3, [pc, #64]	; (80005c0 <MX_DMA_Init+0x4c>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a0f      	ldr	r2, [pc, #60]	; (80005c0 <MX_DMA_Init+0x4c>)
 8000584:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b0d      	ldr	r3, [pc, #52]	; (80005c0 <MX_DMA_Init+0x4c>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2100      	movs	r1, #0
 800059a:	2039      	movs	r0, #57	; 0x39
 800059c:	f000 fd5f 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80005a0:	2039      	movs	r0, #57	; 0x39
 80005a2:	f000 fd78 	bl	8001096 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2100      	movs	r1, #0
 80005aa:	2045      	movs	r0, #69	; 0x45
 80005ac:	f000 fd57 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80005b0:	2045      	movs	r0, #69	; 0x45
 80005b2:	f000 fd70 	bl	8001096 <HAL_NVIC_EnableIRQ>

}
 80005b6:	bf00      	nop
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40023800 	.word	0x40023800

080005c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	2300      	movs	r3, #0
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4a0f      	ldr	r2, [pc, #60]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
 80005da:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e6:	2300      	movs	r3, #0
 80005e8:	603b      	str	r3, [r7, #0]
 80005ea:	4b09      	ldr	r3, [pc, #36]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a08      	ldr	r2, [pc, #32]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005f0:	f043 0304 	orr.w	r3, r3, #4
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b06      	ldr	r3, [pc, #24]	; (8000610 <MX_GPIO_Init+0x4c>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f003 0304 	and.w	r3, r3, #4
 80005fe:	603b      	str	r3, [r7, #0]
 8000600:	683b      	ldr	r3, [r7, #0]

}
 8000602:	bf00      	nop
 8000604:	370c      	adds	r7, #12
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000618:	f000 fbb0 	bl	8000d7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061c:	f000 f814 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000620:	f7ff ffd0 	bl	80005c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000624:	f7ff ffa6 	bl	8000574 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8000628:	f000 f9a4 	bl	8000974 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
//  printf("hello world\r\n");
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t*)receive_data, 500);
 800062c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000630:	4903      	ldr	r1, [pc, #12]	; (8000640 <main+0x2c>)
 8000632:	4804      	ldr	r0, [pc, #16]	; (8000644 <main+0x30>)
 8000634:	f002 f8de 	bl	80027f4 <HAL_UARTEx_ReceiveToIdle_DMA>
  ESP8266_STA_init();
 8000638:	f000 fb5e 	bl	8000cf8 <ESP8266_STA_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063c:	e7fe      	b.n	800063c <main+0x28>
 800063e:	bf00      	nop
 8000640:	20000194 	.word	0x20000194
 8000644:	20000090 	.word	0x20000090

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 fa4c 	bl	8003af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b28      	ldr	r3, [pc, #160]	; (8000714 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a27      	ldr	r2, [pc, #156]	; (8000714 <SystemClock_Config+0xcc>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b25      	ldr	r3, [pc, #148]	; (8000714 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b22      	ldr	r3, [pc, #136]	; (8000718 <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a21      	ldr	r2, [pc, #132]	; (8000718 <SystemClock_Config+0xd0>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a4:	2301      	movs	r3, #1
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ae:	2302      	movs	r3, #2
 80006b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006bc:	23a8      	movs	r3, #168	; 0xa8
 80006be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006c4:	2304      	movs	r3, #4
 80006c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fa9b 	bl	8001c08 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d8:	f000 f820 	bl	800071c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2105      	movs	r1, #5
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 fcfc 	bl	80020f8 <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000706:	f000 f809 	bl	800071c <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	; 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40007000 	.word	0x40007000

0800071c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000720:	b672      	cpsid	i
}
 8000722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000724:	e7fe      	b.n	8000724 <Error_Handler+0x8>
	...

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <HAL_MspInit+0x4c>)
 8000734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000736:	4a0f      	ldr	r2, [pc, #60]	; (8000774 <HAL_MspInit+0x4c>)
 8000738:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073c:	6453      	str	r3, [r2, #68]	; 0x44
 800073e:	4b0d      	ldr	r3, [pc, #52]	; (8000774 <HAL_MspInit+0x4c>)
 8000740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000742:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	603b      	str	r3, [r7, #0]
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <HAL_MspInit+0x4c>)
 8000750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000752:	4a08      	ldr	r2, [pc, #32]	; (8000774 <HAL_MspInit+0x4c>)
 8000754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000758:	6413      	str	r3, [r2, #64]	; 0x40
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_MspInit+0x4c>)
 800075c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800

08000778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800077c:	e7fe      	b.n	800077c <NMI_Handler+0x4>

0800077e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800077e:	b480      	push	{r7}
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000782:	e7fe      	b.n	8000782 <HardFault_Handler+0x4>

08000784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000788:	e7fe      	b.n	8000788 <MemManage_Handler+0x4>

0800078a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800078a:	b480      	push	{r7}
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800078e:	e7fe      	b.n	800078e <BusFault_Handler+0x4>

08000790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000794:	e7fe      	b.n	8000794 <UsageFault_Handler+0x4>

08000796 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr

080007a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007b2:	b480      	push	{r7}
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007c4:	f000 fb2c 	bl	8000e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}

080007cc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80007d0:	4802      	ldr	r0, [pc, #8]	; (80007dc <DMA2_Stream1_IRQHandler+0x10>)
 80007d2:	f000 fe13 	bl	80013fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	200000d4 	.word	0x200000d4

080007e0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80007e4:	4802      	ldr	r0, [pc, #8]	; (80007f0 <DMA2_Stream6_IRQHandler+0x10>)
 80007e6:	f000 fe09 	bl	80013fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000134 	.word	0x20000134

080007f4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80007f8:	4802      	ldr	r0, [pc, #8]	; (8000804 <USART6_IRQHandler+0x10>)
 80007fa:	f002 f861 	bl	80028c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000090 	.word	0x20000090

08000808 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	e00a      	b.n	8000830 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800081a:	f3af 8000 	nop.w
 800081e:	4601      	mov	r1, r0
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	1c5a      	adds	r2, r3, #1
 8000824:	60ba      	str	r2, [r7, #8]
 8000826:	b2ca      	uxtb	r2, r1
 8000828:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	3301      	adds	r3, #1
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697a      	ldr	r2, [r7, #20]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	429a      	cmp	r2, r3
 8000836:	dbf0      	blt.n	800081a <_read+0x12>
	}

return len;
 8000838:	687b      	ldr	r3, [r7, #4]
}
 800083a:	4618      	mov	r0, r3
 800083c:	3718      	adds	r7, #24
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b086      	sub	sp, #24
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e009      	b.n	8000868 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	1c5a      	adds	r2, r3, #1
 8000858:	60ba      	str	r2, [r7, #8]
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f000 f993 	bl	8000b88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	3301      	adds	r3, #1
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	697a      	ldr	r2, [r7, #20]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	429a      	cmp	r2, r3
 800086e:	dbf1      	blt.n	8000854 <_write+0x12>
	}
	return len;
 8000870:	687b      	ldr	r3, [r7, #4]
}
 8000872:	4618      	mov	r0, r3
 8000874:	3718      	adds	r7, #24
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <_close>:

int _close(int file)
{
 800087a:	b480      	push	{r7}
 800087c:	b083      	sub	sp, #12
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
	return -1;
 8000882:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000886:	4618      	mov	r0, r3
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000892:	b480      	push	{r7}
 8000894:	b083      	sub	sp, #12
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
 800089a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008a2:	605a      	str	r2, [r3, #4]
	return 0;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr

080008b2 <_isatty>:

int _isatty(int file)
{
 80008b2:	b480      	push	{r7}
 80008b4:	b083      	sub	sp, #12
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
	return 1;
 80008ba:	2301      	movs	r3, #1
}
 80008bc:	4618      	mov	r0, r3
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
	return 0;
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008ec:	4a14      	ldr	r2, [pc, #80]	; (8000940 <_sbrk+0x5c>)
 80008ee:	4b15      	ldr	r3, [pc, #84]	; (8000944 <_sbrk+0x60>)
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f8:	4b13      	ldr	r3, [pc, #76]	; (8000948 <_sbrk+0x64>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d102      	bne.n	8000906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000900:	4b11      	ldr	r3, [pc, #68]	; (8000948 <_sbrk+0x64>)
 8000902:	4a12      	ldr	r2, [pc, #72]	; (800094c <_sbrk+0x68>)
 8000904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000906:	4b10      	ldr	r3, [pc, #64]	; (8000948 <_sbrk+0x64>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	429a      	cmp	r2, r3
 8000912:	d207      	bcs.n	8000924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000914:	f003 f8c4 	bl	8003aa0 <__errno>
 8000918:	4603      	mov	r3, r0
 800091a:	220c      	movs	r2, #12
 800091c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800091e:	f04f 33ff 	mov.w	r3, #4294967295
 8000922:	e009      	b.n	8000938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092a:	4b07      	ldr	r3, [pc, #28]	; (8000948 <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	4a05      	ldr	r2, [pc, #20]	; (8000948 <_sbrk+0x64>)
 8000934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000936:	68fb      	ldr	r3, [r7, #12]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20020000 	.word	0x20020000
 8000944:	00000400 	.word	0x00000400
 8000948:	2000008c 	.word	0x2000008c
 800094c:	200003a0 	.word	0x200003a0

08000950 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <SystemInit+0x20>)
 8000956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800095a:	4a05      	ldr	r2, [pc, #20]	; (8000970 <SystemInit+0x20>)
 800095c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000960:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000978:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 800097a:	4a12      	ldr	r2, [pc, #72]	; (80009c4 <MX_USART6_UART_Init+0x50>)
 800097c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800097e:	4b10      	ldr	r3, [pc, #64]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 8000980:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000984:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000986:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800098c:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000992:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000998:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 800099a:	220c      	movs	r2, #12
 800099c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099e:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <MX_USART6_UART_Init+0x4c>)
 80009ac:	f001 fdc4 	bl	8002538 <HAL_UART_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80009b6:	f7ff feb1 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000090 	.word	0x20000090
 80009c4:	40011400 	.word	0x40011400

080009c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	; 0x28
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a4c      	ldr	r2, [pc, #304]	; (8000b18 <HAL_UART_MspInit+0x150>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	f040 8092 	bne.w	8000b10 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80009ec:	2300      	movs	r3, #0
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	4b4a      	ldr	r3, [pc, #296]	; (8000b1c <HAL_UART_MspInit+0x154>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f4:	4a49      	ldr	r2, [pc, #292]	; (8000b1c <HAL_UART_MspInit+0x154>)
 80009f6:	f043 0320 	orr.w	r3, r3, #32
 80009fa:	6453      	str	r3, [r2, #68]	; 0x44
 80009fc:	4b47      	ldr	r3, [pc, #284]	; (8000b1c <HAL_UART_MspInit+0x154>)
 80009fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a00:	f003 0320 	and.w	r3, r3, #32
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	4b43      	ldr	r3, [pc, #268]	; (8000b1c <HAL_UART_MspInit+0x154>)
 8000a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a10:	4a42      	ldr	r2, [pc, #264]	; (8000b1c <HAL_UART_MspInit+0x154>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6313      	str	r3, [r2, #48]	; 0x30
 8000a18:	4b40      	ldr	r3, [pc, #256]	; (8000b1c <HAL_UART_MspInit+0x154>)
 8000a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a24:	23c0      	movs	r3, #192	; 0xc0
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a30:	2303      	movs	r3, #3
 8000a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000a34:	2308      	movs	r3, #8
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4838      	ldr	r0, [pc, #224]	; (8000b20 <HAL_UART_MspInit+0x158>)
 8000a40:	f000 ff46 	bl	80018d0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8000a44:	4b37      	ldr	r3, [pc, #220]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a46:	4a38      	ldr	r2, [pc, #224]	; (8000b28 <HAL_UART_MspInit+0x160>)
 8000a48:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8000a4a:	4b36      	ldr	r3, [pc, #216]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a4c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000a50:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a52:	4b34      	ldr	r3, [pc, #208]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a58:	4b32      	ldr	r3, [pc, #200]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a5e:	4b31      	ldr	r3, [pc, #196]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a64:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a66:	4b2f      	ldr	r3, [pc, #188]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a6c:	4b2d      	ldr	r3, [pc, #180]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8000a72:	4b2c      	ldr	r3, [pc, #176]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a78:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a7a:	4b2a      	ldr	r3, [pc, #168]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a80:	4b28      	ldr	r3, [pc, #160]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8000a86:	4827      	ldr	r0, [pc, #156]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a88:	f000 fb20 	bl	80010cc <HAL_DMA_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000a92:	f7ff fe43 	bl	800071c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a22      	ldr	r2, [pc, #136]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a9a:	639a      	str	r2, [r3, #56]	; 0x38
 8000a9c:	4a21      	ldr	r2, [pc, #132]	; (8000b24 <HAL_UART_MspInit+0x15c>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8000aa2:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000aa4:	4a22      	ldr	r2, [pc, #136]	; (8000b30 <HAL_UART_MspInit+0x168>)
 8000aa6:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8000aa8:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000aaa:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000aae:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ab0:	4b1e      	ldr	r3, [pc, #120]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ab2:	2240      	movs	r2, #64	; 0x40
 8000ab4:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab6:	4b1d      	ldr	r3, [pc, #116]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000abc:	4b1b      	ldr	r3, [pc, #108]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000abe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ac2:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ad2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ad6:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8000ae4:	4811      	ldr	r0, [pc, #68]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000ae6:	f000 faf1 	bl	80010cc <HAL_DMA_Init>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8000af0:	f7ff fe14 	bl	800071c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a0d      	ldr	r2, [pc, #52]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000af8:	635a      	str	r2, [r3, #52]	; 0x34
 8000afa:	4a0c      	ldr	r2, [pc, #48]	; (8000b2c <HAL_UART_MspInit+0x164>)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000b00:	2200      	movs	r2, #0
 8000b02:	2100      	movs	r1, #0
 8000b04:	2047      	movs	r0, #71	; 0x47
 8000b06:	f000 faaa 	bl	800105e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000b0a:	2047      	movs	r0, #71	; 0x47
 8000b0c:	f000 fac3 	bl	8001096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	; 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40011400 	.word	0x40011400
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40020800 	.word	0x40020800
 8000b24:	200000d4 	.word	0x200000d4
 8000b28:	40026428 	.word	0x40026428
 8000b2c:	20000134 	.word	0x20000134
 8000b30:	400264a0 	.word	0x400264a0

08000b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b38:	480d      	ldr	r0, [pc, #52]	; (8000b70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b3a:	490e      	ldr	r1, [pc, #56]	; (8000b74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b3c:	4a0e      	ldr	r2, [pc, #56]	; (8000b78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0b      	ldr	r2, [pc, #44]	; (8000b7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b50:	4c0b      	ldr	r4, [pc, #44]	; (8000b80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b5e:	f7ff fef7 	bl	8000950 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b62:	f002 ffa3 	bl	8003aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b66:	f7ff fd55 	bl	8000614 <main>
  bx  lr    
 8000b6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b78:	08004ba0 	.word	0x08004ba0
  ldr r2, =_sbss
 8000b7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b80:	200003a0 	.word	0x200003a0

08000b84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC_IRQHandler>
	...

08000b88 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&ESPhuart, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8000b90:	1d39      	adds	r1, r7, #4
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
 8000b96:	2201      	movs	r2, #1
 8000b98:	4803      	ldr	r0, [pc, #12]	; (8000ba8 <__io_putchar+0x20>)
 8000b9a:	f001 fd1a 	bl	80025d2 <HAL_UART_Transmit>
    return ch;
 8000b9e:	687b      	ldr	r3, [r7, #4]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000090 	.word	0x20000090

08000bac <Respones>:


uint8_t Respones(char* respones,char* rxbuffer)
{//
 8000bac:	b480      	push	{r7}
 8000bae:	b087      	sub	sp, #28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
	char *str_rx = rxbuffer;
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	617b      	str	r3, [r7, #20]
	char *str_res = respones;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	613b      	str	r3, [r7, #16]
	char *current = rxbuffer;
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
	while(*current){
 8000bc2:	e021      	b.n	8000c08 <Respones+0x5c>
		str_rx = current;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	617b      	str	r3, [r7, #20]
		str_res = respones;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	613b      	str	r3, [r7, #16]
		while(*str_res && *str_rx && (*str_res == *str_rx)){
 8000bcc:	e005      	b.n	8000bda <Respones+0x2e>
			str_res++;
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	613b      	str	r3, [r7, #16]
			str_rx++;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	617b      	str	r3, [r7, #20]
		while(*str_res && *str_rx && (*str_res == *str_rx)){
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d009      	beq.n	8000bf6 <Respones+0x4a>
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d005      	beq.n	8000bf6 <Respones+0x4a>
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	781a      	ldrb	r2, [r3, #0]
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d0eb      	beq.n	8000bce <Respones+0x22>
		}
		if(*str_res == '\0'){
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d101      	bne.n	8000c02 <Respones+0x56>
			return success;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e007      	b.n	8000c12 <Respones+0x66>
		}
		current++;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	3301      	adds	r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
	while(*current){
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d1d9      	bne.n	8000bc4 <Respones+0x18>
	}
	return fail;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	371c      	adds	r7, #28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	460b      	mov	r3, r1
 8000c2a:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART8266){
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <HAL_UARTEx_RxEventCallback+0x4c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d116      	bne.n	8000c64 <HAL_UARTEx_RxEventCallback+0x44>
		HAL_UART_DMAStop(huart);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f001 fd5d 	bl	80026f6 <HAL_UART_DMAStop>
//		printf(receive_data);//
		isRes = Respones("OK", receive_data);
 8000c3c:	490c      	ldr	r1, [pc, #48]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x50>)
 8000c3e:	480d      	ldr	r0, [pc, #52]	; (8000c74 <HAL_UARTEx_RxEventCallback+0x54>)
 8000c40:	f7ff ffb4 	bl	8000bac <Respones>
 8000c44:	4603      	mov	r3, r0
 8000c46:	461a      	mov	r2, r3
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_UARTEx_RxEventCallback+0x58>)
 8000c4a:	701a      	strb	r2, [r3, #0]

		memset(receive_data,0,sizeof(receive_data));//
 8000c4c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000c50:	2100      	movs	r1, #0
 8000c52:	4807      	ldr	r0, [pc, #28]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x50>)
 8000c54:	f002 ff4e 	bl	8003af4 <memset>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t*)receive_data, 500);
 8000c58:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000c5c:	4904      	ldr	r1, [pc, #16]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x50>)
 8000c5e:	4807      	ldr	r0, [pc, #28]	; (8000c7c <HAL_UARTEx_RxEventCallback+0x5c>)
 8000c60:	f001 fdc8 	bl	80027f4 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40011400 	.word	0x40011400
 8000c70:	20000194 	.word	0x20000194
 8000c74:	08004a38 	.word	0x08004a38
 8000c78:	20000388 	.word	0x20000388
 8000c7c:	20000090 	.word	0x20000090

08000c80 <sendCmd>:




uint8_t sendCmd(char *cmd,char* respones,uint16_t timeout)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	80fb      	strh	r3, [r7, #6]
	isRes=0;
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	; (8000ccc <sendCmd+0x4c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
	printf("%s\r\n",cmd);
 8000c94:	68f9      	ldr	r1, [r7, #12]
 8000c96:	480e      	ldr	r0, [pc, #56]	; (8000cd0 <sendCmd+0x50>)
 8000c98:	f002 ff34 	bl	8003b04 <iprintf>

	while(timeout>0 && !isRes){// 
 8000c9c:	e00a      	b.n	8000cb4 <sendCmd+0x34>
		HAL_Delay(1);
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f000 f8de 	bl	8000e60 <HAL_Delay>
		timeout--;
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	80fb      	strh	r3, [r7, #6]
		if(!timeout){
 8000caa:	88fb      	ldrh	r3, [r7, #6]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d101      	bne.n	8000cb4 <sendCmd+0x34>
			return fail;//
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	e007      	b.n	8000cc4 <sendCmd+0x44>
	while(timeout>0 && !isRes){// 
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d003      	beq.n	8000cc2 <sendCmd+0x42>
 8000cba:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <sendCmd+0x4c>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d0ed      	beq.n	8000c9e <sendCmd+0x1e>
		}
	}
	return success;
 8000cc2:	2301      	movs	r3, #1

}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000388 	.word	0x20000388
 8000cd0:	08004a3c 	.word	0x08004a3c

08000cd4 <sendNoAck>:

void sendNoAck(char* cmd)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	printf("%s\r\n",cmd);
 8000cdc:	6879      	ldr	r1, [r7, #4]
 8000cde:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <sendNoAck+0x20>)
 8000ce0:	f002 ff10 	bl	8003b04 <iprintf>
	HAL_Delay(50);
 8000ce4:	2032      	movs	r0, #50	; 0x32
 8000ce6:	f000 f8bb 	bl	8000e60 <HAL_Delay>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	08004a3c 	.word	0x08004a3c

08000cf8 <ESP8266_STA_init>:
	HAL_UART_Transmit(&ESPhuart, (uint8_t *)"+++", 3, 1000);
	HAL_Delay(1000);
}

void ESP8266_STA_init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
//	quitTrans();
	sendNoAck("AT+RST");
 8000cfc:	4816      	ldr	r0, [pc, #88]	; (8000d58 <ESP8266_STA_init+0x60>)
 8000cfe:	f7ff ffe9 	bl	8000cd4 <sendNoAck>
	HAL_Delay(10000);
 8000d02:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d06:	f000 f8ab 	bl	8000e60 <HAL_Delay>
	sendCmd("ATE0", "OK", 10000);
 8000d0a:	f242 7210 	movw	r2, #10000	; 0x2710
 8000d0e:	4913      	ldr	r1, [pc, #76]	; (8000d5c <ESP8266_STA_init+0x64>)
 8000d10:	4813      	ldr	r0, [pc, #76]	; (8000d60 <ESP8266_STA_init+0x68>)
 8000d12:	f7ff ffb5 	bl	8000c80 <sendCmd>
	sendCmd("AT+CWMODE=1", "OK", 1000);
 8000d16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d1a:	4910      	ldr	r1, [pc, #64]	; (8000d5c <ESP8266_STA_init+0x64>)
 8000d1c:	4811      	ldr	r0, [pc, #68]	; (8000d64 <ESP8266_STA_init+0x6c>)
 8000d1e:	f7ff ffaf 	bl	8000c80 <sendCmd>
	sendCmd("AT+CWJAP=\"dxxy16-402-1\",\"dxxy16402\"","OK",6000);
 8000d22:	f241 7270 	movw	r2, #6000	; 0x1770
 8000d26:	490d      	ldr	r1, [pc, #52]	; (8000d5c <ESP8266_STA_init+0x64>)
 8000d28:	480f      	ldr	r0, [pc, #60]	; (8000d68 <ESP8266_STA_init+0x70>)
 8000d2a:	f7ff ffa9 	bl	8000c80 <sendCmd>
	sendCmd("AT+CIPSTART=\"TCP\",\"192.168.0.189\",233", "OK", 6000);
 8000d2e:	f241 7270 	movw	r2, #6000	; 0x1770
 8000d32:	490a      	ldr	r1, [pc, #40]	; (8000d5c <ESP8266_STA_init+0x64>)
 8000d34:	480d      	ldr	r0, [pc, #52]	; (8000d6c <ESP8266_STA_init+0x74>)
 8000d36:	f7ff ffa3 	bl	8000c80 <sendCmd>
	sendCmd("AT+CIPMODE=1","OK",1000);
 8000d3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d3e:	4907      	ldr	r1, [pc, #28]	; (8000d5c <ESP8266_STA_init+0x64>)
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <ESP8266_STA_init+0x78>)
 8000d42:	f7ff ff9d 	bl	8000c80 <sendCmd>
	sendNoAck("AT+CIPSEND");//
 8000d46:	480b      	ldr	r0, [pc, #44]	; (8000d74 <ESP8266_STA_init+0x7c>)
 8000d48:	f7ff ffc4 	bl	8000cd4 <sendNoAck>
	sendNoAck("");
 8000d4c:	480a      	ldr	r0, [pc, #40]	; (8000d78 <ESP8266_STA_init+0x80>)
 8000d4e:	f7ff ffc1 	bl	8000cd4 <sendNoAck>

}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	08004a48 	.word	0x08004a48
 8000d5c:	08004a38 	.word	0x08004a38
 8000d60:	08004a50 	.word	0x08004a50
 8000d64:	08004a58 	.word	0x08004a58
 8000d68:	08004a64 	.word	0x08004a64
 8000d6c:	08004a88 	.word	0x08004a88
 8000d70:	08004ab0 	.word	0x08004ab0
 8000d74:	08004ac0 	.word	0x08004ac0
 8000d78:	08004acc 	.word	0x08004acc

08000d7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <HAL_Init+0x40>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a0d      	ldr	r2, [pc, #52]	; (8000dbc <HAL_Init+0x40>)
 8000d86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <HAL_Init+0x40>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <HAL_Init+0x40>)
 8000d92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d98:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a07      	ldr	r2, [pc, #28]	; (8000dbc <HAL_Init+0x40>)
 8000d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000da4:	2003      	movs	r0, #3
 8000da6:	f000 f94f 	bl	8001048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000daa:	200f      	movs	r0, #15
 8000dac:	f000 f808 	bl	8000dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db0:	f7ff fcba 	bl	8000728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40023c00 	.word	0x40023c00

08000dc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc8:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <HAL_InitTick+0x54>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <HAL_InitTick+0x58>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 f967 	bl	80010b2 <HAL_SYSTICK_Config>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e00e      	b.n	8000e0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2b0f      	cmp	r3, #15
 8000df2:	d80a      	bhi.n	8000e0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df4:	2200      	movs	r2, #0
 8000df6:	6879      	ldr	r1, [r7, #4]
 8000df8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dfc:	f000 f92f 	bl	800105e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e00:	4a06      	ldr	r2, [pc, #24]	; (8000e1c <HAL_InitTick+0x5c>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	e000      	b.n	8000e0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000000 	.word	0x20000000
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000004 	.word	0x20000004

08000e20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <HAL_IncTick+0x20>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x24>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4413      	add	r3, r2
 8000e30:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <HAL_IncTick+0x24>)
 8000e32:	6013      	str	r3, [r2, #0]
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000008 	.word	0x20000008
 8000e44:	2000038c 	.word	0x2000038c

08000e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <HAL_GetTick+0x14>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	2000038c 	.word	0x2000038c

08000e60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e68:	f7ff ffee 	bl	8000e48 <HAL_GetTick>
 8000e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e78:	d005      	beq.n	8000e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ea4 <HAL_Delay+0x44>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4413      	add	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e86:	bf00      	nop
 8000e88:	f7ff ffde 	bl	8000e48 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d8f7      	bhi.n	8000e88 <HAL_Delay+0x28>
  {
  }
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000008 	.word	0x20000008

08000ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eda:	4a04      	ldr	r2, [pc, #16]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	60d3      	str	r3, [r2, #12]
}
 8000ee0:	bf00      	nop
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef4:	4b04      	ldr	r3, [pc, #16]	; (8000f08 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	f003 0307 	and.w	r3, r3, #7
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	db0b      	blt.n	8000f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f003 021f 	and.w	r2, r3, #31
 8000f24:	4907      	ldr	r1, [pc, #28]	; (8000f44 <__NVIC_EnableIRQ+0x38>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	095b      	lsrs	r3, r3, #5
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000e100 	.word	0xe000e100

08000f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	db0a      	blt.n	8000f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	490c      	ldr	r1, [pc, #48]	; (8000f94 <__NVIC_SetPriority+0x4c>)
 8000f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f66:	0112      	lsls	r2, r2, #4
 8000f68:	b2d2      	uxtb	r2, r2
 8000f6a:	440b      	add	r3, r1
 8000f6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f70:	e00a      	b.n	8000f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4908      	ldr	r1, [pc, #32]	; (8000f98 <__NVIC_SetPriority+0x50>)
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	f003 030f 	and.w	r3, r3, #15
 8000f7e:	3b04      	subs	r3, #4
 8000f80:	0112      	lsls	r2, r2, #4
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	440b      	add	r3, r1
 8000f86:	761a      	strb	r2, [r3, #24]
}
 8000f88:	bf00      	nop
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000e100 	.word	0xe000e100
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b089      	sub	sp, #36	; 0x24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	f1c3 0307 	rsb	r3, r3, #7
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	bf28      	it	cs
 8000fba:	2304      	movcs	r3, #4
 8000fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	2b06      	cmp	r3, #6
 8000fc4:	d902      	bls.n	8000fcc <NVIC_EncodePriority+0x30>
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3b03      	subs	r3, #3
 8000fca:	e000      	b.n	8000fce <NVIC_EncodePriority+0x32>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	43da      	mvns	r2, r3
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	401a      	ands	r2, r3
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa01 f303 	lsl.w	r3, r1, r3
 8000fee:	43d9      	mvns	r1, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	4313      	orrs	r3, r2
         );
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3724      	adds	r7, #36	; 0x24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001014:	d301      	bcc.n	800101a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001016:	2301      	movs	r3, #1
 8001018:	e00f      	b.n	800103a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101a:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <SysTick_Config+0x40>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001022:	210f      	movs	r1, #15
 8001024:	f04f 30ff 	mov.w	r0, #4294967295
 8001028:	f7ff ff8e 	bl	8000f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <SysTick_Config+0x40>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <SysTick_Config+0x40>)
 8001034:	2207      	movs	r2, #7
 8001036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	e000e010 	.word	0xe000e010

08001048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ff29 	bl	8000ea8 <__NVIC_SetPriorityGrouping>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105e:	b580      	push	{r7, lr}
 8001060:	b086      	sub	sp, #24
 8001062:	af00      	add	r7, sp, #0
 8001064:	4603      	mov	r3, r0
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001070:	f7ff ff3e 	bl	8000ef0 <__NVIC_GetPriorityGrouping>
 8001074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	68b9      	ldr	r1, [r7, #8]
 800107a:	6978      	ldr	r0, [r7, #20]
 800107c:	f7ff ff8e 	bl	8000f9c <NVIC_EncodePriority>
 8001080:	4602      	mov	r2, r0
 8001082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff5d 	bl	8000f48 <__NVIC_SetPriority>
}
 800108e:	bf00      	nop
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff31 	bl	8000f0c <__NVIC_EnableIRQ>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ffa2 	bl	8001004 <SysTick_Config>
 80010c0:	4603      	mov	r3, r0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80010d8:	f7ff feb6 	bl	8000e48 <HAL_GetTick>
 80010dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e099      	b.n	800121c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2202      	movs	r2, #2
 80010ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0201 	bic.w	r2, r2, #1
 8001106:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001108:	e00f      	b.n	800112a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800110a:	f7ff fe9d 	bl	8000e48 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b05      	cmp	r3, #5
 8001116:	d908      	bls.n	800112a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2220      	movs	r2, #32
 800111c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2203      	movs	r2, #3
 8001122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e078      	b.n	800121c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1e8      	bne.n	800110a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <HAL_DMA_Init+0x158>)
 8001144:	4013      	ands	r3, r2
 8001146:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001156:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001162:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800116e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4313      	orrs	r3, r2
 800117a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001180:	2b04      	cmp	r3, #4
 8001182:	d107      	bne.n	8001194 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	4313      	orrs	r3, r2
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	4313      	orrs	r3, r2
 8001192:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	f023 0307 	bic.w	r3, r3, #7
 80011aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d117      	bne.n	80011ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d00e      	beq.n	80011ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 fb01 	bl	80017d8 <DMA_CheckFifoParam>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d008      	beq.n	80011ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2240      	movs	r2, #64	; 0x40
 80011e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2201      	movs	r2, #1
 80011e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011ea:	2301      	movs	r3, #1
 80011ec:	e016      	b.n	800121c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 fab8 	bl	800176c <DMA_CalcBaseAndBitshift>
 80011fc:	4603      	mov	r3, r0
 80011fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001204:	223f      	movs	r2, #63	; 0x3f
 8001206:	409a      	lsls	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	f010803f 	.word	0xf010803f

08001228 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001246:	2b01      	cmp	r3, #1
 8001248:	d101      	bne.n	800124e <HAL_DMA_Start_IT+0x26>
 800124a:	2302      	movs	r3, #2
 800124c:	e040      	b.n	80012d0 <HAL_DMA_Start_IT+0xa8>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2201      	movs	r2, #1
 8001252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b01      	cmp	r3, #1
 8001260:	d12f      	bne.n	80012c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2202      	movs	r2, #2
 8001266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	2200      	movs	r2, #0
 800126e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 fa4a 	bl	8001710 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001280:	223f      	movs	r2, #63	; 0x3f
 8001282:	409a      	lsls	r2, r3
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0216 	orr.w	r2, r2, #22
 8001296:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	2b00      	cmp	r3, #0
 800129e:	d007      	beq.n	80012b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 0208 	orr.w	r2, r2, #8
 80012ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f042 0201 	orr.w	r2, r2, #1
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e005      	b.n	80012ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80012ca:	2302      	movs	r3, #2
 80012cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80012e6:	f7ff fdaf 	bl	8000e48 <HAL_GetTick>
 80012ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d008      	beq.n	800130a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2280      	movs	r2, #128	; 0x80
 80012fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e052      	b.n	80013b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f022 0216 	bic.w	r2, r2, #22
 8001318:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	695a      	ldr	r2, [r3, #20]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001328:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	2b00      	cmp	r3, #0
 8001330:	d103      	bne.n	800133a <HAL_DMA_Abort+0x62>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 0208 	bic.w	r2, r2, #8
 8001348:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 0201 	bic.w	r2, r2, #1
 8001358:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800135a:	e013      	b.n	8001384 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800135c:	f7ff fd74 	bl	8000e48 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b05      	cmp	r3, #5
 8001368:	d90c      	bls.n	8001384 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2220      	movs	r2, #32
 800136e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2203      	movs	r2, #3
 8001374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e015      	b.n	80013b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1e4      	bne.n	800135c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001396:	223f      	movs	r2, #63	; 0x3f
 8001398:	409a      	lsls	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d004      	beq.n	80013d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e00c      	b.n	80013f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2205      	movs	r2, #5
 80013da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0201 	bic.w	r2, r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001408:	4b8e      	ldr	r3, [pc, #568]	; (8001644 <HAL_DMA_IRQHandler+0x248>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a8e      	ldr	r2, [pc, #568]	; (8001648 <HAL_DMA_IRQHandler+0x24c>)
 800140e:	fba2 2303 	umull	r2, r3, r2, r3
 8001412:	0a9b      	lsrs	r3, r3, #10
 8001414:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001426:	2208      	movs	r2, #8
 8001428:	409a      	lsls	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	4013      	ands	r3, r2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d01a      	beq.n	8001468 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	2b00      	cmp	r3, #0
 800143e:	d013      	beq.n	8001468 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f022 0204 	bic.w	r2, r2, #4
 800144e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001454:	2208      	movs	r2, #8
 8001456:	409a      	lsls	r2, r3
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001460:	f043 0201 	orr.w	r2, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800146c:	2201      	movs	r2, #1
 800146e:	409a      	lsls	r2, r3
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4013      	ands	r3, r2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d012      	beq.n	800149e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00b      	beq.n	800149e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800148a:	2201      	movs	r2, #1
 800148c:	409a      	lsls	r2, r3
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001496:	f043 0202 	orr.w	r2, r3, #2
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014a2:	2204      	movs	r2, #4
 80014a4:	409a      	lsls	r2, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	4013      	ands	r3, r2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d012      	beq.n	80014d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d00b      	beq.n	80014d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c0:	2204      	movs	r2, #4
 80014c2:	409a      	lsls	r2, r3
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014cc:	f043 0204 	orr.w	r2, r3, #4
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d8:	2210      	movs	r2, #16
 80014da:	409a      	lsls	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4013      	ands	r3, r2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d043      	beq.n	800156c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d03c      	beq.n	800156c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f6:	2210      	movs	r2, #16
 80014f8:	409a      	lsls	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d018      	beq.n	800153e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d108      	bne.n	800152c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	2b00      	cmp	r3, #0
 8001520:	d024      	beq.n	800156c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	4798      	blx	r3
 800152a:	e01f      	b.n	800156c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001530:	2b00      	cmp	r3, #0
 8001532:	d01b      	beq.n	800156c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	4798      	blx	r3
 800153c:	e016      	b.n	800156c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001548:	2b00      	cmp	r3, #0
 800154a:	d107      	bne.n	800155c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 0208 	bic.w	r2, r2, #8
 800155a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001570:	2220      	movs	r2, #32
 8001572:	409a      	lsls	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4013      	ands	r3, r2
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 808f 	beq.w	800169c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0310 	and.w	r3, r3, #16
 8001588:	2b00      	cmp	r3, #0
 800158a:	f000 8087 	beq.w	800169c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001592:	2220      	movs	r2, #32
 8001594:	409a      	lsls	r2, r3
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b05      	cmp	r3, #5
 80015a4:	d136      	bne.n	8001614 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f022 0216 	bic.w	r2, r2, #22
 80015b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	695a      	ldr	r2, [r3, #20]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d103      	bne.n	80015d6 <HAL_DMA_IRQHandler+0x1da>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 0208 	bic.w	r2, r2, #8
 80015e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ea:	223f      	movs	r2, #63	; 0x3f
 80015ec:	409a      	lsls	r2, r3
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2201      	movs	r2, #1
 80015f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001606:	2b00      	cmp	r3, #0
 8001608:	d07e      	beq.n	8001708 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	4798      	blx	r3
        }
        return;
 8001612:	e079      	b.n	8001708 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d01d      	beq.n	800165e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10d      	bne.n	800164c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001634:	2b00      	cmp	r3, #0
 8001636:	d031      	beq.n	800169c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	4798      	blx	r3
 8001640:	e02c      	b.n	800169c <HAL_DMA_IRQHandler+0x2a0>
 8001642:	bf00      	nop
 8001644:	20000000 	.word	0x20000000
 8001648:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001650:	2b00      	cmp	r3, #0
 8001652:	d023      	beq.n	800169c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	4798      	blx	r3
 800165c:	e01e      	b.n	800169c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10f      	bne.n	800168c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 0210 	bic.w	r2, r2, #16
 800167a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d032      	beq.n	800170a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d022      	beq.n	80016f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2205      	movs	r2, #5
 80016b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f022 0201 	bic.w	r2, r2, #1
 80016c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	3301      	adds	r3, #1
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d307      	bcc.n	80016e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f2      	bne.n	80016c8 <HAL_DMA_IRQHandler+0x2cc>
 80016e2:	e000      	b.n	80016e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80016e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d005      	beq.n	800170a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	4798      	blx	r3
 8001706:	e000      	b.n	800170a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001708:	bf00      	nop
    }
  }
}
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
 800171c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800172c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	2b40      	cmp	r3, #64	; 0x40
 800173c:	d108      	bne.n	8001750 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800174e:	e007      	b.n	8001760 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68ba      	ldr	r2, [r7, #8]
 8001756:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	60da      	str	r2, [r3, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3b10      	subs	r3, #16
 800177c:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <DMA_CalcBaseAndBitshift+0x64>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001786:	4a13      	ldr	r2, [pc, #76]	; (80017d4 <DMA_CalcBaseAndBitshift+0x68>)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d909      	bls.n	80017ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017a2:	f023 0303 	bic.w	r3, r3, #3
 80017a6:	1d1a      	adds	r2, r3, #4
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	659a      	str	r2, [r3, #88]	; 0x58
 80017ac:	e007      	b.n	80017be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017b6:	f023 0303 	bic.w	r3, r3, #3
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	aaaaaaab 	.word	0xaaaaaaab
 80017d4:	08004af0 	.word	0x08004af0

080017d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d11f      	bne.n	8001832 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d856      	bhi.n	80018a6 <DMA_CheckFifoParam+0xce>
 80017f8:	a201      	add	r2, pc, #4	; (adr r2, 8001800 <DMA_CheckFifoParam+0x28>)
 80017fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fe:	bf00      	nop
 8001800:	08001811 	.word	0x08001811
 8001804:	08001823 	.word	0x08001823
 8001808:	08001811 	.word	0x08001811
 800180c:	080018a7 	.word	0x080018a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001814:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d046      	beq.n	80018aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001820:	e043      	b.n	80018aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001826:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800182a:	d140      	bne.n	80018ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001830:	e03d      	b.n	80018ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800183a:	d121      	bne.n	8001880 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	2b03      	cmp	r3, #3
 8001840:	d837      	bhi.n	80018b2 <DMA_CheckFifoParam+0xda>
 8001842:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <DMA_CheckFifoParam+0x70>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	08001859 	.word	0x08001859
 800184c:	0800185f 	.word	0x0800185f
 8001850:	08001859 	.word	0x08001859
 8001854:	08001871 	.word	0x08001871
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
      break;
 800185c:	e030      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001862:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d025      	beq.n	80018b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800186e:	e022      	b.n	80018b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001874:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001878:	d11f      	bne.n	80018ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800187e:	e01c      	b.n	80018ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d903      	bls.n	800188e <DMA_CheckFifoParam+0xb6>
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	2b03      	cmp	r3, #3
 800188a:	d003      	beq.n	8001894 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800188c:	e018      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	73fb      	strb	r3, [r7, #15]
      break;
 8001892:	e015      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001898:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00e      	beq.n	80018be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	73fb      	strb	r3, [r7, #15]
      break;
 80018a4:	e00b      	b.n	80018be <DMA_CheckFifoParam+0xe6>
      break;
 80018a6:	bf00      	nop
 80018a8:	e00a      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;
 80018aa:	bf00      	nop
 80018ac:	e008      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;
 80018ae:	bf00      	nop
 80018b0:	e006      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;
 80018b2:	bf00      	nop
 80018b4:	e004      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;
 80018b6:	bf00      	nop
 80018b8:	e002      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80018ba:	bf00      	nop
 80018bc:	e000      	b.n	80018c0 <DMA_CheckFifoParam+0xe8>
      break;
 80018be:	bf00      	nop
    }
  } 
  
  return status; 
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	; 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
 80018ea:	e16b      	b.n	8001bc4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018ec:	2201      	movs	r2, #1
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	4013      	ands	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	429a      	cmp	r2, r3
 8001906:	f040 815a 	bne.w	8001bbe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	2b01      	cmp	r3, #1
 8001914:	d005      	beq.n	8001922 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800191e:	2b02      	cmp	r3, #2
 8001920:	d130      	bne.n	8001984 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2203      	movs	r2, #3
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001958:	2201      	movs	r2, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	091b      	lsrs	r3, r3, #4
 800196e:	f003 0201 	and.w	r2, r3, #1
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	2b03      	cmp	r3, #3
 800198e:	d017      	beq.n	80019c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	2203      	movs	r2, #3
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0303 	and.w	r3, r3, #3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d123      	bne.n	8001a14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	08da      	lsrs	r2, r3, #3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3208      	adds	r2, #8
 80019d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	691a      	ldr	r2, [r3, #16]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	08da      	lsrs	r2, r3, #3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3208      	adds	r2, #8
 8001a0e:	69b9      	ldr	r1, [r7, #24]
 8001a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	2203      	movs	r2, #3
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0203 	and.w	r2, r3, #3
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80b4 	beq.w	8001bbe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b60      	ldr	r3, [pc, #384]	; (8001bdc <HAL_GPIO_Init+0x30c>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a5f      	ldr	r2, [pc, #380]	; (8001bdc <HAL_GPIO_Init+0x30c>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b5d      	ldr	r3, [pc, #372]	; (8001bdc <HAL_GPIO_Init+0x30c>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a72:	4a5b      	ldr	r2, [pc, #364]	; (8001be0 <HAL_GPIO_Init+0x310>)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	089b      	lsrs	r3, r3, #2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	220f      	movs	r2, #15
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a52      	ldr	r2, [pc, #328]	; (8001be4 <HAL_GPIO_Init+0x314>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d02b      	beq.n	8001af6 <HAL_GPIO_Init+0x226>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	; (8001be8 <HAL_GPIO_Init+0x318>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d025      	beq.n	8001af2 <HAL_GPIO_Init+0x222>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a50      	ldr	r2, [pc, #320]	; (8001bec <HAL_GPIO_Init+0x31c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d01f      	beq.n	8001aee <HAL_GPIO_Init+0x21e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4f      	ldr	r2, [pc, #316]	; (8001bf0 <HAL_GPIO_Init+0x320>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d019      	beq.n	8001aea <HAL_GPIO_Init+0x21a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4e      	ldr	r2, [pc, #312]	; (8001bf4 <HAL_GPIO_Init+0x324>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d013      	beq.n	8001ae6 <HAL_GPIO_Init+0x216>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4d      	ldr	r2, [pc, #308]	; (8001bf8 <HAL_GPIO_Init+0x328>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d00d      	beq.n	8001ae2 <HAL_GPIO_Init+0x212>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a4c      	ldr	r2, [pc, #304]	; (8001bfc <HAL_GPIO_Init+0x32c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d007      	beq.n	8001ade <HAL_GPIO_Init+0x20e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a4b      	ldr	r2, [pc, #300]	; (8001c00 <HAL_GPIO_Init+0x330>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d101      	bne.n	8001ada <HAL_GPIO_Init+0x20a>
 8001ad6:	2307      	movs	r3, #7
 8001ad8:	e00e      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001ada:	2308      	movs	r3, #8
 8001adc:	e00c      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001ade:	2306      	movs	r3, #6
 8001ae0:	e00a      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	e008      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	e006      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001aea:	2303      	movs	r3, #3
 8001aec:	e004      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e002      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <HAL_GPIO_Init+0x228>
 8001af6:	2300      	movs	r3, #0
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	f002 0203 	and.w	r2, r2, #3
 8001afe:	0092      	lsls	r2, r2, #2
 8001b00:	4093      	lsls	r3, r2
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b08:	4935      	ldr	r1, [pc, #212]	; (8001be0 <HAL_GPIO_Init+0x310>)
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b16:	4b3b      	ldr	r3, [pc, #236]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b3a:	4a32      	ldr	r2, [pc, #200]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b40:	4b30      	ldr	r3, [pc, #192]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b64:	4a27      	ldr	r2, [pc, #156]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b6a:	4b26      	ldr	r3, [pc, #152]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b8e:	4a1d      	ldr	r2, [pc, #116]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bb8:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <HAL_GPIO_Init+0x334>)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	2b0f      	cmp	r3, #15
 8001bc8:	f67f ae90 	bls.w	80018ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3724      	adds	r7, #36	; 0x24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40013800 	.word	0x40013800
 8001be4:	40020000 	.word	0x40020000
 8001be8:	40020400 	.word	0x40020400
 8001bec:	40020800 	.word	0x40020800
 8001bf0:	40020c00 	.word	0x40020c00
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40021400 	.word	0x40021400
 8001bfc:	40021800 	.word	0x40021800
 8001c00:	40021c00 	.word	0x40021c00
 8001c04:	40013c00 	.word	0x40013c00

08001c08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e267      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d075      	beq.n	8001d12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c26:	4b88      	ldr	r3, [pc, #544]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 030c 	and.w	r3, r3, #12
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d00c      	beq.n	8001c4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c32:	4b85      	ldr	r3, [pc, #532]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d112      	bne.n	8001c64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c3e:	4b82      	ldr	r3, [pc, #520]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c4a:	d10b      	bne.n	8001c64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c4c:	4b7e      	ldr	r3, [pc, #504]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d05b      	beq.n	8001d10 <HAL_RCC_OscConfig+0x108>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d157      	bne.n	8001d10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e242      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6c:	d106      	bne.n	8001c7c <HAL_RCC_OscConfig+0x74>
 8001c6e:	4b76      	ldr	r3, [pc, #472]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a75      	ldr	r2, [pc, #468]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	e01d      	b.n	8001cb8 <HAL_RCC_OscConfig+0xb0>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c84:	d10c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x98>
 8001c86:	4b70      	ldr	r3, [pc, #448]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a6f      	ldr	r2, [pc, #444]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b6d      	ldr	r3, [pc, #436]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a6c      	ldr	r2, [pc, #432]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e00b      	b.n	8001cb8 <HAL_RCC_OscConfig+0xb0>
 8001ca0:	4b69      	ldr	r3, [pc, #420]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a68      	ldr	r2, [pc, #416]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	4b66      	ldr	r3, [pc, #408]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a65      	ldr	r2, [pc, #404]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d013      	beq.n	8001ce8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff f8c2 	bl	8000e48 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cc8:	f7ff f8be 	bl	8000e48 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b64      	cmp	r3, #100	; 0x64
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e207      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cda:	4b5b      	ldr	r3, [pc, #364]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f0      	beq.n	8001cc8 <HAL_RCC_OscConfig+0xc0>
 8001ce6:	e014      	b.n	8001d12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff f8ae 	bl	8000e48 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf0:	f7ff f8aa 	bl	8000e48 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b64      	cmp	r3, #100	; 0x64
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e1f3      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d02:	4b51      	ldr	r3, [pc, #324]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0xe8>
 8001d0e:	e000      	b.n	8001d12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d063      	beq.n	8001de6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d1e:	4b4a      	ldr	r3, [pc, #296]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00b      	beq.n	8001d42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d2a:	4b47      	ldr	r3, [pc, #284]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d11c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d36:	4b44      	ldr	r3, [pc, #272]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d116      	bne.n	8001d70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d42:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <HAL_RCC_OscConfig+0x152>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d001      	beq.n	8001d5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e1c7      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5a:	4b3b      	ldr	r3, [pc, #236]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	4937      	ldr	r1, [pc, #220]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d6e:	e03a      	b.n	8001de6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d020      	beq.n	8001dba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d78:	4b34      	ldr	r3, [pc, #208]	; (8001e4c <HAL_RCC_OscConfig+0x244>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7e:	f7ff f863 	bl	8000e48 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d86:	f7ff f85f 	bl	8000e48 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1a8      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d98:	4b2b      	ldr	r3, [pc, #172]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0f0      	beq.n	8001d86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da4:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	4925      	ldr	r1, [pc, #148]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	600b      	str	r3, [r1, #0]
 8001db8:	e015      	b.n	8001de6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dba:	4b24      	ldr	r3, [pc, #144]	; (8001e4c <HAL_RCC_OscConfig+0x244>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7ff f842 	bl	8000e48 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc8:	f7ff f83e 	bl	8000e48 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e187      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dda:	4b1b      	ldr	r3, [pc, #108]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f0      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d036      	beq.n	8001e60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d016      	beq.n	8001e28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_RCC_OscConfig+0x248>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e00:	f7ff f822 	bl	8000e48 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e08:	f7ff f81e 	bl	8000e48 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e167      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0x200>
 8001e26:	e01b      	b.n	8001e60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_OscConfig+0x248>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff f80b 	bl	8000e48 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e34:	e00e      	b.n	8001e54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e36:	f7ff f807 	bl	8000e48 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d907      	bls.n	8001e54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e150      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	42470000 	.word	0x42470000
 8001e50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e54:	4b88      	ldr	r3, [pc, #544]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1ea      	bne.n	8001e36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 8097 	beq.w	8001f9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e72:	4b81      	ldr	r3, [pc, #516]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d10f      	bne.n	8001e9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	4b7d      	ldr	r3, [pc, #500]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	4a7c      	ldr	r2, [pc, #496]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8e:	4b7a      	ldr	r3, [pc, #488]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	4b77      	ldr	r3, [pc, #476]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d118      	bne.n	8001edc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eaa:	4b74      	ldr	r3, [pc, #464]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a73      	ldr	r2, [pc, #460]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb6:	f7fe ffc7 	bl	8000e48 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebe:	f7fe ffc3 	bl	8000e48 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e10c      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4b6a      	ldr	r3, [pc, #424]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d106      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x2ea>
 8001ee4:	4b64      	ldr	r3, [pc, #400]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee8:	4a63      	ldr	r2, [pc, #396]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6713      	str	r3, [r2, #112]	; 0x70
 8001ef0:	e01c      	b.n	8001f2c <HAL_RCC_OscConfig+0x324>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b05      	cmp	r3, #5
 8001ef8:	d10c      	bne.n	8001f14 <HAL_RCC_OscConfig+0x30c>
 8001efa:	4b5f      	ldr	r3, [pc, #380]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efe:	4a5e      	ldr	r2, [pc, #376]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6713      	str	r3, [r2, #112]	; 0x70
 8001f06:	4b5c      	ldr	r3, [pc, #368]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0a:	4a5b      	ldr	r2, [pc, #364]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6713      	str	r3, [r2, #112]	; 0x70
 8001f12:	e00b      	b.n	8001f2c <HAL_RCC_OscConfig+0x324>
 8001f14:	4b58      	ldr	r3, [pc, #352]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f18:	4a57      	ldr	r2, [pc, #348]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f20:	4b55      	ldr	r3, [pc, #340]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a54      	ldr	r2, [pc, #336]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f26:	f023 0304 	bic.w	r3, r3, #4
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d015      	beq.n	8001f60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7fe ff88 	bl	8000e48 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7fe ff84 	bl	8000e48 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e0cb      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f52:	4b49      	ldr	r3, [pc, #292]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0ee      	beq.n	8001f3c <HAL_RCC_OscConfig+0x334>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f60:	f7fe ff72 	bl	8000e48 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f68:	f7fe ff6e 	bl	8000e48 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e0b5      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f7e:	4b3e      	ldr	r3, [pc, #248]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1ee      	bne.n	8001f68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f8a:	7dfb      	ldrb	r3, [r7, #23]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d105      	bne.n	8001f9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f90:	4b39      	ldr	r3, [pc, #228]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	4a38      	ldr	r2, [pc, #224]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 80a1 	beq.w	80020e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fa6:	4b34      	ldr	r3, [pc, #208]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d05c      	beq.n	800206c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d141      	bne.n	800203e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fba:	4b31      	ldr	r3, [pc, #196]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7fe ff42 	bl	8000e48 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc8:	f7fe ff3e 	bl	8000e48 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e087      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fda:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69da      	ldr	r2, [r3, #28]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	019b      	lsls	r3, r3, #6
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	085b      	lsrs	r3, r3, #1
 8001ffe:	3b01      	subs	r3, #1
 8002000:	041b      	lsls	r3, r3, #16
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002008:	061b      	lsls	r3, r3, #24
 800200a:	491b      	ldr	r1, [pc, #108]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002010:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002016:	f7fe ff17 	bl	8000e48 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201c:	e008      	b.n	8002030 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201e:	f7fe ff13 	bl	8000e48 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e05c      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002030:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0f0      	beq.n	800201e <HAL_RCC_OscConfig+0x416>
 800203c:	e054      	b.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002044:	f7fe ff00 	bl	8000e48 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204c:	f7fe fefc 	bl	8000e48 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e045      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205e:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x444>
 800206a:	e03d      	b.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d107      	bne.n	8002084 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e038      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
 8002078:	40023800 	.word	0x40023800
 800207c:	40007000 	.word	0x40007000
 8002080:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002084:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <HAL_RCC_OscConfig+0x4ec>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d028      	beq.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800209c:	429a      	cmp	r2, r3
 800209e:	d121      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d11a      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020b4:	4013      	ands	r3, r2
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020bc:	4293      	cmp	r3, r2
 80020be:	d111      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ca:	085b      	lsrs	r3, r3, #1
 80020cc:	3b01      	subs	r3, #1
 80020ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d107      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3718      	adds	r7, #24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e0cc      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800210c:	4b68      	ldr	r3, [pc, #416]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d90c      	bls.n	8002134 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b65      	ldr	r3, [pc, #404]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	4b63      	ldr	r3, [pc, #396]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d001      	beq.n	8002134 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0b8      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d020      	beq.n	8002182 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800214c:	4b59      	ldr	r3, [pc, #356]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4a58      	ldr	r2, [pc, #352]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002156:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0308 	and.w	r3, r3, #8
 8002160:	2b00      	cmp	r3, #0
 8002162:	d005      	beq.n	8002170 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002164:	4b53      	ldr	r3, [pc, #332]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4a52      	ldr	r2, [pc, #328]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800216e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002170:	4b50      	ldr	r3, [pc, #320]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	494d      	ldr	r1, [pc, #308]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800217e:	4313      	orrs	r3, r2
 8002180:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d044      	beq.n	8002218 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d107      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002196:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d119      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e07f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d003      	beq.n	80021b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d107      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b6:	4b3f      	ldr	r3, [pc, #252]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d109      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e06f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c6:	4b3b      	ldr	r3, [pc, #236]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e067      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021d6:	4b37      	ldr	r3, [pc, #220]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f023 0203 	bic.w	r2, r3, #3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4934      	ldr	r1, [pc, #208]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021e8:	f7fe fe2e 	bl	8000e48 <HAL_GetTick>
 80021ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f0:	f7fe fe2a 	bl	8000e48 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e04f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002206:	4b2b      	ldr	r3, [pc, #172]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 020c 	and.w	r2, r3, #12
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	429a      	cmp	r2, r3
 8002216:	d1eb      	bne.n	80021f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002218:	4b25      	ldr	r3, [pc, #148]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	429a      	cmp	r2, r3
 8002224:	d20c      	bcs.n	8002240 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002226:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800222e:	4b20      	ldr	r3, [pc, #128]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e032      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800224c:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4916      	ldr	r1, [pc, #88]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800225a:	4313      	orrs	r3, r2
 800225c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0308 	and.w	r3, r3, #8
 8002266:	2b00      	cmp	r3, #0
 8002268:	d009      	beq.n	800227e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	490e      	ldr	r1, [pc, #56]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	4313      	orrs	r3, r2
 800227c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800227e:	f000 f821 	bl	80022c4 <HAL_RCC_GetSysClockFreq>
 8002282:	4602      	mov	r2, r0
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	091b      	lsrs	r3, r3, #4
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	490a      	ldr	r1, [pc, #40]	; (80022b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002290:	5ccb      	ldrb	r3, [r1, r3]
 8002292:	fa22 f303 	lsr.w	r3, r2, r3
 8002296:	4a09      	ldr	r2, [pc, #36]	; (80022bc <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800229a:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <HAL_RCC_ClockConfig+0x1c8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe fd8e 	bl	8000dc0 <HAL_InitTick>

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023c00 	.word	0x40023c00
 80022b4:	40023800 	.word	0x40023800
 80022b8:	08004ad8 	.word	0x08004ad8
 80022bc:	20000000 	.word	0x20000000
 80022c0:	20000004 	.word	0x20000004

080022c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022c8:	b094      	sub	sp, #80	; 0x50
 80022ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	647b      	str	r3, [r7, #68]	; 0x44
 80022d0:	2300      	movs	r3, #0
 80022d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022d4:	2300      	movs	r3, #0
 80022d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022dc:	4b79      	ldr	r3, [pc, #484]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 030c 	and.w	r3, r3, #12
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d00d      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0x40>
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	f200 80e1 	bhi.w	80024b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <HAL_RCC_GetSysClockFreq+0x34>
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d003      	beq.n	80022fe <HAL_RCC_GetSysClockFreq+0x3a>
 80022f6:	e0db      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022f8:	4b73      	ldr	r3, [pc, #460]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80022fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80022fc:	e0db      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022fe:	4b73      	ldr	r3, [pc, #460]	; (80024cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002300:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002302:	e0d8      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002304:	4b6f      	ldr	r3, [pc, #444]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800230c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800230e:	4b6d      	ldr	r3, [pc, #436]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d063      	beq.n	80023e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800231a:	4b6a      	ldr	r3, [pc, #424]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	099b      	lsrs	r3, r3, #6
 8002320:	2200      	movs	r2, #0
 8002322:	63bb      	str	r3, [r7, #56]	; 0x38
 8002324:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800232c:	633b      	str	r3, [r7, #48]	; 0x30
 800232e:	2300      	movs	r3, #0
 8002330:	637b      	str	r3, [r7, #52]	; 0x34
 8002332:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002336:	4622      	mov	r2, r4
 8002338:	462b      	mov	r3, r5
 800233a:	f04f 0000 	mov.w	r0, #0
 800233e:	f04f 0100 	mov.w	r1, #0
 8002342:	0159      	lsls	r1, r3, #5
 8002344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002348:	0150      	lsls	r0, r2, #5
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	4621      	mov	r1, r4
 8002350:	1a51      	subs	r1, r2, r1
 8002352:	6139      	str	r1, [r7, #16]
 8002354:	4629      	mov	r1, r5
 8002356:	eb63 0301 	sbc.w	r3, r3, r1
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002368:	4659      	mov	r1, fp
 800236a:	018b      	lsls	r3, r1, #6
 800236c:	4651      	mov	r1, sl
 800236e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002372:	4651      	mov	r1, sl
 8002374:	018a      	lsls	r2, r1, #6
 8002376:	4651      	mov	r1, sl
 8002378:	ebb2 0801 	subs.w	r8, r2, r1
 800237c:	4659      	mov	r1, fp
 800237e:	eb63 0901 	sbc.w	r9, r3, r1
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800238e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002392:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002396:	4690      	mov	r8, r2
 8002398:	4699      	mov	r9, r3
 800239a:	4623      	mov	r3, r4
 800239c:	eb18 0303 	adds.w	r3, r8, r3
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	462b      	mov	r3, r5
 80023a4:	eb49 0303 	adc.w	r3, r9, r3
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023b6:	4629      	mov	r1, r5
 80023b8:	024b      	lsls	r3, r1, #9
 80023ba:	4621      	mov	r1, r4
 80023bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023c0:	4621      	mov	r1, r4
 80023c2:	024a      	lsls	r2, r1, #9
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ca:	2200      	movs	r2, #0
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80023ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80023d4:	f7fd ff4c 	bl	8000270 <__aeabi_uldivmod>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4613      	mov	r3, r2
 80023de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023e0:	e058      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e2:	4b38      	ldr	r3, [pc, #224]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	099b      	lsrs	r3, r3, #6
 80023e8:	2200      	movs	r2, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	4611      	mov	r1, r2
 80023ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023f2:	623b      	str	r3, [r7, #32]
 80023f4:	2300      	movs	r3, #0
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
 80023f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80023fc:	4642      	mov	r2, r8
 80023fe:	464b      	mov	r3, r9
 8002400:	f04f 0000 	mov.w	r0, #0
 8002404:	f04f 0100 	mov.w	r1, #0
 8002408:	0159      	lsls	r1, r3, #5
 800240a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800240e:	0150      	lsls	r0, r2, #5
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4641      	mov	r1, r8
 8002416:	ebb2 0a01 	subs.w	sl, r2, r1
 800241a:	4649      	mov	r1, r9
 800241c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800242c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002430:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002434:	ebb2 040a 	subs.w	r4, r2, sl
 8002438:	eb63 050b 	sbc.w	r5, r3, fp
 800243c:	f04f 0200 	mov.w	r2, #0
 8002440:	f04f 0300 	mov.w	r3, #0
 8002444:	00eb      	lsls	r3, r5, #3
 8002446:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800244a:	00e2      	lsls	r2, r4, #3
 800244c:	4614      	mov	r4, r2
 800244e:	461d      	mov	r5, r3
 8002450:	4643      	mov	r3, r8
 8002452:	18e3      	adds	r3, r4, r3
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	464b      	mov	r3, r9
 8002458:	eb45 0303 	adc.w	r3, r5, r3
 800245c:	607b      	str	r3, [r7, #4]
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	f04f 0300 	mov.w	r3, #0
 8002466:	e9d7 4500 	ldrd	r4, r5, [r7]
 800246a:	4629      	mov	r1, r5
 800246c:	028b      	lsls	r3, r1, #10
 800246e:	4621      	mov	r1, r4
 8002470:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002474:	4621      	mov	r1, r4
 8002476:	028a      	lsls	r2, r1, #10
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800247e:	2200      	movs	r2, #0
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	61fa      	str	r2, [r7, #28]
 8002484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002488:	f7fd fef2 	bl	8000270 <__aeabi_uldivmod>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4613      	mov	r3, r2
 8002492:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	0c1b      	lsrs	r3, r3, #16
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	3301      	adds	r3, #1
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80024a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024ae:	e002      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024b0:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80024b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3750      	adds	r7, #80	; 0x50
 80024bc:	46bd      	mov	sp, r7
 80024be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024c2:	bf00      	nop
 80024c4:	40023800 	.word	0x40023800
 80024c8:	00f42400 	.word	0x00f42400
 80024cc:	007a1200 	.word	0x007a1200

080024d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000000 	.word	0x20000000

080024e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024ec:	f7ff fff0 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 80024f0:	4602      	mov	r2, r0
 80024f2:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	0a9b      	lsrs	r3, r3, #10
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	4903      	ldr	r1, [pc, #12]	; (800250c <HAL_RCC_GetPCLK1Freq+0x24>)
 80024fe:	5ccb      	ldrb	r3, [r1, r3]
 8002500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002504:	4618      	mov	r0, r3
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40023800 	.word	0x40023800
 800250c:	08004ae8 	.word	0x08004ae8

08002510 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002514:	f7ff ffdc 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 8002518:	4602      	mov	r2, r0
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_RCC_GetPCLK2Freq+0x20>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	0b5b      	lsrs	r3, r3, #13
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	4903      	ldr	r1, [pc, #12]	; (8002534 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002526:	5ccb      	ldrb	r3, [r1, r3]
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800
 8002534:	08004ae8 	.word	0x08004ae8

08002538 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e03f      	b.n	80025ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d106      	bne.n	8002564 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7fe fa32 	bl	80009c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2224      	movs	r2, #36	; 0x24
 8002568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800257a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f001 f81b 	bl	80035b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	691a      	ldr	r2, [r3, #16]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002590:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	695a      	ldr	r2, [r3, #20]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b08a      	sub	sp, #40	; 0x28
 80025d6:	af02      	add	r7, sp, #8
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	603b      	str	r3, [r7, #0]
 80025de:	4613      	mov	r3, r2
 80025e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	d17c      	bne.n	80026ec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d002      	beq.n	80025fe <HAL_UART_Transmit+0x2c>
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e075      	b.n	80026ee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_UART_Transmit+0x3e>
 800260c:	2302      	movs	r3, #2
 800260e:	e06e      	b.n	80026ee <HAL_UART_Transmit+0x11c>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2221      	movs	r2, #33	; 0x21
 8002622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002626:	f7fe fc0f 	bl	8000e48 <HAL_GetTick>
 800262a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	88fa      	ldrh	r2, [r7, #6]
 8002630:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	88fa      	ldrh	r2, [r7, #6]
 8002636:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002640:	d108      	bne.n	8002654 <HAL_UART_Transmit+0x82>
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d104      	bne.n	8002654 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	61bb      	str	r3, [r7, #24]
 8002652:	e003      	b.n	800265c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002658:	2300      	movs	r3, #0
 800265a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002664:	e02a      	b.n	80026bc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	2200      	movs	r2, #0
 800266e:	2180      	movs	r1, #128	; 0x80
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fcd3 	bl	800301c <UART_WaitOnFlagUntilTimeout>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e036      	b.n	80026ee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10b      	bne.n	800269e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002694:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	3302      	adds	r3, #2
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	e007      	b.n	80026ae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	781a      	ldrb	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	3301      	adds	r3, #1
 80026ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	3b01      	subs	r3, #1
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1cf      	bne.n	8002666 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2200      	movs	r2, #0
 80026ce:	2140      	movs	r1, #64	; 0x40
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f000 fca3 	bl	800301c <UART_WaitOnFlagUntilTimeout>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e006      	b.n	80026ee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e000      	b.n	80026ee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026ec:	2302      	movs	r3, #2
  }
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3720      	adds	r7, #32
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b090      	sub	sp, #64	; 0x40
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80026fe:	2300      	movs	r3, #0
 8002700:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270c:	2b80      	cmp	r3, #128	; 0x80
 800270e:	bf0c      	ite	eq
 8002710:	2301      	moveq	r3, #1
 8002712:	2300      	movne	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b21      	cmp	r3, #33	; 0x21
 8002722:	d128      	bne.n	8002776 <HAL_UART_DMAStop+0x80>
 8002724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002726:	2b00      	cmp	r3, #0
 8002728:	d025      	beq.n	8002776 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3314      	adds	r3, #20
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	e853 3f00 	ldrex	r3, [r3]
 8002738:	623b      	str	r3, [r7, #32]
   return(result);
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002740:	63bb      	str	r3, [r7, #56]	; 0x38
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3314      	adds	r3, #20
 8002748:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800274a:	633a      	str	r2, [r7, #48]	; 0x30
 800274c:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800274e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002752:	e841 2300 	strex	r3, r2, [r1]
 8002756:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1e5      	bne.n	800272a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002762:	2b00      	cmp	r3, #0
 8002764:	d004      	beq.n	8002770 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe fdb4 	bl	80012d8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 fd5f 	bl	8003234 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002780:	2b40      	cmp	r3, #64	; 0x40
 8002782:	bf0c      	ite	eq
 8002784:	2301      	moveq	r3, #1
 8002786:	2300      	movne	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b22      	cmp	r3, #34	; 0x22
 8002796:	d128      	bne.n	80027ea <HAL_UART_DMAStop+0xf4>
 8002798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800279a:	2b00      	cmp	r3, #0
 800279c:	d025      	beq.n	80027ea <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3314      	adds	r3, #20
 80027a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	e853 3f00 	ldrex	r3, [r3]
 80027ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027b4:	637b      	str	r3, [r7, #52]	; 0x34
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	3314      	adds	r3, #20
 80027bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027be:	61fa      	str	r2, [r7, #28]
 80027c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	69fa      	ldr	r2, [r7, #28]
 80027c6:	e841 2300 	strex	r3, r2, [r1]
 80027ca:	617b      	str	r3, [r7, #20]
   return(result);
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1e5      	bne.n	800279e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d004      	beq.n	80027e4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe fd7a 	bl	80012d8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 fd4d 	bl	8003284 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3740      	adds	r7, #64	; 0x40
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08c      	sub	sp, #48	; 0x30
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b20      	cmp	r3, #32
 800280c:	d152      	bne.n	80028b4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e04b      	b.n	80028b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8002828:	2302      	movs	r3, #2
 800282a:	e044      	b.n	80028b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2201      	movs	r2, #1
 8002838:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	461a      	mov	r2, r3
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fc59 	bl	80030f8 <UART_Start_Receive_DMA>
 8002846:	4603      	mov	r3, r0
 8002848:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800284c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002850:	2b00      	cmp	r3, #0
 8002852:	d12c      	bne.n	80028ae <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002858:	2b01      	cmp	r3, #1
 800285a:	d125      	bne.n	80028a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800285c:	2300      	movs	r3, #0
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	330c      	adds	r3, #12
 8002878:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	e853 3f00 	ldrex	r3, [r3]
 8002880:	617b      	str	r3, [r7, #20]
   return(result);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f043 0310 	orr.w	r3, r3, #16
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	330c      	adds	r3, #12
 8002890:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002892:	627a      	str	r2, [r7, #36]	; 0x24
 8002894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002896:	6a39      	ldr	r1, [r7, #32]
 8002898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800289a:	e841 2300 	strex	r3, r2, [r1]
 800289e:	61fb      	str	r3, [r7, #28]
   return(result);
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1e5      	bne.n	8002872 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80028a6:	e002      	b.n	80028ae <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80028ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80028b2:	e000      	b.n	80028b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80028b4:	2302      	movs	r3, #2
  }
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3730      	adds	r7, #48	; 0x30
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
	...

080028c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b0ba      	sub	sp, #232	; 0xe8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80028fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10f      	bne.n	8002926 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800290a:	f003 0320 	and.w	r3, r3, #32
 800290e:	2b00      	cmp	r3, #0
 8002910:	d009      	beq.n	8002926 <HAL_UART_IRQHandler+0x66>
 8002912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fd8f 	bl	8003442 <UART_Receive_IT>
      return;
 8002924:	e256      	b.n	8002dd4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002926:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80de 	beq.w	8002aec <HAL_UART_IRQHandler+0x22c>
 8002930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d106      	bne.n	800294a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800293c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002940:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80d1 	beq.w	8002aec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800294a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00b      	beq.n	800296e <HAL_UART_IRQHandler+0xae>
 8002956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295e:	2b00      	cmp	r3, #0
 8002960:	d005      	beq.n	800296e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	f043 0201 	orr.w	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800296e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <HAL_UART_IRQHandler+0xd2>
 800297a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d005      	beq.n	8002992 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f043 0202 	orr.w	r2, r3, #2
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00b      	beq.n	80029b6 <HAL_UART_IRQHandler+0xf6>
 800299e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d005      	beq.n	80029b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f043 0204 	orr.w	r2, r3, #4
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80029b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d011      	beq.n	80029e6 <HAL_UART_IRQHandler+0x126>
 80029c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029c6:	f003 0320 	and.w	r3, r3, #32
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d105      	bne.n	80029da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0208 	orr.w	r2, r3, #8
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 81ed 	beq.w	8002dca <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029f4:	f003 0320 	and.w	r3, r3, #32
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d008      	beq.n	8002a0e <HAL_UART_IRQHandler+0x14e>
 80029fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a00:	f003 0320 	and.w	r3, r3, #32
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d002      	beq.n	8002a0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 fd1a 	bl	8003442 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a18:	2b40      	cmp	r3, #64	; 0x40
 8002a1a:	bf0c      	ite	eq
 8002a1c:	2301      	moveq	r3, #1
 8002a1e:	2300      	movne	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d103      	bne.n	8002a3a <HAL_UART_IRQHandler+0x17a>
 8002a32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d04f      	beq.n	8002ada <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 fc22 	bl	8003284 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a4a:	2b40      	cmp	r3, #64	; 0x40
 8002a4c:	d141      	bne.n	8002ad2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	3314      	adds	r3, #20
 8002a54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a5c:	e853 3f00 	ldrex	r3, [r3]
 8002a60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	3314      	adds	r3, #20
 8002a76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a8a:	e841 2300 	strex	r3, r2, [r1]
 8002a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1d9      	bne.n	8002a4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d013      	beq.n	8002aca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa6:	4a7d      	ldr	r2, [pc, #500]	; (8002c9c <HAL_UART_IRQHandler+0x3dc>)
 8002aa8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fc82 	bl	80013b8 <HAL_DMA_Abort_IT>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d016      	beq.n	8002ae8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ac4:	4610      	mov	r0, r2
 8002ac6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ac8:	e00e      	b.n	8002ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f9a4 	bl	8002e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad0:	e00a      	b.n	8002ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f9a0 	bl	8002e18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad8:	e006      	b.n	8002ae8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f99c 	bl	8002e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002ae6:	e170      	b.n	8002dca <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae8:	bf00      	nop
    return;
 8002aea:	e16e      	b.n	8002dca <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	f040 814a 	bne.w	8002d8a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 8143 	beq.w	8002d8a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 813c 	beq.w	8002d8a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b12:	2300      	movs	r3, #0
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60bb      	str	r3, [r7, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b32:	2b40      	cmp	r3, #64	; 0x40
 8002b34:	f040 80b4 	bne.w	8002ca0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8140 	beq.w	8002dce <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b56:	429a      	cmp	r2, r3
 8002b58:	f080 8139 	bcs.w	8002dce <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b62:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b6e:	f000 8088 	beq.w	8002c82 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	330c      	adds	r3, #12
 8002b78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b80:	e853 3f00 	ldrex	r3, [r3]
 8002b84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	330c      	adds	r3, #12
 8002b9a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b9e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ba2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002baa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002bae:	e841 2300 	strex	r3, r2, [r1]
 8002bb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1d9      	bne.n	8002b72 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bc8:	e853 3f00 	ldrex	r3, [r3]
 8002bcc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002bce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	3314      	adds	r3, #20
 8002bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002be2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002be6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002bea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002bee:	e841 2300 	strex	r3, r2, [r1]
 8002bf2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002bf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1e1      	bne.n	8002bbe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3314      	adds	r3, #20
 8002c1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002c1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002c20:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c22:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002c24:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c26:	e841 2300 	strex	r3, r2, [r1]
 8002c2a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002c2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1e3      	bne.n	8002bfa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	330c      	adds	r3, #12
 8002c46:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c4a:	e853 3f00 	ldrex	r3, [r3]
 8002c4e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c52:	f023 0310 	bic.w	r3, r3, #16
 8002c56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	330c      	adds	r3, #12
 8002c60:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c64:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c66:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c6a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c6c:	e841 2300 	strex	r3, r2, [r1]
 8002c70:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e3      	bne.n	8002c40 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7fe fb2b 	bl	80012d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	4619      	mov	r1, r3
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7fd ffc4 	bl	8000c20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c98:	e099      	b.n	8002dce <HAL_UART_IRQHandler+0x50e>
 8002c9a:	bf00      	nop
 8002c9c:	0800334b 	.word	0x0800334b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f000 808b 	beq.w	8002dd2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002cbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 8086 	beq.w	8002dd2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	330c      	adds	r3, #12
 8002ccc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cd0:	e853 3f00 	ldrex	r3, [r3]
 8002cd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cdc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	330c      	adds	r3, #12
 8002ce6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002cea:	647a      	str	r2, [r7, #68]	; 0x44
 8002cec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002cf0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cf2:	e841 2300 	strex	r3, r2, [r1]
 8002cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1e3      	bne.n	8002cc6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	3314      	adds	r3, #20
 8002d04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d08:	e853 3f00 	ldrex	r3, [r3]
 8002d0c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d0e:	6a3b      	ldr	r3, [r7, #32]
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3314      	adds	r3, #20
 8002d1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002d22:	633a      	str	r2, [r7, #48]	; 0x30
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d2a:	e841 2300 	strex	r3, r2, [r1]
 8002d2e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1e3      	bne.n	8002cfe <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	e853 3f00 	ldrex	r3, [r3]
 8002d52:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f023 0310 	bic.w	r3, r3, #16
 8002d5a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	330c      	adds	r3, #12
 8002d64:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002d68:	61fa      	str	r2, [r7, #28]
 8002d6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d6c:	69b9      	ldr	r1, [r7, #24]
 8002d6e:	69fa      	ldr	r2, [r7, #28]
 8002d70:	e841 2300 	strex	r3, r2, [r1]
 8002d74:	617b      	str	r3, [r7, #20]
   return(result);
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1e3      	bne.n	8002d44 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d80:	4619      	mov	r1, r3
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fd ff4c 	bl	8000c20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d88:	e023      	b.n	8002dd2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d009      	beq.n	8002daa <HAL_UART_IRQHandler+0x4ea>
 8002d96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fae5 	bl	8003372 <UART_Transmit_IT>
    return;
 8002da8:	e014      	b.n	8002dd4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00e      	beq.n	8002dd4 <HAL_UART_IRQHandler+0x514>
 8002db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d008      	beq.n	8002dd4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 fb25 	bl	8003412 <UART_EndTransmit_IT>
    return;
 8002dc8:	e004      	b.n	8002dd4 <HAL_UART_IRQHandler+0x514>
    return;
 8002dca:	bf00      	nop
 8002dcc:	e002      	b.n	8002dd4 <HAL_UART_IRQHandler+0x514>
      return;
 8002dce:	bf00      	nop
 8002dd0:	e000      	b.n	8002dd4 <HAL_UART_IRQHandler+0x514>
      return;
 8002dd2:	bf00      	nop
  }
}
 8002dd4:	37e8      	adds	r7, #232	; 0xe8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop

08002ddc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b09c      	sub	sp, #112	; 0x70
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d172      	bne.n	8002f2e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	330c      	adds	r3, #12
 8002e54:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e58:	e853 3f00 	ldrex	r3, [r3]
 8002e5c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e64:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	330c      	adds	r3, #12
 8002e6c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002e6e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e70:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e76:	e841 2300 	strex	r3, r2, [r1]
 8002e7a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1e5      	bne.n	8002e4e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	3314      	adds	r3, #20
 8002e88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8c:	e853 3f00 	ldrex	r3, [r3]
 8002e90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e94:	f023 0301 	bic.w	r3, r3, #1
 8002e98:	667b      	str	r3, [r7, #100]	; 0x64
 8002e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3314      	adds	r3, #20
 8002ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002ea2:	647a      	str	r2, [r7, #68]	; 0x44
 8002ea4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ea8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002eaa:	e841 2300 	strex	r3, r2, [r1]
 8002eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1e5      	bne.n	8002e82 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3314      	adds	r3, #20
 8002ebc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ecc:	663b      	str	r3, [r7, #96]	; 0x60
 8002ece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	3314      	adds	r3, #20
 8002ed4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ed6:	633a      	str	r2, [r7, #48]	; 0x30
 8002ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ede:	e841 2300 	strex	r3, r2, [r1]
 8002ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1e5      	bne.n	8002eb6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eec:	2220      	movs	r2, #32
 8002eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d119      	bne.n	8002f2e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	330c      	adds	r3, #12
 8002f00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	e853 3f00 	ldrex	r3, [r3]
 8002f08:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f023 0310 	bic.w	r3, r3, #16
 8002f10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	330c      	adds	r3, #12
 8002f18:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002f1a:	61fa      	str	r2, [r7, #28]
 8002f1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1e:	69b9      	ldr	r1, [r7, #24]
 8002f20:	69fa      	ldr	r2, [r7, #28]
 8002f22:	e841 2300 	strex	r3, r2, [r1]
 8002f26:	617b      	str	r3, [r7, #20]
   return(result);
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1e5      	bne.n	8002efa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d106      	bne.n	8002f44 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002f3e:	f7fd fe6f 	bl	8000c20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f42:	e002      	b.n	8002f4a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8002f44:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002f46:	f7ff ff53 	bl	8002df0 <HAL_UART_RxCpltCallback>
}
 8002f4a:	bf00      	nop
 8002f4c:	3770      	adds	r7, #112	; 0x70
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b084      	sub	sp, #16
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d108      	bne.n	8002f7a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4619      	mov	r1, r3
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f7fd fe54 	bl	8000c20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f78:	e002      	b.n	8002f80 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f7ff ff42 	bl	8002e04 <HAL_UART_RxHalfCpltCallback>
}
 8002f80:	bf00      	nop
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa4:	2b80      	cmp	r3, #128	; 0x80
 8002fa6:	bf0c      	ite	eq
 8002fa8:	2301      	moveq	r3, #1
 8002faa:	2300      	movne	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b21      	cmp	r3, #33	; 0x21
 8002fba:	d108      	bne.n	8002fce <UART_DMAError+0x46>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d005      	beq.n	8002fce <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002fc8:	68b8      	ldr	r0, [r7, #8]
 8002fca:	f000 f933 	bl	8003234 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b40      	cmp	r3, #64	; 0x40
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b22      	cmp	r3, #34	; 0x22
 8002fee:	d108      	bne.n	8003002 <UART_DMAError+0x7a>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002ffc:	68b8      	ldr	r0, [r7, #8]
 8002ffe:	f000 f941 	bl	8003284 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f043 0210 	orr.w	r2, r3, #16
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800300e:	68b8      	ldr	r0, [r7, #8]
 8003010:	f7ff ff02 	bl	8002e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003014:	bf00      	nop
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b090      	sub	sp, #64	; 0x40
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	4613      	mov	r3, r2
 800302a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800302c:	e050      	b.n	80030d0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800302e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003034:	d04c      	beq.n	80030d0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003036:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003038:	2b00      	cmp	r3, #0
 800303a:	d007      	beq.n	800304c <UART_WaitOnFlagUntilTimeout+0x30>
 800303c:	f7fd ff04 	bl	8000e48 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003048:	429a      	cmp	r2, r3
 800304a:	d241      	bcs.n	80030d0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	330c      	adds	r3, #12
 8003052:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003056:	e853 3f00 	ldrex	r3, [r3]
 800305a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003062:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	330c      	adds	r3, #12
 800306a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800306c:	637a      	str	r2, [r7, #52]	; 0x34
 800306e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003070:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003074:	e841 2300 	strex	r3, r2, [r1]
 8003078:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800307a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1e5      	bne.n	800304c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	3314      	adds	r3, #20
 8003086:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	e853 3f00 	ldrex	r3, [r3]
 800308e:	613b      	str	r3, [r7, #16]
   return(result);
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	63bb      	str	r3, [r7, #56]	; 0x38
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	3314      	adds	r3, #20
 800309e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030a0:	623a      	str	r2, [r7, #32]
 80030a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a4:	69f9      	ldr	r1, [r7, #28]
 80030a6:	6a3a      	ldr	r2, [r7, #32]
 80030a8:	e841 2300 	strex	r3, r2, [r1]
 80030ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1e5      	bne.n	8003080 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2220      	movs	r2, #32
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e00f      	b.n	80030f0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	4013      	ands	r3, r2
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	429a      	cmp	r2, r3
 80030de:	bf0c      	ite	eq
 80030e0:	2301      	moveq	r3, #1
 80030e2:	2300      	movne	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	461a      	mov	r2, r3
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d09f      	beq.n	800302e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3740      	adds	r7, #64	; 0x40
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b098      	sub	sp, #96	; 0x60
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	4613      	mov	r3, r2
 8003104:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	88fa      	ldrh	r2, [r7, #6]
 8003110:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2222      	movs	r2, #34	; 0x22
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003124:	4a40      	ldr	r2, [pc, #256]	; (8003228 <UART_Start_Receive_DMA+0x130>)
 8003126:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312c:	4a3f      	ldr	r2, [pc, #252]	; (800322c <UART_Start_Receive_DMA+0x134>)
 800312e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003134:	4a3e      	ldr	r2, [pc, #248]	; (8003230 <UART_Start_Receive_DMA+0x138>)
 8003136:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	2200      	movs	r2, #0
 800313e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003140:	f107 0308 	add.w	r3, r7, #8
 8003144:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	3304      	adds	r3, #4
 8003150:	4619      	mov	r1, r3
 8003152:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	88fb      	ldrh	r3, [r7, #6]
 8003158:	f7fe f866 	bl	8001228 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800315c:	2300      	movs	r3, #0
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	613b      	str	r3, [r7, #16]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	613b      	str	r3, [r7, #16]
 8003170:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d019      	beq.n	80031b6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	330c      	adds	r3, #12
 8003188:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800318c:	e853 3f00 	ldrex	r3, [r3]
 8003190:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003192:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003198:	65bb      	str	r3, [r7, #88]	; 0x58
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	330c      	adds	r3, #12
 80031a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80031a2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80031a4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80031a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80031aa:	e841 2300 	strex	r3, r2, [r1]
 80031ae:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80031b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1e5      	bne.n	8003182 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	3314      	adds	r3, #20
 80031bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c0:	e853 3f00 	ldrex	r3, [r3]
 80031c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80031c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	657b      	str	r3, [r7, #84]	; 0x54
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	3314      	adds	r3, #20
 80031d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80031d6:	63ba      	str	r2, [r7, #56]	; 0x38
 80031d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80031dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031de:	e841 2300 	strex	r3, r2, [r1]
 80031e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80031e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1e5      	bne.n	80031b6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3314      	adds	r3, #20
 80031f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	e853 3f00 	ldrex	r3, [r3]
 80031f8:	617b      	str	r3, [r7, #20]
   return(result);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003200:	653b      	str	r3, [r7, #80]	; 0x50
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3314      	adds	r3, #20
 8003208:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800320a:	627a      	str	r2, [r7, #36]	; 0x24
 800320c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320e:	6a39      	ldr	r1, [r7, #32]
 8003210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003212:	e841 2300 	strex	r3, r2, [r1]
 8003216:	61fb      	str	r3, [r7, #28]
   return(result);
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1e5      	bne.n	80031ea <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3760      	adds	r7, #96	; 0x60
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	08002e2d 	.word	0x08002e2d
 800322c:	08002f53 	.word	0x08002f53
 8003230:	08002f89 	.word	0x08002f89

08003234 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003234:	b480      	push	{r7}
 8003236:	b089      	sub	sp, #36	; 0x24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	330c      	adds	r3, #12
 8003242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	e853 3f00 	ldrex	r3, [r3]
 800324a:	60bb      	str	r3, [r7, #8]
   return(result);
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003252:	61fb      	str	r3, [r7, #28]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	330c      	adds	r3, #12
 800325a:	69fa      	ldr	r2, [r7, #28]
 800325c:	61ba      	str	r2, [r7, #24]
 800325e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003260:	6979      	ldr	r1, [r7, #20]
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	e841 2300 	strex	r3, r2, [r1]
 8003268:	613b      	str	r3, [r7, #16]
   return(result);
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1e5      	bne.n	800323c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2220      	movs	r2, #32
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003278:	bf00      	nop
 800327a:	3724      	adds	r7, #36	; 0x24
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003284:	b480      	push	{r7}
 8003286:	b095      	sub	sp, #84	; 0x54
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	330c      	adds	r3, #12
 8003292:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003296:	e853 3f00 	ldrex	r3, [r3]
 800329a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800329c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80032a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	330c      	adds	r3, #12
 80032aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80032ac:	643a      	str	r2, [r7, #64]	; 0x40
 80032ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80032b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80032b4:	e841 2300 	strex	r3, r2, [r1]
 80032b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80032ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1e5      	bne.n	800328c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3314      	adds	r3, #20
 80032c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	e853 3f00 	ldrex	r3, [r3]
 80032ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f023 0301 	bic.w	r3, r3, #1
 80032d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	3314      	adds	r3, #20
 80032de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e8:	e841 2300 	strex	r3, r2, [r1]
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1e5      	bne.n	80032c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d119      	bne.n	8003330 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	330c      	adds	r3, #12
 8003302:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	e853 3f00 	ldrex	r3, [r3]
 800330a:	60bb      	str	r3, [r7, #8]
   return(result);
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	f023 0310 	bic.w	r3, r3, #16
 8003312:	647b      	str	r3, [r7, #68]	; 0x44
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	330c      	adds	r3, #12
 800331a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800331c:	61ba      	str	r2, [r7, #24]
 800331e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003320:	6979      	ldr	r1, [r7, #20]
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	e841 2300 	strex	r3, r2, [r1]
 8003328:	613b      	str	r3, [r7, #16]
   return(result);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1e5      	bne.n	80032fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800333e:	bf00      	nop
 8003340:	3754      	adds	r7, #84	; 0x54
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b084      	sub	sp, #16
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f7ff fd57 	bl	8002e18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800336a:	bf00      	nop
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003372:	b480      	push	{r7}
 8003374:	b085      	sub	sp, #20
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b21      	cmp	r3, #33	; 0x21
 8003384:	d13e      	bne.n	8003404 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800338e:	d114      	bne.n	80033ba <UART_Transmit_IT+0x48>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d110      	bne.n	80033ba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033ac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	1c9a      	adds	r2, r3, #2
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	621a      	str	r2, [r3, #32]
 80033b8:	e008      	b.n	80033cc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	1c59      	adds	r1, r3, #1
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6211      	str	r1, [r2, #32]
 80033c4:	781a      	ldrb	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	3b01      	subs	r3, #1
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	4619      	mov	r1, r3
 80033da:	84d1      	strh	r1, [r2, #38]	; 0x26
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10f      	bne.n	8003400 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68da      	ldr	r2, [r3, #12]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003400:	2300      	movs	r3, #0
 8003402:	e000      	b.n	8003406 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003404:	2302      	movs	r3, #2
  }
}
 8003406:	4618      	mov	r0, r3
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003428:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff fcd2 	bl	8002ddc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b08c      	sub	sp, #48	; 0x30
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b22      	cmp	r3, #34	; 0x22
 8003454:	f040 80ab 	bne.w	80035ae <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003460:	d117      	bne.n	8003492 <UART_Receive_IT+0x50>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d113      	bne.n	8003492 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800346a:	2300      	movs	r3, #0
 800346c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003472:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	b29b      	uxth	r3, r3
 800347c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003480:	b29a      	uxth	r2, r3
 8003482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003484:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348a:	1c9a      	adds	r2, r3, #2
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	629a      	str	r2, [r3, #40]	; 0x28
 8003490:	e026      	b.n	80034e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003496:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003498:	2300      	movs	r3, #0
 800349a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a4:	d007      	beq.n	80034b6 <UART_Receive_IT+0x74>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10a      	bne.n	80034c4 <UART_Receive_IT+0x82>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	b2da      	uxtb	r2, r3
 80034be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c0:	701a      	strb	r2, [r3, #0]
 80034c2:	e008      	b.n	80034d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	4619      	mov	r1, r3
 80034ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d15a      	bne.n	80035aa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0220 	bic.w	r2, r2, #32
 8003502:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003512:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695a      	ldr	r2, [r3, #20]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0201 	bic.w	r2, r2, #1
 8003522:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2220      	movs	r2, #32
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003530:	2b01      	cmp	r3, #1
 8003532:	d135      	bne.n	80035a0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	330c      	adds	r3, #12
 8003540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	613b      	str	r3, [r7, #16]
   return(result);
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f023 0310 	bic.w	r3, r3, #16
 8003550:	627b      	str	r3, [r7, #36]	; 0x24
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	330c      	adds	r3, #12
 8003558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800355a:	623a      	str	r2, [r7, #32]
 800355c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	69f9      	ldr	r1, [r7, #28]
 8003560:	6a3a      	ldr	r2, [r7, #32]
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	61bb      	str	r3, [r7, #24]
   return(result);
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e5      	bne.n	800353a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	2b10      	cmp	r3, #16
 800357a:	d10a      	bne.n	8003592 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800357c:	2300      	movs	r3, #0
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003596:	4619      	mov	r1, r3
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f7fd fb41 	bl	8000c20 <HAL_UARTEx_RxEventCallback>
 800359e:	e002      	b.n	80035a6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7ff fc25 	bl	8002df0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e002      	b.n	80035b0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	e000      	b.n	80035b0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
  }
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3730      	adds	r7, #48	; 0x30
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035bc:	b0c0      	sub	sp, #256	; 0x100
 80035be:	af00      	add	r7, sp, #0
 80035c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80035d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035d4:	68d9      	ldr	r1, [r3, #12]
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	ea40 0301 	orr.w	r3, r0, r1
 80035e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	431a      	orrs	r2, r3
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	431a      	orrs	r2, r3
 80035f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003610:	f021 010c 	bic.w	r1, r1, #12
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800361e:	430b      	orrs	r3, r1
 8003620:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800362e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003632:	6999      	ldr	r1, [r3, #24]
 8003634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	ea40 0301 	orr.w	r3, r0, r1
 800363e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	4b8f      	ldr	r3, [pc, #572]	; (8003884 <UART_SetConfig+0x2cc>)
 8003648:	429a      	cmp	r2, r3
 800364a:	d005      	beq.n	8003658 <UART_SetConfig+0xa0>
 800364c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	4b8d      	ldr	r3, [pc, #564]	; (8003888 <UART_SetConfig+0x2d0>)
 8003654:	429a      	cmp	r2, r3
 8003656:	d104      	bne.n	8003662 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003658:	f7fe ff5a 	bl	8002510 <HAL_RCC_GetPCLK2Freq>
 800365c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003660:	e003      	b.n	800366a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003662:	f7fe ff41 	bl	80024e8 <HAL_RCC_GetPCLK1Freq>
 8003666:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800366a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800366e:	69db      	ldr	r3, [r3, #28]
 8003670:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003674:	f040 810c 	bne.w	8003890 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800367c:	2200      	movs	r2, #0
 800367e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003682:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003686:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800368a:	4622      	mov	r2, r4
 800368c:	462b      	mov	r3, r5
 800368e:	1891      	adds	r1, r2, r2
 8003690:	65b9      	str	r1, [r7, #88]	; 0x58
 8003692:	415b      	adcs	r3, r3
 8003694:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003696:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800369a:	4621      	mov	r1, r4
 800369c:	eb12 0801 	adds.w	r8, r2, r1
 80036a0:	4629      	mov	r1, r5
 80036a2:	eb43 0901 	adc.w	r9, r3, r1
 80036a6:	f04f 0200 	mov.w	r2, #0
 80036aa:	f04f 0300 	mov.w	r3, #0
 80036ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036ba:	4690      	mov	r8, r2
 80036bc:	4699      	mov	r9, r3
 80036be:	4623      	mov	r3, r4
 80036c0:	eb18 0303 	adds.w	r3, r8, r3
 80036c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80036c8:	462b      	mov	r3, r5
 80036ca:	eb49 0303 	adc.w	r3, r9, r3
 80036ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80036d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80036de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80036e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80036e6:	460b      	mov	r3, r1
 80036e8:	18db      	adds	r3, r3, r3
 80036ea:	653b      	str	r3, [r7, #80]	; 0x50
 80036ec:	4613      	mov	r3, r2
 80036ee:	eb42 0303 	adc.w	r3, r2, r3
 80036f2:	657b      	str	r3, [r7, #84]	; 0x54
 80036f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80036f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80036fc:	f7fc fdb8 	bl	8000270 <__aeabi_uldivmod>
 8003700:	4602      	mov	r2, r0
 8003702:	460b      	mov	r3, r1
 8003704:	4b61      	ldr	r3, [pc, #388]	; (800388c <UART_SetConfig+0x2d4>)
 8003706:	fba3 2302 	umull	r2, r3, r3, r2
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	011c      	lsls	r4, r3, #4
 800370e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003712:	2200      	movs	r2, #0
 8003714:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003718:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800371c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003720:	4642      	mov	r2, r8
 8003722:	464b      	mov	r3, r9
 8003724:	1891      	adds	r1, r2, r2
 8003726:	64b9      	str	r1, [r7, #72]	; 0x48
 8003728:	415b      	adcs	r3, r3
 800372a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800372c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003730:	4641      	mov	r1, r8
 8003732:	eb12 0a01 	adds.w	sl, r2, r1
 8003736:	4649      	mov	r1, r9
 8003738:	eb43 0b01 	adc.w	fp, r3, r1
 800373c:	f04f 0200 	mov.w	r2, #0
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003748:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800374c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003750:	4692      	mov	sl, r2
 8003752:	469b      	mov	fp, r3
 8003754:	4643      	mov	r3, r8
 8003756:	eb1a 0303 	adds.w	r3, sl, r3
 800375a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800375e:	464b      	mov	r3, r9
 8003760:	eb4b 0303 	adc.w	r3, fp, r3
 8003764:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003774:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003778:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800377c:	460b      	mov	r3, r1
 800377e:	18db      	adds	r3, r3, r3
 8003780:	643b      	str	r3, [r7, #64]	; 0x40
 8003782:	4613      	mov	r3, r2
 8003784:	eb42 0303 	adc.w	r3, r2, r3
 8003788:	647b      	str	r3, [r7, #68]	; 0x44
 800378a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800378e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003792:	f7fc fd6d 	bl	8000270 <__aeabi_uldivmod>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	4611      	mov	r1, r2
 800379c:	4b3b      	ldr	r3, [pc, #236]	; (800388c <UART_SetConfig+0x2d4>)
 800379e:	fba3 2301 	umull	r2, r3, r3, r1
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	2264      	movs	r2, #100	; 0x64
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	1acb      	subs	r3, r1, r3
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80037b2:	4b36      	ldr	r3, [pc, #216]	; (800388c <UART_SetConfig+0x2d4>)
 80037b4:	fba3 2302 	umull	r2, r3, r3, r2
 80037b8:	095b      	lsrs	r3, r3, #5
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037c0:	441c      	add	r4, r3
 80037c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037c6:	2200      	movs	r2, #0
 80037c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80037d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80037d4:	4642      	mov	r2, r8
 80037d6:	464b      	mov	r3, r9
 80037d8:	1891      	adds	r1, r2, r2
 80037da:	63b9      	str	r1, [r7, #56]	; 0x38
 80037dc:	415b      	adcs	r3, r3
 80037de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80037e4:	4641      	mov	r1, r8
 80037e6:	1851      	adds	r1, r2, r1
 80037e8:	6339      	str	r1, [r7, #48]	; 0x30
 80037ea:	4649      	mov	r1, r9
 80037ec:	414b      	adcs	r3, r1
 80037ee:	637b      	str	r3, [r7, #52]	; 0x34
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	f04f 0300 	mov.w	r3, #0
 80037f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80037fc:	4659      	mov	r1, fp
 80037fe:	00cb      	lsls	r3, r1, #3
 8003800:	4651      	mov	r1, sl
 8003802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003806:	4651      	mov	r1, sl
 8003808:	00ca      	lsls	r2, r1, #3
 800380a:	4610      	mov	r0, r2
 800380c:	4619      	mov	r1, r3
 800380e:	4603      	mov	r3, r0
 8003810:	4642      	mov	r2, r8
 8003812:	189b      	adds	r3, r3, r2
 8003814:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003818:	464b      	mov	r3, r9
 800381a:	460a      	mov	r2, r1
 800381c:	eb42 0303 	adc.w	r3, r2, r3
 8003820:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003830:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003834:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003838:	460b      	mov	r3, r1
 800383a:	18db      	adds	r3, r3, r3
 800383c:	62bb      	str	r3, [r7, #40]	; 0x28
 800383e:	4613      	mov	r3, r2
 8003840:	eb42 0303 	adc.w	r3, r2, r3
 8003844:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003846:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800384a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800384e:	f7fc fd0f 	bl	8000270 <__aeabi_uldivmod>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <UART_SetConfig+0x2d4>)
 8003858:	fba3 1302 	umull	r1, r3, r3, r2
 800385c:	095b      	lsrs	r3, r3, #5
 800385e:	2164      	movs	r1, #100	; 0x64
 8003860:	fb01 f303 	mul.w	r3, r1, r3
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	3332      	adds	r3, #50	; 0x32
 800386a:	4a08      	ldr	r2, [pc, #32]	; (800388c <UART_SetConfig+0x2d4>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	f003 0207 	and.w	r2, r3, #7
 8003876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4422      	add	r2, r4
 800387e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003880:	e105      	b.n	8003a8e <UART_SetConfig+0x4d6>
 8003882:	bf00      	nop
 8003884:	40011000 	.word	0x40011000
 8003888:	40011400 	.word	0x40011400
 800388c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003890:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003894:	2200      	movs	r2, #0
 8003896:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800389a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800389e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80038a2:	4642      	mov	r2, r8
 80038a4:	464b      	mov	r3, r9
 80038a6:	1891      	adds	r1, r2, r2
 80038a8:	6239      	str	r1, [r7, #32]
 80038aa:	415b      	adcs	r3, r3
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
 80038ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038b2:	4641      	mov	r1, r8
 80038b4:	1854      	adds	r4, r2, r1
 80038b6:	4649      	mov	r1, r9
 80038b8:	eb43 0501 	adc.w	r5, r3, r1
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	00eb      	lsls	r3, r5, #3
 80038c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038ca:	00e2      	lsls	r2, r4, #3
 80038cc:	4614      	mov	r4, r2
 80038ce:	461d      	mov	r5, r3
 80038d0:	4643      	mov	r3, r8
 80038d2:	18e3      	adds	r3, r4, r3
 80038d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80038d8:	464b      	mov	r3, r9
 80038da:	eb45 0303 	adc.w	r3, r5, r3
 80038de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80038e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80038ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80038fe:	4629      	mov	r1, r5
 8003900:	008b      	lsls	r3, r1, #2
 8003902:	4621      	mov	r1, r4
 8003904:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003908:	4621      	mov	r1, r4
 800390a:	008a      	lsls	r2, r1, #2
 800390c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003910:	f7fc fcae 	bl	8000270 <__aeabi_uldivmod>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4b60      	ldr	r3, [pc, #384]	; (8003a9c <UART_SetConfig+0x4e4>)
 800391a:	fba3 2302 	umull	r2, r3, r3, r2
 800391e:	095b      	lsrs	r3, r3, #5
 8003920:	011c      	lsls	r4, r3, #4
 8003922:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003926:	2200      	movs	r2, #0
 8003928:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800392c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003930:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003934:	4642      	mov	r2, r8
 8003936:	464b      	mov	r3, r9
 8003938:	1891      	adds	r1, r2, r2
 800393a:	61b9      	str	r1, [r7, #24]
 800393c:	415b      	adcs	r3, r3
 800393e:	61fb      	str	r3, [r7, #28]
 8003940:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003944:	4641      	mov	r1, r8
 8003946:	1851      	adds	r1, r2, r1
 8003948:	6139      	str	r1, [r7, #16]
 800394a:	4649      	mov	r1, r9
 800394c:	414b      	adcs	r3, r1
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800395c:	4659      	mov	r1, fp
 800395e:	00cb      	lsls	r3, r1, #3
 8003960:	4651      	mov	r1, sl
 8003962:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003966:	4651      	mov	r1, sl
 8003968:	00ca      	lsls	r2, r1, #3
 800396a:	4610      	mov	r0, r2
 800396c:	4619      	mov	r1, r3
 800396e:	4603      	mov	r3, r0
 8003970:	4642      	mov	r2, r8
 8003972:	189b      	adds	r3, r3, r2
 8003974:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003978:	464b      	mov	r3, r9
 800397a:	460a      	mov	r2, r1
 800397c:	eb42 0303 	adc.w	r3, r2, r3
 8003980:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	67bb      	str	r3, [r7, #120]	; 0x78
 800398e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800399c:	4649      	mov	r1, r9
 800399e:	008b      	lsls	r3, r1, #2
 80039a0:	4641      	mov	r1, r8
 80039a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039a6:	4641      	mov	r1, r8
 80039a8:	008a      	lsls	r2, r1, #2
 80039aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80039ae:	f7fc fc5f 	bl	8000270 <__aeabi_uldivmod>
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	4b39      	ldr	r3, [pc, #228]	; (8003a9c <UART_SetConfig+0x4e4>)
 80039b8:	fba3 1302 	umull	r1, r3, r3, r2
 80039bc:	095b      	lsrs	r3, r3, #5
 80039be:	2164      	movs	r1, #100	; 0x64
 80039c0:	fb01 f303 	mul.w	r3, r1, r3
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	3332      	adds	r3, #50	; 0x32
 80039ca:	4a34      	ldr	r2, [pc, #208]	; (8003a9c <UART_SetConfig+0x4e4>)
 80039cc:	fba2 2303 	umull	r2, r3, r2, r3
 80039d0:	095b      	lsrs	r3, r3, #5
 80039d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d6:	441c      	add	r4, r3
 80039d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039dc:	2200      	movs	r2, #0
 80039de:	673b      	str	r3, [r7, #112]	; 0x70
 80039e0:	677a      	str	r2, [r7, #116]	; 0x74
 80039e2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80039e6:	4642      	mov	r2, r8
 80039e8:	464b      	mov	r3, r9
 80039ea:	1891      	adds	r1, r2, r2
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	415b      	adcs	r3, r3
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039f6:	4641      	mov	r1, r8
 80039f8:	1851      	adds	r1, r2, r1
 80039fa:	6039      	str	r1, [r7, #0]
 80039fc:	4649      	mov	r1, r9
 80039fe:	414b      	adcs	r3, r1
 8003a00:	607b      	str	r3, [r7, #4]
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	f04f 0300 	mov.w	r3, #0
 8003a0a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a0e:	4659      	mov	r1, fp
 8003a10:	00cb      	lsls	r3, r1, #3
 8003a12:	4651      	mov	r1, sl
 8003a14:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a18:	4651      	mov	r1, sl
 8003a1a:	00ca      	lsls	r2, r1, #3
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4603      	mov	r3, r0
 8003a22:	4642      	mov	r2, r8
 8003a24:	189b      	adds	r3, r3, r2
 8003a26:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a28:	464b      	mov	r3, r9
 8003a2a:	460a      	mov	r2, r1
 8003a2c:	eb42 0303 	adc.w	r3, r2, r3
 8003a30:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	663b      	str	r3, [r7, #96]	; 0x60
 8003a3c:	667a      	str	r2, [r7, #100]	; 0x64
 8003a3e:	f04f 0200 	mov.w	r2, #0
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003a4a:	4649      	mov	r1, r9
 8003a4c:	008b      	lsls	r3, r1, #2
 8003a4e:	4641      	mov	r1, r8
 8003a50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a54:	4641      	mov	r1, r8
 8003a56:	008a      	lsls	r2, r1, #2
 8003a58:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a5c:	f7fc fc08 	bl	8000270 <__aeabi_uldivmod>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <UART_SetConfig+0x4e4>)
 8003a66:	fba3 1302 	umull	r1, r3, r3, r2
 8003a6a:	095b      	lsrs	r3, r3, #5
 8003a6c:	2164      	movs	r1, #100	; 0x64
 8003a6e:	fb01 f303 	mul.w	r3, r1, r3
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	3332      	adds	r3, #50	; 0x32
 8003a78:	4a08      	ldr	r2, [pc, #32]	; (8003a9c <UART_SetConfig+0x4e4>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	095b      	lsrs	r3, r3, #5
 8003a80:	f003 020f 	and.w	r2, r3, #15
 8003a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4422      	add	r2, r4
 8003a8c:	609a      	str	r2, [r3, #8]
}
 8003a8e:	bf00      	nop
 8003a90:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003a94:	46bd      	mov	sp, r7
 8003a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a9a:	bf00      	nop
 8003a9c:	51eb851f 	.word	0x51eb851f

08003aa0 <__errno>:
 8003aa0:	4b01      	ldr	r3, [pc, #4]	; (8003aa8 <__errno+0x8>)
 8003aa2:	6818      	ldr	r0, [r3, #0]
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	2000000c 	.word	0x2000000c

08003aac <__libc_init_array>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	4d0d      	ldr	r5, [pc, #52]	; (8003ae4 <__libc_init_array+0x38>)
 8003ab0:	4c0d      	ldr	r4, [pc, #52]	; (8003ae8 <__libc_init_array+0x3c>)
 8003ab2:	1b64      	subs	r4, r4, r5
 8003ab4:	10a4      	asrs	r4, r4, #2
 8003ab6:	2600      	movs	r6, #0
 8003ab8:	42a6      	cmp	r6, r4
 8003aba:	d109      	bne.n	8003ad0 <__libc_init_array+0x24>
 8003abc:	4d0b      	ldr	r5, [pc, #44]	; (8003aec <__libc_init_array+0x40>)
 8003abe:	4c0c      	ldr	r4, [pc, #48]	; (8003af0 <__libc_init_array+0x44>)
 8003ac0:	f000 ffae 	bl	8004a20 <_init>
 8003ac4:	1b64      	subs	r4, r4, r5
 8003ac6:	10a4      	asrs	r4, r4, #2
 8003ac8:	2600      	movs	r6, #0
 8003aca:	42a6      	cmp	r6, r4
 8003acc:	d105      	bne.n	8003ada <__libc_init_array+0x2e>
 8003ace:	bd70      	pop	{r4, r5, r6, pc}
 8003ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ad4:	4798      	blx	r3
 8003ad6:	3601      	adds	r6, #1
 8003ad8:	e7ee      	b.n	8003ab8 <__libc_init_array+0xc>
 8003ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ade:	4798      	blx	r3
 8003ae0:	3601      	adds	r6, #1
 8003ae2:	e7f2      	b.n	8003aca <__libc_init_array+0x1e>
 8003ae4:	08004b98 	.word	0x08004b98
 8003ae8:	08004b98 	.word	0x08004b98
 8003aec:	08004b98 	.word	0x08004b98
 8003af0:	08004b9c 	.word	0x08004b9c

08003af4 <memset>:
 8003af4:	4402      	add	r2, r0
 8003af6:	4603      	mov	r3, r0
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d100      	bne.n	8003afe <memset+0xa>
 8003afc:	4770      	bx	lr
 8003afe:	f803 1b01 	strb.w	r1, [r3], #1
 8003b02:	e7f9      	b.n	8003af8 <memset+0x4>

08003b04 <iprintf>:
 8003b04:	b40f      	push	{r0, r1, r2, r3}
 8003b06:	4b0a      	ldr	r3, [pc, #40]	; (8003b30 <iprintf+0x2c>)
 8003b08:	b513      	push	{r0, r1, r4, lr}
 8003b0a:	681c      	ldr	r4, [r3, #0]
 8003b0c:	b124      	cbz	r4, 8003b18 <iprintf+0x14>
 8003b0e:	69a3      	ldr	r3, [r4, #24]
 8003b10:	b913      	cbnz	r3, 8003b18 <iprintf+0x14>
 8003b12:	4620      	mov	r0, r4
 8003b14:	f000 f866 	bl	8003be4 <__sinit>
 8003b18:	ab05      	add	r3, sp, #20
 8003b1a:	9a04      	ldr	r2, [sp, #16]
 8003b1c:	68a1      	ldr	r1, [r4, #8]
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	4620      	mov	r0, r4
 8003b22:	f000 f9bd 	bl	8003ea0 <_vfiprintf_r>
 8003b26:	b002      	add	sp, #8
 8003b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b2c:	b004      	add	sp, #16
 8003b2e:	4770      	bx	lr
 8003b30:	2000000c 	.word	0x2000000c

08003b34 <std>:
 8003b34:	2300      	movs	r3, #0
 8003b36:	b510      	push	{r4, lr}
 8003b38:	4604      	mov	r4, r0
 8003b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8003b3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b42:	6083      	str	r3, [r0, #8]
 8003b44:	8181      	strh	r1, [r0, #12]
 8003b46:	6643      	str	r3, [r0, #100]	; 0x64
 8003b48:	81c2      	strh	r2, [r0, #14]
 8003b4a:	6183      	str	r3, [r0, #24]
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	2208      	movs	r2, #8
 8003b50:	305c      	adds	r0, #92	; 0x5c
 8003b52:	f7ff ffcf 	bl	8003af4 <memset>
 8003b56:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <std+0x38>)
 8003b58:	6263      	str	r3, [r4, #36]	; 0x24
 8003b5a:	4b05      	ldr	r3, [pc, #20]	; (8003b70 <std+0x3c>)
 8003b5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b5e:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <std+0x40>)
 8003b60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003b62:	4b05      	ldr	r3, [pc, #20]	; (8003b78 <std+0x44>)
 8003b64:	6224      	str	r4, [r4, #32]
 8003b66:	6323      	str	r3, [r4, #48]	; 0x30
 8003b68:	bd10      	pop	{r4, pc}
 8003b6a:	bf00      	nop
 8003b6c:	08004449 	.word	0x08004449
 8003b70:	0800446b 	.word	0x0800446b
 8003b74:	080044a3 	.word	0x080044a3
 8003b78:	080044c7 	.word	0x080044c7

08003b7c <_cleanup_r>:
 8003b7c:	4901      	ldr	r1, [pc, #4]	; (8003b84 <_cleanup_r+0x8>)
 8003b7e:	f000 b8af 	b.w	8003ce0 <_fwalk_reent>
 8003b82:	bf00      	nop
 8003b84:	080047a1 	.word	0x080047a1

08003b88 <__sfmoreglue>:
 8003b88:	b570      	push	{r4, r5, r6, lr}
 8003b8a:	2268      	movs	r2, #104	; 0x68
 8003b8c:	1e4d      	subs	r5, r1, #1
 8003b8e:	4355      	muls	r5, r2
 8003b90:	460e      	mov	r6, r1
 8003b92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003b96:	f000 f8e5 	bl	8003d64 <_malloc_r>
 8003b9a:	4604      	mov	r4, r0
 8003b9c:	b140      	cbz	r0, 8003bb0 <__sfmoreglue+0x28>
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	e9c0 1600 	strd	r1, r6, [r0]
 8003ba4:	300c      	adds	r0, #12
 8003ba6:	60a0      	str	r0, [r4, #8]
 8003ba8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003bac:	f7ff ffa2 	bl	8003af4 <memset>
 8003bb0:	4620      	mov	r0, r4
 8003bb2:	bd70      	pop	{r4, r5, r6, pc}

08003bb4 <__sfp_lock_acquire>:
 8003bb4:	4801      	ldr	r0, [pc, #4]	; (8003bbc <__sfp_lock_acquire+0x8>)
 8003bb6:	f000 b8b3 	b.w	8003d20 <__retarget_lock_acquire_recursive>
 8003bba:	bf00      	nop
 8003bbc:	20000391 	.word	0x20000391

08003bc0 <__sfp_lock_release>:
 8003bc0:	4801      	ldr	r0, [pc, #4]	; (8003bc8 <__sfp_lock_release+0x8>)
 8003bc2:	f000 b8ae 	b.w	8003d22 <__retarget_lock_release_recursive>
 8003bc6:	bf00      	nop
 8003bc8:	20000391 	.word	0x20000391

08003bcc <__sinit_lock_acquire>:
 8003bcc:	4801      	ldr	r0, [pc, #4]	; (8003bd4 <__sinit_lock_acquire+0x8>)
 8003bce:	f000 b8a7 	b.w	8003d20 <__retarget_lock_acquire_recursive>
 8003bd2:	bf00      	nop
 8003bd4:	20000392 	.word	0x20000392

08003bd8 <__sinit_lock_release>:
 8003bd8:	4801      	ldr	r0, [pc, #4]	; (8003be0 <__sinit_lock_release+0x8>)
 8003bda:	f000 b8a2 	b.w	8003d22 <__retarget_lock_release_recursive>
 8003bde:	bf00      	nop
 8003be0:	20000392 	.word	0x20000392

08003be4 <__sinit>:
 8003be4:	b510      	push	{r4, lr}
 8003be6:	4604      	mov	r4, r0
 8003be8:	f7ff fff0 	bl	8003bcc <__sinit_lock_acquire>
 8003bec:	69a3      	ldr	r3, [r4, #24]
 8003bee:	b11b      	cbz	r3, 8003bf8 <__sinit+0x14>
 8003bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bf4:	f7ff bff0 	b.w	8003bd8 <__sinit_lock_release>
 8003bf8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003bfc:	6523      	str	r3, [r4, #80]	; 0x50
 8003bfe:	4b13      	ldr	r3, [pc, #76]	; (8003c4c <__sinit+0x68>)
 8003c00:	4a13      	ldr	r2, [pc, #76]	; (8003c50 <__sinit+0x6c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	62a2      	str	r2, [r4, #40]	; 0x28
 8003c06:	42a3      	cmp	r3, r4
 8003c08:	bf04      	itt	eq
 8003c0a:	2301      	moveq	r3, #1
 8003c0c:	61a3      	streq	r3, [r4, #24]
 8003c0e:	4620      	mov	r0, r4
 8003c10:	f000 f820 	bl	8003c54 <__sfp>
 8003c14:	6060      	str	r0, [r4, #4]
 8003c16:	4620      	mov	r0, r4
 8003c18:	f000 f81c 	bl	8003c54 <__sfp>
 8003c1c:	60a0      	str	r0, [r4, #8]
 8003c1e:	4620      	mov	r0, r4
 8003c20:	f000 f818 	bl	8003c54 <__sfp>
 8003c24:	2200      	movs	r2, #0
 8003c26:	60e0      	str	r0, [r4, #12]
 8003c28:	2104      	movs	r1, #4
 8003c2a:	6860      	ldr	r0, [r4, #4]
 8003c2c:	f7ff ff82 	bl	8003b34 <std>
 8003c30:	68a0      	ldr	r0, [r4, #8]
 8003c32:	2201      	movs	r2, #1
 8003c34:	2109      	movs	r1, #9
 8003c36:	f7ff ff7d 	bl	8003b34 <std>
 8003c3a:	68e0      	ldr	r0, [r4, #12]
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	2112      	movs	r1, #18
 8003c40:	f7ff ff78 	bl	8003b34 <std>
 8003c44:	2301      	movs	r3, #1
 8003c46:	61a3      	str	r3, [r4, #24]
 8003c48:	e7d2      	b.n	8003bf0 <__sinit+0xc>
 8003c4a:	bf00      	nop
 8003c4c:	08004af8 	.word	0x08004af8
 8003c50:	08003b7d 	.word	0x08003b7d

08003c54 <__sfp>:
 8003c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c56:	4607      	mov	r7, r0
 8003c58:	f7ff ffac 	bl	8003bb4 <__sfp_lock_acquire>
 8003c5c:	4b1e      	ldr	r3, [pc, #120]	; (8003cd8 <__sfp+0x84>)
 8003c5e:	681e      	ldr	r6, [r3, #0]
 8003c60:	69b3      	ldr	r3, [r6, #24]
 8003c62:	b913      	cbnz	r3, 8003c6a <__sfp+0x16>
 8003c64:	4630      	mov	r0, r6
 8003c66:	f7ff ffbd 	bl	8003be4 <__sinit>
 8003c6a:	3648      	adds	r6, #72	; 0x48
 8003c6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003c70:	3b01      	subs	r3, #1
 8003c72:	d503      	bpl.n	8003c7c <__sfp+0x28>
 8003c74:	6833      	ldr	r3, [r6, #0]
 8003c76:	b30b      	cbz	r3, 8003cbc <__sfp+0x68>
 8003c78:	6836      	ldr	r6, [r6, #0]
 8003c7a:	e7f7      	b.n	8003c6c <__sfp+0x18>
 8003c7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003c80:	b9d5      	cbnz	r5, 8003cb8 <__sfp+0x64>
 8003c82:	4b16      	ldr	r3, [pc, #88]	; (8003cdc <__sfp+0x88>)
 8003c84:	60e3      	str	r3, [r4, #12]
 8003c86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003c8a:	6665      	str	r5, [r4, #100]	; 0x64
 8003c8c:	f000 f847 	bl	8003d1e <__retarget_lock_init_recursive>
 8003c90:	f7ff ff96 	bl	8003bc0 <__sfp_lock_release>
 8003c94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003c98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003c9c:	6025      	str	r5, [r4, #0]
 8003c9e:	61a5      	str	r5, [r4, #24]
 8003ca0:	2208      	movs	r2, #8
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ca8:	f7ff ff24 	bl	8003af4 <memset>
 8003cac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003cb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cb8:	3468      	adds	r4, #104	; 0x68
 8003cba:	e7d9      	b.n	8003c70 <__sfp+0x1c>
 8003cbc:	2104      	movs	r1, #4
 8003cbe:	4638      	mov	r0, r7
 8003cc0:	f7ff ff62 	bl	8003b88 <__sfmoreglue>
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	6030      	str	r0, [r6, #0]
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	d1d5      	bne.n	8003c78 <__sfp+0x24>
 8003ccc:	f7ff ff78 	bl	8003bc0 <__sfp_lock_release>
 8003cd0:	230c      	movs	r3, #12
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	e7ee      	b.n	8003cb4 <__sfp+0x60>
 8003cd6:	bf00      	nop
 8003cd8:	08004af8 	.word	0x08004af8
 8003cdc:	ffff0001 	.word	0xffff0001

08003ce0 <_fwalk_reent>:
 8003ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ce4:	4606      	mov	r6, r0
 8003ce6:	4688      	mov	r8, r1
 8003ce8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003cec:	2700      	movs	r7, #0
 8003cee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cf2:	f1b9 0901 	subs.w	r9, r9, #1
 8003cf6:	d505      	bpl.n	8003d04 <_fwalk_reent+0x24>
 8003cf8:	6824      	ldr	r4, [r4, #0]
 8003cfa:	2c00      	cmp	r4, #0
 8003cfc:	d1f7      	bne.n	8003cee <_fwalk_reent+0xe>
 8003cfe:	4638      	mov	r0, r7
 8003d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d04:	89ab      	ldrh	r3, [r5, #12]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d907      	bls.n	8003d1a <_fwalk_reent+0x3a>
 8003d0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	d003      	beq.n	8003d1a <_fwalk_reent+0x3a>
 8003d12:	4629      	mov	r1, r5
 8003d14:	4630      	mov	r0, r6
 8003d16:	47c0      	blx	r8
 8003d18:	4307      	orrs	r7, r0
 8003d1a:	3568      	adds	r5, #104	; 0x68
 8003d1c:	e7e9      	b.n	8003cf2 <_fwalk_reent+0x12>

08003d1e <__retarget_lock_init_recursive>:
 8003d1e:	4770      	bx	lr

08003d20 <__retarget_lock_acquire_recursive>:
 8003d20:	4770      	bx	lr

08003d22 <__retarget_lock_release_recursive>:
 8003d22:	4770      	bx	lr

08003d24 <sbrk_aligned>:
 8003d24:	b570      	push	{r4, r5, r6, lr}
 8003d26:	4e0e      	ldr	r6, [pc, #56]	; (8003d60 <sbrk_aligned+0x3c>)
 8003d28:	460c      	mov	r4, r1
 8003d2a:	6831      	ldr	r1, [r6, #0]
 8003d2c:	4605      	mov	r5, r0
 8003d2e:	b911      	cbnz	r1, 8003d36 <sbrk_aligned+0x12>
 8003d30:	f000 fb7a 	bl	8004428 <_sbrk_r>
 8003d34:	6030      	str	r0, [r6, #0]
 8003d36:	4621      	mov	r1, r4
 8003d38:	4628      	mov	r0, r5
 8003d3a:	f000 fb75 	bl	8004428 <_sbrk_r>
 8003d3e:	1c43      	adds	r3, r0, #1
 8003d40:	d00a      	beq.n	8003d58 <sbrk_aligned+0x34>
 8003d42:	1cc4      	adds	r4, r0, #3
 8003d44:	f024 0403 	bic.w	r4, r4, #3
 8003d48:	42a0      	cmp	r0, r4
 8003d4a:	d007      	beq.n	8003d5c <sbrk_aligned+0x38>
 8003d4c:	1a21      	subs	r1, r4, r0
 8003d4e:	4628      	mov	r0, r5
 8003d50:	f000 fb6a 	bl	8004428 <_sbrk_r>
 8003d54:	3001      	adds	r0, #1
 8003d56:	d101      	bne.n	8003d5c <sbrk_aligned+0x38>
 8003d58:	f04f 34ff 	mov.w	r4, #4294967295
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	bd70      	pop	{r4, r5, r6, pc}
 8003d60:	20000398 	.word	0x20000398

08003d64 <_malloc_r>:
 8003d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d68:	1ccd      	adds	r5, r1, #3
 8003d6a:	f025 0503 	bic.w	r5, r5, #3
 8003d6e:	3508      	adds	r5, #8
 8003d70:	2d0c      	cmp	r5, #12
 8003d72:	bf38      	it	cc
 8003d74:	250c      	movcc	r5, #12
 8003d76:	2d00      	cmp	r5, #0
 8003d78:	4607      	mov	r7, r0
 8003d7a:	db01      	blt.n	8003d80 <_malloc_r+0x1c>
 8003d7c:	42a9      	cmp	r1, r5
 8003d7e:	d905      	bls.n	8003d8c <_malloc_r+0x28>
 8003d80:	230c      	movs	r3, #12
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	2600      	movs	r6, #0
 8003d86:	4630      	mov	r0, r6
 8003d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d8c:	4e2e      	ldr	r6, [pc, #184]	; (8003e48 <_malloc_r+0xe4>)
 8003d8e:	f000 fdbb 	bl	8004908 <__malloc_lock>
 8003d92:	6833      	ldr	r3, [r6, #0]
 8003d94:	461c      	mov	r4, r3
 8003d96:	bb34      	cbnz	r4, 8003de6 <_malloc_r+0x82>
 8003d98:	4629      	mov	r1, r5
 8003d9a:	4638      	mov	r0, r7
 8003d9c:	f7ff ffc2 	bl	8003d24 <sbrk_aligned>
 8003da0:	1c43      	adds	r3, r0, #1
 8003da2:	4604      	mov	r4, r0
 8003da4:	d14d      	bne.n	8003e42 <_malloc_r+0xde>
 8003da6:	6834      	ldr	r4, [r6, #0]
 8003da8:	4626      	mov	r6, r4
 8003daa:	2e00      	cmp	r6, #0
 8003dac:	d140      	bne.n	8003e30 <_malloc_r+0xcc>
 8003dae:	6823      	ldr	r3, [r4, #0]
 8003db0:	4631      	mov	r1, r6
 8003db2:	4638      	mov	r0, r7
 8003db4:	eb04 0803 	add.w	r8, r4, r3
 8003db8:	f000 fb36 	bl	8004428 <_sbrk_r>
 8003dbc:	4580      	cmp	r8, r0
 8003dbe:	d13a      	bne.n	8003e36 <_malloc_r+0xd2>
 8003dc0:	6821      	ldr	r1, [r4, #0]
 8003dc2:	3503      	adds	r5, #3
 8003dc4:	1a6d      	subs	r5, r5, r1
 8003dc6:	f025 0503 	bic.w	r5, r5, #3
 8003dca:	3508      	adds	r5, #8
 8003dcc:	2d0c      	cmp	r5, #12
 8003dce:	bf38      	it	cc
 8003dd0:	250c      	movcc	r5, #12
 8003dd2:	4629      	mov	r1, r5
 8003dd4:	4638      	mov	r0, r7
 8003dd6:	f7ff ffa5 	bl	8003d24 <sbrk_aligned>
 8003dda:	3001      	adds	r0, #1
 8003ddc:	d02b      	beq.n	8003e36 <_malloc_r+0xd2>
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	442b      	add	r3, r5
 8003de2:	6023      	str	r3, [r4, #0]
 8003de4:	e00e      	b.n	8003e04 <_malloc_r+0xa0>
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	1b52      	subs	r2, r2, r5
 8003dea:	d41e      	bmi.n	8003e2a <_malloc_r+0xc6>
 8003dec:	2a0b      	cmp	r2, #11
 8003dee:	d916      	bls.n	8003e1e <_malloc_r+0xba>
 8003df0:	1961      	adds	r1, r4, r5
 8003df2:	42a3      	cmp	r3, r4
 8003df4:	6025      	str	r5, [r4, #0]
 8003df6:	bf18      	it	ne
 8003df8:	6059      	strne	r1, [r3, #4]
 8003dfa:	6863      	ldr	r3, [r4, #4]
 8003dfc:	bf08      	it	eq
 8003dfe:	6031      	streq	r1, [r6, #0]
 8003e00:	5162      	str	r2, [r4, r5]
 8003e02:	604b      	str	r3, [r1, #4]
 8003e04:	4638      	mov	r0, r7
 8003e06:	f104 060b 	add.w	r6, r4, #11
 8003e0a:	f000 fd83 	bl	8004914 <__malloc_unlock>
 8003e0e:	f026 0607 	bic.w	r6, r6, #7
 8003e12:	1d23      	adds	r3, r4, #4
 8003e14:	1af2      	subs	r2, r6, r3
 8003e16:	d0b6      	beq.n	8003d86 <_malloc_r+0x22>
 8003e18:	1b9b      	subs	r3, r3, r6
 8003e1a:	50a3      	str	r3, [r4, r2]
 8003e1c:	e7b3      	b.n	8003d86 <_malloc_r+0x22>
 8003e1e:	6862      	ldr	r2, [r4, #4]
 8003e20:	42a3      	cmp	r3, r4
 8003e22:	bf0c      	ite	eq
 8003e24:	6032      	streq	r2, [r6, #0]
 8003e26:	605a      	strne	r2, [r3, #4]
 8003e28:	e7ec      	b.n	8003e04 <_malloc_r+0xa0>
 8003e2a:	4623      	mov	r3, r4
 8003e2c:	6864      	ldr	r4, [r4, #4]
 8003e2e:	e7b2      	b.n	8003d96 <_malloc_r+0x32>
 8003e30:	4634      	mov	r4, r6
 8003e32:	6876      	ldr	r6, [r6, #4]
 8003e34:	e7b9      	b.n	8003daa <_malloc_r+0x46>
 8003e36:	230c      	movs	r3, #12
 8003e38:	603b      	str	r3, [r7, #0]
 8003e3a:	4638      	mov	r0, r7
 8003e3c:	f000 fd6a 	bl	8004914 <__malloc_unlock>
 8003e40:	e7a1      	b.n	8003d86 <_malloc_r+0x22>
 8003e42:	6025      	str	r5, [r4, #0]
 8003e44:	e7de      	b.n	8003e04 <_malloc_r+0xa0>
 8003e46:	bf00      	nop
 8003e48:	20000394 	.word	0x20000394

08003e4c <__sfputc_r>:
 8003e4c:	6893      	ldr	r3, [r2, #8]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	b410      	push	{r4}
 8003e54:	6093      	str	r3, [r2, #8]
 8003e56:	da08      	bge.n	8003e6a <__sfputc_r+0x1e>
 8003e58:	6994      	ldr	r4, [r2, #24]
 8003e5a:	42a3      	cmp	r3, r4
 8003e5c:	db01      	blt.n	8003e62 <__sfputc_r+0x16>
 8003e5e:	290a      	cmp	r1, #10
 8003e60:	d103      	bne.n	8003e6a <__sfputc_r+0x1e>
 8003e62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e66:	f000 bb33 	b.w	80044d0 <__swbuf_r>
 8003e6a:	6813      	ldr	r3, [r2, #0]
 8003e6c:	1c58      	adds	r0, r3, #1
 8003e6e:	6010      	str	r0, [r2, #0]
 8003e70:	7019      	strb	r1, [r3, #0]
 8003e72:	4608      	mov	r0, r1
 8003e74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <__sfputs_r>:
 8003e7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7c:	4606      	mov	r6, r0
 8003e7e:	460f      	mov	r7, r1
 8003e80:	4614      	mov	r4, r2
 8003e82:	18d5      	adds	r5, r2, r3
 8003e84:	42ac      	cmp	r4, r5
 8003e86:	d101      	bne.n	8003e8c <__sfputs_r+0x12>
 8003e88:	2000      	movs	r0, #0
 8003e8a:	e007      	b.n	8003e9c <__sfputs_r+0x22>
 8003e8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e90:	463a      	mov	r2, r7
 8003e92:	4630      	mov	r0, r6
 8003e94:	f7ff ffda 	bl	8003e4c <__sfputc_r>
 8003e98:	1c43      	adds	r3, r0, #1
 8003e9a:	d1f3      	bne.n	8003e84 <__sfputs_r+0xa>
 8003e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ea0 <_vfiprintf_r>:
 8003ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea4:	460d      	mov	r5, r1
 8003ea6:	b09d      	sub	sp, #116	; 0x74
 8003ea8:	4614      	mov	r4, r2
 8003eaa:	4698      	mov	r8, r3
 8003eac:	4606      	mov	r6, r0
 8003eae:	b118      	cbz	r0, 8003eb8 <_vfiprintf_r+0x18>
 8003eb0:	6983      	ldr	r3, [r0, #24]
 8003eb2:	b90b      	cbnz	r3, 8003eb8 <_vfiprintf_r+0x18>
 8003eb4:	f7ff fe96 	bl	8003be4 <__sinit>
 8003eb8:	4b89      	ldr	r3, [pc, #548]	; (80040e0 <_vfiprintf_r+0x240>)
 8003eba:	429d      	cmp	r5, r3
 8003ebc:	d11b      	bne.n	8003ef6 <_vfiprintf_r+0x56>
 8003ebe:	6875      	ldr	r5, [r6, #4]
 8003ec0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ec2:	07d9      	lsls	r1, r3, #31
 8003ec4:	d405      	bmi.n	8003ed2 <_vfiprintf_r+0x32>
 8003ec6:	89ab      	ldrh	r3, [r5, #12]
 8003ec8:	059a      	lsls	r2, r3, #22
 8003eca:	d402      	bmi.n	8003ed2 <_vfiprintf_r+0x32>
 8003ecc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ece:	f7ff ff27 	bl	8003d20 <__retarget_lock_acquire_recursive>
 8003ed2:	89ab      	ldrh	r3, [r5, #12]
 8003ed4:	071b      	lsls	r3, r3, #28
 8003ed6:	d501      	bpl.n	8003edc <_vfiprintf_r+0x3c>
 8003ed8:	692b      	ldr	r3, [r5, #16]
 8003eda:	b9eb      	cbnz	r3, 8003f18 <_vfiprintf_r+0x78>
 8003edc:	4629      	mov	r1, r5
 8003ede:	4630      	mov	r0, r6
 8003ee0:	f000 fb5a 	bl	8004598 <__swsetup_r>
 8003ee4:	b1c0      	cbz	r0, 8003f18 <_vfiprintf_r+0x78>
 8003ee6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ee8:	07dc      	lsls	r4, r3, #31
 8003eea:	d50e      	bpl.n	8003f0a <_vfiprintf_r+0x6a>
 8003eec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef0:	b01d      	add	sp, #116	; 0x74
 8003ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ef6:	4b7b      	ldr	r3, [pc, #492]	; (80040e4 <_vfiprintf_r+0x244>)
 8003ef8:	429d      	cmp	r5, r3
 8003efa:	d101      	bne.n	8003f00 <_vfiprintf_r+0x60>
 8003efc:	68b5      	ldr	r5, [r6, #8]
 8003efe:	e7df      	b.n	8003ec0 <_vfiprintf_r+0x20>
 8003f00:	4b79      	ldr	r3, [pc, #484]	; (80040e8 <_vfiprintf_r+0x248>)
 8003f02:	429d      	cmp	r5, r3
 8003f04:	bf08      	it	eq
 8003f06:	68f5      	ldreq	r5, [r6, #12]
 8003f08:	e7da      	b.n	8003ec0 <_vfiprintf_r+0x20>
 8003f0a:	89ab      	ldrh	r3, [r5, #12]
 8003f0c:	0598      	lsls	r0, r3, #22
 8003f0e:	d4ed      	bmi.n	8003eec <_vfiprintf_r+0x4c>
 8003f10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f12:	f7ff ff06 	bl	8003d22 <__retarget_lock_release_recursive>
 8003f16:	e7e9      	b.n	8003eec <_vfiprintf_r+0x4c>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	9309      	str	r3, [sp, #36]	; 0x24
 8003f1c:	2320      	movs	r3, #32
 8003f1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f22:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f26:	2330      	movs	r3, #48	; 0x30
 8003f28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80040ec <_vfiprintf_r+0x24c>
 8003f2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f30:	f04f 0901 	mov.w	r9, #1
 8003f34:	4623      	mov	r3, r4
 8003f36:	469a      	mov	sl, r3
 8003f38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f3c:	b10a      	cbz	r2, 8003f42 <_vfiprintf_r+0xa2>
 8003f3e:	2a25      	cmp	r2, #37	; 0x25
 8003f40:	d1f9      	bne.n	8003f36 <_vfiprintf_r+0x96>
 8003f42:	ebba 0b04 	subs.w	fp, sl, r4
 8003f46:	d00b      	beq.n	8003f60 <_vfiprintf_r+0xc0>
 8003f48:	465b      	mov	r3, fp
 8003f4a:	4622      	mov	r2, r4
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	4630      	mov	r0, r6
 8003f50:	f7ff ff93 	bl	8003e7a <__sfputs_r>
 8003f54:	3001      	adds	r0, #1
 8003f56:	f000 80aa 	beq.w	80040ae <_vfiprintf_r+0x20e>
 8003f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f5c:	445a      	add	r2, fp
 8003f5e:	9209      	str	r2, [sp, #36]	; 0x24
 8003f60:	f89a 3000 	ldrb.w	r3, [sl]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f000 80a2 	beq.w	80040ae <_vfiprintf_r+0x20e>
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f74:	f10a 0a01 	add.w	sl, sl, #1
 8003f78:	9304      	str	r3, [sp, #16]
 8003f7a:	9307      	str	r3, [sp, #28]
 8003f7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f80:	931a      	str	r3, [sp, #104]	; 0x68
 8003f82:	4654      	mov	r4, sl
 8003f84:	2205      	movs	r2, #5
 8003f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f8a:	4858      	ldr	r0, [pc, #352]	; (80040ec <_vfiprintf_r+0x24c>)
 8003f8c:	f7fc f920 	bl	80001d0 <memchr>
 8003f90:	9a04      	ldr	r2, [sp, #16]
 8003f92:	b9d8      	cbnz	r0, 8003fcc <_vfiprintf_r+0x12c>
 8003f94:	06d1      	lsls	r1, r2, #27
 8003f96:	bf44      	itt	mi
 8003f98:	2320      	movmi	r3, #32
 8003f9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f9e:	0713      	lsls	r3, r2, #28
 8003fa0:	bf44      	itt	mi
 8003fa2:	232b      	movmi	r3, #43	; 0x2b
 8003fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8003fac:	2b2a      	cmp	r3, #42	; 0x2a
 8003fae:	d015      	beq.n	8003fdc <_vfiprintf_r+0x13c>
 8003fb0:	9a07      	ldr	r2, [sp, #28]
 8003fb2:	4654      	mov	r4, sl
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f04f 0c0a 	mov.w	ip, #10
 8003fba:	4621      	mov	r1, r4
 8003fbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fc0:	3b30      	subs	r3, #48	; 0x30
 8003fc2:	2b09      	cmp	r3, #9
 8003fc4:	d94e      	bls.n	8004064 <_vfiprintf_r+0x1c4>
 8003fc6:	b1b0      	cbz	r0, 8003ff6 <_vfiprintf_r+0x156>
 8003fc8:	9207      	str	r2, [sp, #28]
 8003fca:	e014      	b.n	8003ff6 <_vfiprintf_r+0x156>
 8003fcc:	eba0 0308 	sub.w	r3, r0, r8
 8003fd0:	fa09 f303 	lsl.w	r3, r9, r3
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	9304      	str	r3, [sp, #16]
 8003fd8:	46a2      	mov	sl, r4
 8003fda:	e7d2      	b.n	8003f82 <_vfiprintf_r+0xe2>
 8003fdc:	9b03      	ldr	r3, [sp, #12]
 8003fde:	1d19      	adds	r1, r3, #4
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	9103      	str	r1, [sp, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bfbb      	ittet	lt
 8003fe8:	425b      	neglt	r3, r3
 8003fea:	f042 0202 	orrlt.w	r2, r2, #2
 8003fee:	9307      	strge	r3, [sp, #28]
 8003ff0:	9307      	strlt	r3, [sp, #28]
 8003ff2:	bfb8      	it	lt
 8003ff4:	9204      	strlt	r2, [sp, #16]
 8003ff6:	7823      	ldrb	r3, [r4, #0]
 8003ff8:	2b2e      	cmp	r3, #46	; 0x2e
 8003ffa:	d10c      	bne.n	8004016 <_vfiprintf_r+0x176>
 8003ffc:	7863      	ldrb	r3, [r4, #1]
 8003ffe:	2b2a      	cmp	r3, #42	; 0x2a
 8004000:	d135      	bne.n	800406e <_vfiprintf_r+0x1ce>
 8004002:	9b03      	ldr	r3, [sp, #12]
 8004004:	1d1a      	adds	r2, r3, #4
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	9203      	str	r2, [sp, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	bfb8      	it	lt
 800400e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004012:	3402      	adds	r4, #2
 8004014:	9305      	str	r3, [sp, #20]
 8004016:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80040fc <_vfiprintf_r+0x25c>
 800401a:	7821      	ldrb	r1, [r4, #0]
 800401c:	2203      	movs	r2, #3
 800401e:	4650      	mov	r0, sl
 8004020:	f7fc f8d6 	bl	80001d0 <memchr>
 8004024:	b140      	cbz	r0, 8004038 <_vfiprintf_r+0x198>
 8004026:	2340      	movs	r3, #64	; 0x40
 8004028:	eba0 000a 	sub.w	r0, r0, sl
 800402c:	fa03 f000 	lsl.w	r0, r3, r0
 8004030:	9b04      	ldr	r3, [sp, #16]
 8004032:	4303      	orrs	r3, r0
 8004034:	3401      	adds	r4, #1
 8004036:	9304      	str	r3, [sp, #16]
 8004038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800403c:	482c      	ldr	r0, [pc, #176]	; (80040f0 <_vfiprintf_r+0x250>)
 800403e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004042:	2206      	movs	r2, #6
 8004044:	f7fc f8c4 	bl	80001d0 <memchr>
 8004048:	2800      	cmp	r0, #0
 800404a:	d03f      	beq.n	80040cc <_vfiprintf_r+0x22c>
 800404c:	4b29      	ldr	r3, [pc, #164]	; (80040f4 <_vfiprintf_r+0x254>)
 800404e:	bb1b      	cbnz	r3, 8004098 <_vfiprintf_r+0x1f8>
 8004050:	9b03      	ldr	r3, [sp, #12]
 8004052:	3307      	adds	r3, #7
 8004054:	f023 0307 	bic.w	r3, r3, #7
 8004058:	3308      	adds	r3, #8
 800405a:	9303      	str	r3, [sp, #12]
 800405c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800405e:	443b      	add	r3, r7
 8004060:	9309      	str	r3, [sp, #36]	; 0x24
 8004062:	e767      	b.n	8003f34 <_vfiprintf_r+0x94>
 8004064:	fb0c 3202 	mla	r2, ip, r2, r3
 8004068:	460c      	mov	r4, r1
 800406a:	2001      	movs	r0, #1
 800406c:	e7a5      	b.n	8003fba <_vfiprintf_r+0x11a>
 800406e:	2300      	movs	r3, #0
 8004070:	3401      	adds	r4, #1
 8004072:	9305      	str	r3, [sp, #20]
 8004074:	4619      	mov	r1, r3
 8004076:	f04f 0c0a 	mov.w	ip, #10
 800407a:	4620      	mov	r0, r4
 800407c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004080:	3a30      	subs	r2, #48	; 0x30
 8004082:	2a09      	cmp	r2, #9
 8004084:	d903      	bls.n	800408e <_vfiprintf_r+0x1ee>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0c5      	beq.n	8004016 <_vfiprintf_r+0x176>
 800408a:	9105      	str	r1, [sp, #20]
 800408c:	e7c3      	b.n	8004016 <_vfiprintf_r+0x176>
 800408e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004092:	4604      	mov	r4, r0
 8004094:	2301      	movs	r3, #1
 8004096:	e7f0      	b.n	800407a <_vfiprintf_r+0x1da>
 8004098:	ab03      	add	r3, sp, #12
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	462a      	mov	r2, r5
 800409e:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <_vfiprintf_r+0x258>)
 80040a0:	a904      	add	r1, sp, #16
 80040a2:	4630      	mov	r0, r6
 80040a4:	f3af 8000 	nop.w
 80040a8:	4607      	mov	r7, r0
 80040aa:	1c78      	adds	r0, r7, #1
 80040ac:	d1d6      	bne.n	800405c <_vfiprintf_r+0x1bc>
 80040ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040b0:	07d9      	lsls	r1, r3, #31
 80040b2:	d405      	bmi.n	80040c0 <_vfiprintf_r+0x220>
 80040b4:	89ab      	ldrh	r3, [r5, #12]
 80040b6:	059a      	lsls	r2, r3, #22
 80040b8:	d402      	bmi.n	80040c0 <_vfiprintf_r+0x220>
 80040ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040bc:	f7ff fe31 	bl	8003d22 <__retarget_lock_release_recursive>
 80040c0:	89ab      	ldrh	r3, [r5, #12]
 80040c2:	065b      	lsls	r3, r3, #25
 80040c4:	f53f af12 	bmi.w	8003eec <_vfiprintf_r+0x4c>
 80040c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040ca:	e711      	b.n	8003ef0 <_vfiprintf_r+0x50>
 80040cc:	ab03      	add	r3, sp, #12
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	462a      	mov	r2, r5
 80040d2:	4b09      	ldr	r3, [pc, #36]	; (80040f8 <_vfiprintf_r+0x258>)
 80040d4:	a904      	add	r1, sp, #16
 80040d6:	4630      	mov	r0, r6
 80040d8:	f000 f880 	bl	80041dc <_printf_i>
 80040dc:	e7e4      	b.n	80040a8 <_vfiprintf_r+0x208>
 80040de:	bf00      	nop
 80040e0:	08004b1c 	.word	0x08004b1c
 80040e4:	08004b3c 	.word	0x08004b3c
 80040e8:	08004afc 	.word	0x08004afc
 80040ec:	08004b5c 	.word	0x08004b5c
 80040f0:	08004b66 	.word	0x08004b66
 80040f4:	00000000 	.word	0x00000000
 80040f8:	08003e7b 	.word	0x08003e7b
 80040fc:	08004b62 	.word	0x08004b62

08004100 <_printf_common>:
 8004100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004104:	4616      	mov	r6, r2
 8004106:	4699      	mov	r9, r3
 8004108:	688a      	ldr	r2, [r1, #8]
 800410a:	690b      	ldr	r3, [r1, #16]
 800410c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004110:	4293      	cmp	r3, r2
 8004112:	bfb8      	it	lt
 8004114:	4613      	movlt	r3, r2
 8004116:	6033      	str	r3, [r6, #0]
 8004118:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800411c:	4607      	mov	r7, r0
 800411e:	460c      	mov	r4, r1
 8004120:	b10a      	cbz	r2, 8004126 <_printf_common+0x26>
 8004122:	3301      	adds	r3, #1
 8004124:	6033      	str	r3, [r6, #0]
 8004126:	6823      	ldr	r3, [r4, #0]
 8004128:	0699      	lsls	r1, r3, #26
 800412a:	bf42      	ittt	mi
 800412c:	6833      	ldrmi	r3, [r6, #0]
 800412e:	3302      	addmi	r3, #2
 8004130:	6033      	strmi	r3, [r6, #0]
 8004132:	6825      	ldr	r5, [r4, #0]
 8004134:	f015 0506 	ands.w	r5, r5, #6
 8004138:	d106      	bne.n	8004148 <_printf_common+0x48>
 800413a:	f104 0a19 	add.w	sl, r4, #25
 800413e:	68e3      	ldr	r3, [r4, #12]
 8004140:	6832      	ldr	r2, [r6, #0]
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	42ab      	cmp	r3, r5
 8004146:	dc26      	bgt.n	8004196 <_printf_common+0x96>
 8004148:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800414c:	1e13      	subs	r3, r2, #0
 800414e:	6822      	ldr	r2, [r4, #0]
 8004150:	bf18      	it	ne
 8004152:	2301      	movne	r3, #1
 8004154:	0692      	lsls	r2, r2, #26
 8004156:	d42b      	bmi.n	80041b0 <_printf_common+0xb0>
 8004158:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800415c:	4649      	mov	r1, r9
 800415e:	4638      	mov	r0, r7
 8004160:	47c0      	blx	r8
 8004162:	3001      	adds	r0, #1
 8004164:	d01e      	beq.n	80041a4 <_printf_common+0xa4>
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	68e5      	ldr	r5, [r4, #12]
 800416a:	6832      	ldr	r2, [r6, #0]
 800416c:	f003 0306 	and.w	r3, r3, #6
 8004170:	2b04      	cmp	r3, #4
 8004172:	bf08      	it	eq
 8004174:	1aad      	subeq	r5, r5, r2
 8004176:	68a3      	ldr	r3, [r4, #8]
 8004178:	6922      	ldr	r2, [r4, #16]
 800417a:	bf0c      	ite	eq
 800417c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004180:	2500      	movne	r5, #0
 8004182:	4293      	cmp	r3, r2
 8004184:	bfc4      	itt	gt
 8004186:	1a9b      	subgt	r3, r3, r2
 8004188:	18ed      	addgt	r5, r5, r3
 800418a:	2600      	movs	r6, #0
 800418c:	341a      	adds	r4, #26
 800418e:	42b5      	cmp	r5, r6
 8004190:	d11a      	bne.n	80041c8 <_printf_common+0xc8>
 8004192:	2000      	movs	r0, #0
 8004194:	e008      	b.n	80041a8 <_printf_common+0xa8>
 8004196:	2301      	movs	r3, #1
 8004198:	4652      	mov	r2, sl
 800419a:	4649      	mov	r1, r9
 800419c:	4638      	mov	r0, r7
 800419e:	47c0      	blx	r8
 80041a0:	3001      	adds	r0, #1
 80041a2:	d103      	bne.n	80041ac <_printf_common+0xac>
 80041a4:	f04f 30ff 	mov.w	r0, #4294967295
 80041a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ac:	3501      	adds	r5, #1
 80041ae:	e7c6      	b.n	800413e <_printf_common+0x3e>
 80041b0:	18e1      	adds	r1, r4, r3
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	2030      	movs	r0, #48	; 0x30
 80041b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041ba:	4422      	add	r2, r4
 80041bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041c4:	3302      	adds	r3, #2
 80041c6:	e7c7      	b.n	8004158 <_printf_common+0x58>
 80041c8:	2301      	movs	r3, #1
 80041ca:	4622      	mov	r2, r4
 80041cc:	4649      	mov	r1, r9
 80041ce:	4638      	mov	r0, r7
 80041d0:	47c0      	blx	r8
 80041d2:	3001      	adds	r0, #1
 80041d4:	d0e6      	beq.n	80041a4 <_printf_common+0xa4>
 80041d6:	3601      	adds	r6, #1
 80041d8:	e7d9      	b.n	800418e <_printf_common+0x8e>
	...

080041dc <_printf_i>:
 80041dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041e0:	7e0f      	ldrb	r7, [r1, #24]
 80041e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041e4:	2f78      	cmp	r7, #120	; 0x78
 80041e6:	4691      	mov	r9, r2
 80041e8:	4680      	mov	r8, r0
 80041ea:	460c      	mov	r4, r1
 80041ec:	469a      	mov	sl, r3
 80041ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041f2:	d807      	bhi.n	8004204 <_printf_i+0x28>
 80041f4:	2f62      	cmp	r7, #98	; 0x62
 80041f6:	d80a      	bhi.n	800420e <_printf_i+0x32>
 80041f8:	2f00      	cmp	r7, #0
 80041fa:	f000 80d8 	beq.w	80043ae <_printf_i+0x1d2>
 80041fe:	2f58      	cmp	r7, #88	; 0x58
 8004200:	f000 80a3 	beq.w	800434a <_printf_i+0x16e>
 8004204:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004208:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800420c:	e03a      	b.n	8004284 <_printf_i+0xa8>
 800420e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004212:	2b15      	cmp	r3, #21
 8004214:	d8f6      	bhi.n	8004204 <_printf_i+0x28>
 8004216:	a101      	add	r1, pc, #4	; (adr r1, 800421c <_printf_i+0x40>)
 8004218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800421c:	08004275 	.word	0x08004275
 8004220:	08004289 	.word	0x08004289
 8004224:	08004205 	.word	0x08004205
 8004228:	08004205 	.word	0x08004205
 800422c:	08004205 	.word	0x08004205
 8004230:	08004205 	.word	0x08004205
 8004234:	08004289 	.word	0x08004289
 8004238:	08004205 	.word	0x08004205
 800423c:	08004205 	.word	0x08004205
 8004240:	08004205 	.word	0x08004205
 8004244:	08004205 	.word	0x08004205
 8004248:	08004395 	.word	0x08004395
 800424c:	080042b9 	.word	0x080042b9
 8004250:	08004377 	.word	0x08004377
 8004254:	08004205 	.word	0x08004205
 8004258:	08004205 	.word	0x08004205
 800425c:	080043b7 	.word	0x080043b7
 8004260:	08004205 	.word	0x08004205
 8004264:	080042b9 	.word	0x080042b9
 8004268:	08004205 	.word	0x08004205
 800426c:	08004205 	.word	0x08004205
 8004270:	0800437f 	.word	0x0800437f
 8004274:	682b      	ldr	r3, [r5, #0]
 8004276:	1d1a      	adds	r2, r3, #4
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	602a      	str	r2, [r5, #0]
 800427c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004280:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004284:	2301      	movs	r3, #1
 8004286:	e0a3      	b.n	80043d0 <_printf_i+0x1f4>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	6829      	ldr	r1, [r5, #0]
 800428c:	0606      	lsls	r6, r0, #24
 800428e:	f101 0304 	add.w	r3, r1, #4
 8004292:	d50a      	bpl.n	80042aa <_printf_i+0xce>
 8004294:	680e      	ldr	r6, [r1, #0]
 8004296:	602b      	str	r3, [r5, #0]
 8004298:	2e00      	cmp	r6, #0
 800429a:	da03      	bge.n	80042a4 <_printf_i+0xc8>
 800429c:	232d      	movs	r3, #45	; 0x2d
 800429e:	4276      	negs	r6, r6
 80042a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042a4:	485e      	ldr	r0, [pc, #376]	; (8004420 <_printf_i+0x244>)
 80042a6:	230a      	movs	r3, #10
 80042a8:	e019      	b.n	80042de <_printf_i+0x102>
 80042aa:	680e      	ldr	r6, [r1, #0]
 80042ac:	602b      	str	r3, [r5, #0]
 80042ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042b2:	bf18      	it	ne
 80042b4:	b236      	sxthne	r6, r6
 80042b6:	e7ef      	b.n	8004298 <_printf_i+0xbc>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	6820      	ldr	r0, [r4, #0]
 80042bc:	1d19      	adds	r1, r3, #4
 80042be:	6029      	str	r1, [r5, #0]
 80042c0:	0601      	lsls	r1, r0, #24
 80042c2:	d501      	bpl.n	80042c8 <_printf_i+0xec>
 80042c4:	681e      	ldr	r6, [r3, #0]
 80042c6:	e002      	b.n	80042ce <_printf_i+0xf2>
 80042c8:	0646      	lsls	r6, r0, #25
 80042ca:	d5fb      	bpl.n	80042c4 <_printf_i+0xe8>
 80042cc:	881e      	ldrh	r6, [r3, #0]
 80042ce:	4854      	ldr	r0, [pc, #336]	; (8004420 <_printf_i+0x244>)
 80042d0:	2f6f      	cmp	r7, #111	; 0x6f
 80042d2:	bf0c      	ite	eq
 80042d4:	2308      	moveq	r3, #8
 80042d6:	230a      	movne	r3, #10
 80042d8:	2100      	movs	r1, #0
 80042da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042de:	6865      	ldr	r5, [r4, #4]
 80042e0:	60a5      	str	r5, [r4, #8]
 80042e2:	2d00      	cmp	r5, #0
 80042e4:	bfa2      	ittt	ge
 80042e6:	6821      	ldrge	r1, [r4, #0]
 80042e8:	f021 0104 	bicge.w	r1, r1, #4
 80042ec:	6021      	strge	r1, [r4, #0]
 80042ee:	b90e      	cbnz	r6, 80042f4 <_printf_i+0x118>
 80042f0:	2d00      	cmp	r5, #0
 80042f2:	d04d      	beq.n	8004390 <_printf_i+0x1b4>
 80042f4:	4615      	mov	r5, r2
 80042f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80042fa:	fb03 6711 	mls	r7, r3, r1, r6
 80042fe:	5dc7      	ldrb	r7, [r0, r7]
 8004300:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004304:	4637      	mov	r7, r6
 8004306:	42bb      	cmp	r3, r7
 8004308:	460e      	mov	r6, r1
 800430a:	d9f4      	bls.n	80042f6 <_printf_i+0x11a>
 800430c:	2b08      	cmp	r3, #8
 800430e:	d10b      	bne.n	8004328 <_printf_i+0x14c>
 8004310:	6823      	ldr	r3, [r4, #0]
 8004312:	07de      	lsls	r6, r3, #31
 8004314:	d508      	bpl.n	8004328 <_printf_i+0x14c>
 8004316:	6923      	ldr	r3, [r4, #16]
 8004318:	6861      	ldr	r1, [r4, #4]
 800431a:	4299      	cmp	r1, r3
 800431c:	bfde      	ittt	le
 800431e:	2330      	movle	r3, #48	; 0x30
 8004320:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004324:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004328:	1b52      	subs	r2, r2, r5
 800432a:	6122      	str	r2, [r4, #16]
 800432c:	f8cd a000 	str.w	sl, [sp]
 8004330:	464b      	mov	r3, r9
 8004332:	aa03      	add	r2, sp, #12
 8004334:	4621      	mov	r1, r4
 8004336:	4640      	mov	r0, r8
 8004338:	f7ff fee2 	bl	8004100 <_printf_common>
 800433c:	3001      	adds	r0, #1
 800433e:	d14c      	bne.n	80043da <_printf_i+0x1fe>
 8004340:	f04f 30ff 	mov.w	r0, #4294967295
 8004344:	b004      	add	sp, #16
 8004346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800434a:	4835      	ldr	r0, [pc, #212]	; (8004420 <_printf_i+0x244>)
 800434c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004350:	6829      	ldr	r1, [r5, #0]
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	f851 6b04 	ldr.w	r6, [r1], #4
 8004358:	6029      	str	r1, [r5, #0]
 800435a:	061d      	lsls	r5, r3, #24
 800435c:	d514      	bpl.n	8004388 <_printf_i+0x1ac>
 800435e:	07df      	lsls	r7, r3, #31
 8004360:	bf44      	itt	mi
 8004362:	f043 0320 	orrmi.w	r3, r3, #32
 8004366:	6023      	strmi	r3, [r4, #0]
 8004368:	b91e      	cbnz	r6, 8004372 <_printf_i+0x196>
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	f023 0320 	bic.w	r3, r3, #32
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	2310      	movs	r3, #16
 8004374:	e7b0      	b.n	80042d8 <_printf_i+0xfc>
 8004376:	6823      	ldr	r3, [r4, #0]
 8004378:	f043 0320 	orr.w	r3, r3, #32
 800437c:	6023      	str	r3, [r4, #0]
 800437e:	2378      	movs	r3, #120	; 0x78
 8004380:	4828      	ldr	r0, [pc, #160]	; (8004424 <_printf_i+0x248>)
 8004382:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004386:	e7e3      	b.n	8004350 <_printf_i+0x174>
 8004388:	0659      	lsls	r1, r3, #25
 800438a:	bf48      	it	mi
 800438c:	b2b6      	uxthmi	r6, r6
 800438e:	e7e6      	b.n	800435e <_printf_i+0x182>
 8004390:	4615      	mov	r5, r2
 8004392:	e7bb      	b.n	800430c <_printf_i+0x130>
 8004394:	682b      	ldr	r3, [r5, #0]
 8004396:	6826      	ldr	r6, [r4, #0]
 8004398:	6961      	ldr	r1, [r4, #20]
 800439a:	1d18      	adds	r0, r3, #4
 800439c:	6028      	str	r0, [r5, #0]
 800439e:	0635      	lsls	r5, r6, #24
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	d501      	bpl.n	80043a8 <_printf_i+0x1cc>
 80043a4:	6019      	str	r1, [r3, #0]
 80043a6:	e002      	b.n	80043ae <_printf_i+0x1d2>
 80043a8:	0670      	lsls	r0, r6, #25
 80043aa:	d5fb      	bpl.n	80043a4 <_printf_i+0x1c8>
 80043ac:	8019      	strh	r1, [r3, #0]
 80043ae:	2300      	movs	r3, #0
 80043b0:	6123      	str	r3, [r4, #16]
 80043b2:	4615      	mov	r5, r2
 80043b4:	e7ba      	b.n	800432c <_printf_i+0x150>
 80043b6:	682b      	ldr	r3, [r5, #0]
 80043b8:	1d1a      	adds	r2, r3, #4
 80043ba:	602a      	str	r2, [r5, #0]
 80043bc:	681d      	ldr	r5, [r3, #0]
 80043be:	6862      	ldr	r2, [r4, #4]
 80043c0:	2100      	movs	r1, #0
 80043c2:	4628      	mov	r0, r5
 80043c4:	f7fb ff04 	bl	80001d0 <memchr>
 80043c8:	b108      	cbz	r0, 80043ce <_printf_i+0x1f2>
 80043ca:	1b40      	subs	r0, r0, r5
 80043cc:	6060      	str	r0, [r4, #4]
 80043ce:	6863      	ldr	r3, [r4, #4]
 80043d0:	6123      	str	r3, [r4, #16]
 80043d2:	2300      	movs	r3, #0
 80043d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043d8:	e7a8      	b.n	800432c <_printf_i+0x150>
 80043da:	6923      	ldr	r3, [r4, #16]
 80043dc:	462a      	mov	r2, r5
 80043de:	4649      	mov	r1, r9
 80043e0:	4640      	mov	r0, r8
 80043e2:	47d0      	blx	sl
 80043e4:	3001      	adds	r0, #1
 80043e6:	d0ab      	beq.n	8004340 <_printf_i+0x164>
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	079b      	lsls	r3, r3, #30
 80043ec:	d413      	bmi.n	8004416 <_printf_i+0x23a>
 80043ee:	68e0      	ldr	r0, [r4, #12]
 80043f0:	9b03      	ldr	r3, [sp, #12]
 80043f2:	4298      	cmp	r0, r3
 80043f4:	bfb8      	it	lt
 80043f6:	4618      	movlt	r0, r3
 80043f8:	e7a4      	b.n	8004344 <_printf_i+0x168>
 80043fa:	2301      	movs	r3, #1
 80043fc:	4632      	mov	r2, r6
 80043fe:	4649      	mov	r1, r9
 8004400:	4640      	mov	r0, r8
 8004402:	47d0      	blx	sl
 8004404:	3001      	adds	r0, #1
 8004406:	d09b      	beq.n	8004340 <_printf_i+0x164>
 8004408:	3501      	adds	r5, #1
 800440a:	68e3      	ldr	r3, [r4, #12]
 800440c:	9903      	ldr	r1, [sp, #12]
 800440e:	1a5b      	subs	r3, r3, r1
 8004410:	42ab      	cmp	r3, r5
 8004412:	dcf2      	bgt.n	80043fa <_printf_i+0x21e>
 8004414:	e7eb      	b.n	80043ee <_printf_i+0x212>
 8004416:	2500      	movs	r5, #0
 8004418:	f104 0619 	add.w	r6, r4, #25
 800441c:	e7f5      	b.n	800440a <_printf_i+0x22e>
 800441e:	bf00      	nop
 8004420:	08004b6d 	.word	0x08004b6d
 8004424:	08004b7e 	.word	0x08004b7e

08004428 <_sbrk_r>:
 8004428:	b538      	push	{r3, r4, r5, lr}
 800442a:	4d06      	ldr	r5, [pc, #24]	; (8004444 <_sbrk_r+0x1c>)
 800442c:	2300      	movs	r3, #0
 800442e:	4604      	mov	r4, r0
 8004430:	4608      	mov	r0, r1
 8004432:	602b      	str	r3, [r5, #0]
 8004434:	f7fc fa56 	bl	80008e4 <_sbrk>
 8004438:	1c43      	adds	r3, r0, #1
 800443a:	d102      	bne.n	8004442 <_sbrk_r+0x1a>
 800443c:	682b      	ldr	r3, [r5, #0]
 800443e:	b103      	cbz	r3, 8004442 <_sbrk_r+0x1a>
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	bd38      	pop	{r3, r4, r5, pc}
 8004444:	2000039c 	.word	0x2000039c

08004448 <__sread>:
 8004448:	b510      	push	{r4, lr}
 800444a:	460c      	mov	r4, r1
 800444c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004450:	f000 fab2 	bl	80049b8 <_read_r>
 8004454:	2800      	cmp	r0, #0
 8004456:	bfab      	itete	ge
 8004458:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800445a:	89a3      	ldrhlt	r3, [r4, #12]
 800445c:	181b      	addge	r3, r3, r0
 800445e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004462:	bfac      	ite	ge
 8004464:	6563      	strge	r3, [r4, #84]	; 0x54
 8004466:	81a3      	strhlt	r3, [r4, #12]
 8004468:	bd10      	pop	{r4, pc}

0800446a <__swrite>:
 800446a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800446e:	461f      	mov	r7, r3
 8004470:	898b      	ldrh	r3, [r1, #12]
 8004472:	05db      	lsls	r3, r3, #23
 8004474:	4605      	mov	r5, r0
 8004476:	460c      	mov	r4, r1
 8004478:	4616      	mov	r6, r2
 800447a:	d505      	bpl.n	8004488 <__swrite+0x1e>
 800447c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004480:	2302      	movs	r3, #2
 8004482:	2200      	movs	r2, #0
 8004484:	f000 f9c8 	bl	8004818 <_lseek_r>
 8004488:	89a3      	ldrh	r3, [r4, #12]
 800448a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800448e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004492:	81a3      	strh	r3, [r4, #12]
 8004494:	4632      	mov	r2, r6
 8004496:	463b      	mov	r3, r7
 8004498:	4628      	mov	r0, r5
 800449a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800449e:	f000 b869 	b.w	8004574 <_write_r>

080044a2 <__sseek>:
 80044a2:	b510      	push	{r4, lr}
 80044a4:	460c      	mov	r4, r1
 80044a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044aa:	f000 f9b5 	bl	8004818 <_lseek_r>
 80044ae:	1c43      	adds	r3, r0, #1
 80044b0:	89a3      	ldrh	r3, [r4, #12]
 80044b2:	bf15      	itete	ne
 80044b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80044b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80044ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80044be:	81a3      	strheq	r3, [r4, #12]
 80044c0:	bf18      	it	ne
 80044c2:	81a3      	strhne	r3, [r4, #12]
 80044c4:	bd10      	pop	{r4, pc}

080044c6 <__sclose>:
 80044c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044ca:	f000 b8d3 	b.w	8004674 <_close_r>
	...

080044d0 <__swbuf_r>:
 80044d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044d2:	460e      	mov	r6, r1
 80044d4:	4614      	mov	r4, r2
 80044d6:	4605      	mov	r5, r0
 80044d8:	b118      	cbz	r0, 80044e2 <__swbuf_r+0x12>
 80044da:	6983      	ldr	r3, [r0, #24]
 80044dc:	b90b      	cbnz	r3, 80044e2 <__swbuf_r+0x12>
 80044de:	f7ff fb81 	bl	8003be4 <__sinit>
 80044e2:	4b21      	ldr	r3, [pc, #132]	; (8004568 <__swbuf_r+0x98>)
 80044e4:	429c      	cmp	r4, r3
 80044e6:	d12b      	bne.n	8004540 <__swbuf_r+0x70>
 80044e8:	686c      	ldr	r4, [r5, #4]
 80044ea:	69a3      	ldr	r3, [r4, #24]
 80044ec:	60a3      	str	r3, [r4, #8]
 80044ee:	89a3      	ldrh	r3, [r4, #12]
 80044f0:	071a      	lsls	r2, r3, #28
 80044f2:	d52f      	bpl.n	8004554 <__swbuf_r+0x84>
 80044f4:	6923      	ldr	r3, [r4, #16]
 80044f6:	b36b      	cbz	r3, 8004554 <__swbuf_r+0x84>
 80044f8:	6923      	ldr	r3, [r4, #16]
 80044fa:	6820      	ldr	r0, [r4, #0]
 80044fc:	1ac0      	subs	r0, r0, r3
 80044fe:	6963      	ldr	r3, [r4, #20]
 8004500:	b2f6      	uxtb	r6, r6
 8004502:	4283      	cmp	r3, r0
 8004504:	4637      	mov	r7, r6
 8004506:	dc04      	bgt.n	8004512 <__swbuf_r+0x42>
 8004508:	4621      	mov	r1, r4
 800450a:	4628      	mov	r0, r5
 800450c:	f000 f948 	bl	80047a0 <_fflush_r>
 8004510:	bb30      	cbnz	r0, 8004560 <__swbuf_r+0x90>
 8004512:	68a3      	ldr	r3, [r4, #8]
 8004514:	3b01      	subs	r3, #1
 8004516:	60a3      	str	r3, [r4, #8]
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	6022      	str	r2, [r4, #0]
 800451e:	701e      	strb	r6, [r3, #0]
 8004520:	6963      	ldr	r3, [r4, #20]
 8004522:	3001      	adds	r0, #1
 8004524:	4283      	cmp	r3, r0
 8004526:	d004      	beq.n	8004532 <__swbuf_r+0x62>
 8004528:	89a3      	ldrh	r3, [r4, #12]
 800452a:	07db      	lsls	r3, r3, #31
 800452c:	d506      	bpl.n	800453c <__swbuf_r+0x6c>
 800452e:	2e0a      	cmp	r6, #10
 8004530:	d104      	bne.n	800453c <__swbuf_r+0x6c>
 8004532:	4621      	mov	r1, r4
 8004534:	4628      	mov	r0, r5
 8004536:	f000 f933 	bl	80047a0 <_fflush_r>
 800453a:	b988      	cbnz	r0, 8004560 <__swbuf_r+0x90>
 800453c:	4638      	mov	r0, r7
 800453e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004540:	4b0a      	ldr	r3, [pc, #40]	; (800456c <__swbuf_r+0x9c>)
 8004542:	429c      	cmp	r4, r3
 8004544:	d101      	bne.n	800454a <__swbuf_r+0x7a>
 8004546:	68ac      	ldr	r4, [r5, #8]
 8004548:	e7cf      	b.n	80044ea <__swbuf_r+0x1a>
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <__swbuf_r+0xa0>)
 800454c:	429c      	cmp	r4, r3
 800454e:	bf08      	it	eq
 8004550:	68ec      	ldreq	r4, [r5, #12]
 8004552:	e7ca      	b.n	80044ea <__swbuf_r+0x1a>
 8004554:	4621      	mov	r1, r4
 8004556:	4628      	mov	r0, r5
 8004558:	f000 f81e 	bl	8004598 <__swsetup_r>
 800455c:	2800      	cmp	r0, #0
 800455e:	d0cb      	beq.n	80044f8 <__swbuf_r+0x28>
 8004560:	f04f 37ff 	mov.w	r7, #4294967295
 8004564:	e7ea      	b.n	800453c <__swbuf_r+0x6c>
 8004566:	bf00      	nop
 8004568:	08004b1c 	.word	0x08004b1c
 800456c:	08004b3c 	.word	0x08004b3c
 8004570:	08004afc 	.word	0x08004afc

08004574 <_write_r>:
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	4d07      	ldr	r5, [pc, #28]	; (8004594 <_write_r+0x20>)
 8004578:	4604      	mov	r4, r0
 800457a:	4608      	mov	r0, r1
 800457c:	4611      	mov	r1, r2
 800457e:	2200      	movs	r2, #0
 8004580:	602a      	str	r2, [r5, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	f7fc f95d 	bl	8000842 <_write>
 8004588:	1c43      	adds	r3, r0, #1
 800458a:	d102      	bne.n	8004592 <_write_r+0x1e>
 800458c:	682b      	ldr	r3, [r5, #0]
 800458e:	b103      	cbz	r3, 8004592 <_write_r+0x1e>
 8004590:	6023      	str	r3, [r4, #0]
 8004592:	bd38      	pop	{r3, r4, r5, pc}
 8004594:	2000039c 	.word	0x2000039c

08004598 <__swsetup_r>:
 8004598:	4b32      	ldr	r3, [pc, #200]	; (8004664 <__swsetup_r+0xcc>)
 800459a:	b570      	push	{r4, r5, r6, lr}
 800459c:	681d      	ldr	r5, [r3, #0]
 800459e:	4606      	mov	r6, r0
 80045a0:	460c      	mov	r4, r1
 80045a2:	b125      	cbz	r5, 80045ae <__swsetup_r+0x16>
 80045a4:	69ab      	ldr	r3, [r5, #24]
 80045a6:	b913      	cbnz	r3, 80045ae <__swsetup_r+0x16>
 80045a8:	4628      	mov	r0, r5
 80045aa:	f7ff fb1b 	bl	8003be4 <__sinit>
 80045ae:	4b2e      	ldr	r3, [pc, #184]	; (8004668 <__swsetup_r+0xd0>)
 80045b0:	429c      	cmp	r4, r3
 80045b2:	d10f      	bne.n	80045d4 <__swsetup_r+0x3c>
 80045b4:	686c      	ldr	r4, [r5, #4]
 80045b6:	89a3      	ldrh	r3, [r4, #12]
 80045b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045bc:	0719      	lsls	r1, r3, #28
 80045be:	d42c      	bmi.n	800461a <__swsetup_r+0x82>
 80045c0:	06dd      	lsls	r5, r3, #27
 80045c2:	d411      	bmi.n	80045e8 <__swsetup_r+0x50>
 80045c4:	2309      	movs	r3, #9
 80045c6:	6033      	str	r3, [r6, #0]
 80045c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80045cc:	81a3      	strh	r3, [r4, #12]
 80045ce:	f04f 30ff 	mov.w	r0, #4294967295
 80045d2:	e03e      	b.n	8004652 <__swsetup_r+0xba>
 80045d4:	4b25      	ldr	r3, [pc, #148]	; (800466c <__swsetup_r+0xd4>)
 80045d6:	429c      	cmp	r4, r3
 80045d8:	d101      	bne.n	80045de <__swsetup_r+0x46>
 80045da:	68ac      	ldr	r4, [r5, #8]
 80045dc:	e7eb      	b.n	80045b6 <__swsetup_r+0x1e>
 80045de:	4b24      	ldr	r3, [pc, #144]	; (8004670 <__swsetup_r+0xd8>)
 80045e0:	429c      	cmp	r4, r3
 80045e2:	bf08      	it	eq
 80045e4:	68ec      	ldreq	r4, [r5, #12]
 80045e6:	e7e6      	b.n	80045b6 <__swsetup_r+0x1e>
 80045e8:	0758      	lsls	r0, r3, #29
 80045ea:	d512      	bpl.n	8004612 <__swsetup_r+0x7a>
 80045ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045ee:	b141      	cbz	r1, 8004602 <__swsetup_r+0x6a>
 80045f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045f4:	4299      	cmp	r1, r3
 80045f6:	d002      	beq.n	80045fe <__swsetup_r+0x66>
 80045f8:	4630      	mov	r0, r6
 80045fa:	f000 f991 	bl	8004920 <_free_r>
 80045fe:	2300      	movs	r3, #0
 8004600:	6363      	str	r3, [r4, #52]	; 0x34
 8004602:	89a3      	ldrh	r3, [r4, #12]
 8004604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004608:	81a3      	strh	r3, [r4, #12]
 800460a:	2300      	movs	r3, #0
 800460c:	6063      	str	r3, [r4, #4]
 800460e:	6923      	ldr	r3, [r4, #16]
 8004610:	6023      	str	r3, [r4, #0]
 8004612:	89a3      	ldrh	r3, [r4, #12]
 8004614:	f043 0308 	orr.w	r3, r3, #8
 8004618:	81a3      	strh	r3, [r4, #12]
 800461a:	6923      	ldr	r3, [r4, #16]
 800461c:	b94b      	cbnz	r3, 8004632 <__swsetup_r+0x9a>
 800461e:	89a3      	ldrh	r3, [r4, #12]
 8004620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004628:	d003      	beq.n	8004632 <__swsetup_r+0x9a>
 800462a:	4621      	mov	r1, r4
 800462c:	4630      	mov	r0, r6
 800462e:	f000 f92b 	bl	8004888 <__smakebuf_r>
 8004632:	89a0      	ldrh	r0, [r4, #12]
 8004634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004638:	f010 0301 	ands.w	r3, r0, #1
 800463c:	d00a      	beq.n	8004654 <__swsetup_r+0xbc>
 800463e:	2300      	movs	r3, #0
 8004640:	60a3      	str	r3, [r4, #8]
 8004642:	6963      	ldr	r3, [r4, #20]
 8004644:	425b      	negs	r3, r3
 8004646:	61a3      	str	r3, [r4, #24]
 8004648:	6923      	ldr	r3, [r4, #16]
 800464a:	b943      	cbnz	r3, 800465e <__swsetup_r+0xc6>
 800464c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004650:	d1ba      	bne.n	80045c8 <__swsetup_r+0x30>
 8004652:	bd70      	pop	{r4, r5, r6, pc}
 8004654:	0781      	lsls	r1, r0, #30
 8004656:	bf58      	it	pl
 8004658:	6963      	ldrpl	r3, [r4, #20]
 800465a:	60a3      	str	r3, [r4, #8]
 800465c:	e7f4      	b.n	8004648 <__swsetup_r+0xb0>
 800465e:	2000      	movs	r0, #0
 8004660:	e7f7      	b.n	8004652 <__swsetup_r+0xba>
 8004662:	bf00      	nop
 8004664:	2000000c 	.word	0x2000000c
 8004668:	08004b1c 	.word	0x08004b1c
 800466c:	08004b3c 	.word	0x08004b3c
 8004670:	08004afc 	.word	0x08004afc

08004674 <_close_r>:
 8004674:	b538      	push	{r3, r4, r5, lr}
 8004676:	4d06      	ldr	r5, [pc, #24]	; (8004690 <_close_r+0x1c>)
 8004678:	2300      	movs	r3, #0
 800467a:	4604      	mov	r4, r0
 800467c:	4608      	mov	r0, r1
 800467e:	602b      	str	r3, [r5, #0]
 8004680:	f7fc f8fb 	bl	800087a <_close>
 8004684:	1c43      	adds	r3, r0, #1
 8004686:	d102      	bne.n	800468e <_close_r+0x1a>
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	b103      	cbz	r3, 800468e <_close_r+0x1a>
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	bd38      	pop	{r3, r4, r5, pc}
 8004690:	2000039c 	.word	0x2000039c

08004694 <__sflush_r>:
 8004694:	898a      	ldrh	r2, [r1, #12]
 8004696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800469a:	4605      	mov	r5, r0
 800469c:	0710      	lsls	r0, r2, #28
 800469e:	460c      	mov	r4, r1
 80046a0:	d458      	bmi.n	8004754 <__sflush_r+0xc0>
 80046a2:	684b      	ldr	r3, [r1, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	dc05      	bgt.n	80046b4 <__sflush_r+0x20>
 80046a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	dc02      	bgt.n	80046b4 <__sflush_r+0x20>
 80046ae:	2000      	movs	r0, #0
 80046b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046b6:	2e00      	cmp	r6, #0
 80046b8:	d0f9      	beq.n	80046ae <__sflush_r+0x1a>
 80046ba:	2300      	movs	r3, #0
 80046bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80046c0:	682f      	ldr	r7, [r5, #0]
 80046c2:	602b      	str	r3, [r5, #0]
 80046c4:	d032      	beq.n	800472c <__sflush_r+0x98>
 80046c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	075a      	lsls	r2, r3, #29
 80046cc:	d505      	bpl.n	80046da <__sflush_r+0x46>
 80046ce:	6863      	ldr	r3, [r4, #4]
 80046d0:	1ac0      	subs	r0, r0, r3
 80046d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046d4:	b10b      	cbz	r3, 80046da <__sflush_r+0x46>
 80046d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046d8:	1ac0      	subs	r0, r0, r3
 80046da:	2300      	movs	r3, #0
 80046dc:	4602      	mov	r2, r0
 80046de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046e0:	6a21      	ldr	r1, [r4, #32]
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b0      	blx	r6
 80046e6:	1c43      	adds	r3, r0, #1
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	d106      	bne.n	80046fa <__sflush_r+0x66>
 80046ec:	6829      	ldr	r1, [r5, #0]
 80046ee:	291d      	cmp	r1, #29
 80046f0:	d82c      	bhi.n	800474c <__sflush_r+0xb8>
 80046f2:	4a2a      	ldr	r2, [pc, #168]	; (800479c <__sflush_r+0x108>)
 80046f4:	40ca      	lsrs	r2, r1
 80046f6:	07d6      	lsls	r6, r2, #31
 80046f8:	d528      	bpl.n	800474c <__sflush_r+0xb8>
 80046fa:	2200      	movs	r2, #0
 80046fc:	6062      	str	r2, [r4, #4]
 80046fe:	04d9      	lsls	r1, r3, #19
 8004700:	6922      	ldr	r2, [r4, #16]
 8004702:	6022      	str	r2, [r4, #0]
 8004704:	d504      	bpl.n	8004710 <__sflush_r+0x7c>
 8004706:	1c42      	adds	r2, r0, #1
 8004708:	d101      	bne.n	800470e <__sflush_r+0x7a>
 800470a:	682b      	ldr	r3, [r5, #0]
 800470c:	b903      	cbnz	r3, 8004710 <__sflush_r+0x7c>
 800470e:	6560      	str	r0, [r4, #84]	; 0x54
 8004710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004712:	602f      	str	r7, [r5, #0]
 8004714:	2900      	cmp	r1, #0
 8004716:	d0ca      	beq.n	80046ae <__sflush_r+0x1a>
 8004718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800471c:	4299      	cmp	r1, r3
 800471e:	d002      	beq.n	8004726 <__sflush_r+0x92>
 8004720:	4628      	mov	r0, r5
 8004722:	f000 f8fd 	bl	8004920 <_free_r>
 8004726:	2000      	movs	r0, #0
 8004728:	6360      	str	r0, [r4, #52]	; 0x34
 800472a:	e7c1      	b.n	80046b0 <__sflush_r+0x1c>
 800472c:	6a21      	ldr	r1, [r4, #32]
 800472e:	2301      	movs	r3, #1
 8004730:	4628      	mov	r0, r5
 8004732:	47b0      	blx	r6
 8004734:	1c41      	adds	r1, r0, #1
 8004736:	d1c7      	bne.n	80046c8 <__sflush_r+0x34>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0c4      	beq.n	80046c8 <__sflush_r+0x34>
 800473e:	2b1d      	cmp	r3, #29
 8004740:	d001      	beq.n	8004746 <__sflush_r+0xb2>
 8004742:	2b16      	cmp	r3, #22
 8004744:	d101      	bne.n	800474a <__sflush_r+0xb6>
 8004746:	602f      	str	r7, [r5, #0]
 8004748:	e7b1      	b.n	80046ae <__sflush_r+0x1a>
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004750:	81a3      	strh	r3, [r4, #12]
 8004752:	e7ad      	b.n	80046b0 <__sflush_r+0x1c>
 8004754:	690f      	ldr	r7, [r1, #16]
 8004756:	2f00      	cmp	r7, #0
 8004758:	d0a9      	beq.n	80046ae <__sflush_r+0x1a>
 800475a:	0793      	lsls	r3, r2, #30
 800475c:	680e      	ldr	r6, [r1, #0]
 800475e:	bf08      	it	eq
 8004760:	694b      	ldreq	r3, [r1, #20]
 8004762:	600f      	str	r7, [r1, #0]
 8004764:	bf18      	it	ne
 8004766:	2300      	movne	r3, #0
 8004768:	eba6 0807 	sub.w	r8, r6, r7
 800476c:	608b      	str	r3, [r1, #8]
 800476e:	f1b8 0f00 	cmp.w	r8, #0
 8004772:	dd9c      	ble.n	80046ae <__sflush_r+0x1a>
 8004774:	6a21      	ldr	r1, [r4, #32]
 8004776:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004778:	4643      	mov	r3, r8
 800477a:	463a      	mov	r2, r7
 800477c:	4628      	mov	r0, r5
 800477e:	47b0      	blx	r6
 8004780:	2800      	cmp	r0, #0
 8004782:	dc06      	bgt.n	8004792 <__sflush_r+0xfe>
 8004784:	89a3      	ldrh	r3, [r4, #12]
 8004786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800478a:	81a3      	strh	r3, [r4, #12]
 800478c:	f04f 30ff 	mov.w	r0, #4294967295
 8004790:	e78e      	b.n	80046b0 <__sflush_r+0x1c>
 8004792:	4407      	add	r7, r0
 8004794:	eba8 0800 	sub.w	r8, r8, r0
 8004798:	e7e9      	b.n	800476e <__sflush_r+0xda>
 800479a:	bf00      	nop
 800479c:	20400001 	.word	0x20400001

080047a0 <_fflush_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	690b      	ldr	r3, [r1, #16]
 80047a4:	4605      	mov	r5, r0
 80047a6:	460c      	mov	r4, r1
 80047a8:	b913      	cbnz	r3, 80047b0 <_fflush_r+0x10>
 80047aa:	2500      	movs	r5, #0
 80047ac:	4628      	mov	r0, r5
 80047ae:	bd38      	pop	{r3, r4, r5, pc}
 80047b0:	b118      	cbz	r0, 80047ba <_fflush_r+0x1a>
 80047b2:	6983      	ldr	r3, [r0, #24]
 80047b4:	b90b      	cbnz	r3, 80047ba <_fflush_r+0x1a>
 80047b6:	f7ff fa15 	bl	8003be4 <__sinit>
 80047ba:	4b14      	ldr	r3, [pc, #80]	; (800480c <_fflush_r+0x6c>)
 80047bc:	429c      	cmp	r4, r3
 80047be:	d11b      	bne.n	80047f8 <_fflush_r+0x58>
 80047c0:	686c      	ldr	r4, [r5, #4]
 80047c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0ef      	beq.n	80047aa <_fflush_r+0xa>
 80047ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047cc:	07d0      	lsls	r0, r2, #31
 80047ce:	d404      	bmi.n	80047da <_fflush_r+0x3a>
 80047d0:	0599      	lsls	r1, r3, #22
 80047d2:	d402      	bmi.n	80047da <_fflush_r+0x3a>
 80047d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d6:	f7ff faa3 	bl	8003d20 <__retarget_lock_acquire_recursive>
 80047da:	4628      	mov	r0, r5
 80047dc:	4621      	mov	r1, r4
 80047de:	f7ff ff59 	bl	8004694 <__sflush_r>
 80047e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047e4:	07da      	lsls	r2, r3, #31
 80047e6:	4605      	mov	r5, r0
 80047e8:	d4e0      	bmi.n	80047ac <_fflush_r+0xc>
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	059b      	lsls	r3, r3, #22
 80047ee:	d4dd      	bmi.n	80047ac <_fflush_r+0xc>
 80047f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047f2:	f7ff fa96 	bl	8003d22 <__retarget_lock_release_recursive>
 80047f6:	e7d9      	b.n	80047ac <_fflush_r+0xc>
 80047f8:	4b05      	ldr	r3, [pc, #20]	; (8004810 <_fflush_r+0x70>)
 80047fa:	429c      	cmp	r4, r3
 80047fc:	d101      	bne.n	8004802 <_fflush_r+0x62>
 80047fe:	68ac      	ldr	r4, [r5, #8]
 8004800:	e7df      	b.n	80047c2 <_fflush_r+0x22>
 8004802:	4b04      	ldr	r3, [pc, #16]	; (8004814 <_fflush_r+0x74>)
 8004804:	429c      	cmp	r4, r3
 8004806:	bf08      	it	eq
 8004808:	68ec      	ldreq	r4, [r5, #12]
 800480a:	e7da      	b.n	80047c2 <_fflush_r+0x22>
 800480c:	08004b1c 	.word	0x08004b1c
 8004810:	08004b3c 	.word	0x08004b3c
 8004814:	08004afc 	.word	0x08004afc

08004818 <_lseek_r>:
 8004818:	b538      	push	{r3, r4, r5, lr}
 800481a:	4d07      	ldr	r5, [pc, #28]	; (8004838 <_lseek_r+0x20>)
 800481c:	4604      	mov	r4, r0
 800481e:	4608      	mov	r0, r1
 8004820:	4611      	mov	r1, r2
 8004822:	2200      	movs	r2, #0
 8004824:	602a      	str	r2, [r5, #0]
 8004826:	461a      	mov	r2, r3
 8004828:	f7fc f84e 	bl	80008c8 <_lseek>
 800482c:	1c43      	adds	r3, r0, #1
 800482e:	d102      	bne.n	8004836 <_lseek_r+0x1e>
 8004830:	682b      	ldr	r3, [r5, #0]
 8004832:	b103      	cbz	r3, 8004836 <_lseek_r+0x1e>
 8004834:	6023      	str	r3, [r4, #0]
 8004836:	bd38      	pop	{r3, r4, r5, pc}
 8004838:	2000039c 	.word	0x2000039c

0800483c <__swhatbuf_r>:
 800483c:	b570      	push	{r4, r5, r6, lr}
 800483e:	460e      	mov	r6, r1
 8004840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004844:	2900      	cmp	r1, #0
 8004846:	b096      	sub	sp, #88	; 0x58
 8004848:	4614      	mov	r4, r2
 800484a:	461d      	mov	r5, r3
 800484c:	da08      	bge.n	8004860 <__swhatbuf_r+0x24>
 800484e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	602a      	str	r2, [r5, #0]
 8004856:	061a      	lsls	r2, r3, #24
 8004858:	d410      	bmi.n	800487c <__swhatbuf_r+0x40>
 800485a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800485e:	e00e      	b.n	800487e <__swhatbuf_r+0x42>
 8004860:	466a      	mov	r2, sp
 8004862:	f000 f8bb 	bl	80049dc <_fstat_r>
 8004866:	2800      	cmp	r0, #0
 8004868:	dbf1      	blt.n	800484e <__swhatbuf_r+0x12>
 800486a:	9a01      	ldr	r2, [sp, #4]
 800486c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004870:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004874:	425a      	negs	r2, r3
 8004876:	415a      	adcs	r2, r3
 8004878:	602a      	str	r2, [r5, #0]
 800487a:	e7ee      	b.n	800485a <__swhatbuf_r+0x1e>
 800487c:	2340      	movs	r3, #64	; 0x40
 800487e:	2000      	movs	r0, #0
 8004880:	6023      	str	r3, [r4, #0]
 8004882:	b016      	add	sp, #88	; 0x58
 8004884:	bd70      	pop	{r4, r5, r6, pc}
	...

08004888 <__smakebuf_r>:
 8004888:	898b      	ldrh	r3, [r1, #12]
 800488a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800488c:	079d      	lsls	r5, r3, #30
 800488e:	4606      	mov	r6, r0
 8004890:	460c      	mov	r4, r1
 8004892:	d507      	bpl.n	80048a4 <__smakebuf_r+0x1c>
 8004894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004898:	6023      	str	r3, [r4, #0]
 800489a:	6123      	str	r3, [r4, #16]
 800489c:	2301      	movs	r3, #1
 800489e:	6163      	str	r3, [r4, #20]
 80048a0:	b002      	add	sp, #8
 80048a2:	bd70      	pop	{r4, r5, r6, pc}
 80048a4:	ab01      	add	r3, sp, #4
 80048a6:	466a      	mov	r2, sp
 80048a8:	f7ff ffc8 	bl	800483c <__swhatbuf_r>
 80048ac:	9900      	ldr	r1, [sp, #0]
 80048ae:	4605      	mov	r5, r0
 80048b0:	4630      	mov	r0, r6
 80048b2:	f7ff fa57 	bl	8003d64 <_malloc_r>
 80048b6:	b948      	cbnz	r0, 80048cc <__smakebuf_r+0x44>
 80048b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048bc:	059a      	lsls	r2, r3, #22
 80048be:	d4ef      	bmi.n	80048a0 <__smakebuf_r+0x18>
 80048c0:	f023 0303 	bic.w	r3, r3, #3
 80048c4:	f043 0302 	orr.w	r3, r3, #2
 80048c8:	81a3      	strh	r3, [r4, #12]
 80048ca:	e7e3      	b.n	8004894 <__smakebuf_r+0xc>
 80048cc:	4b0d      	ldr	r3, [pc, #52]	; (8004904 <__smakebuf_r+0x7c>)
 80048ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	6020      	str	r0, [r4, #0]
 80048d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048d8:	81a3      	strh	r3, [r4, #12]
 80048da:	9b00      	ldr	r3, [sp, #0]
 80048dc:	6163      	str	r3, [r4, #20]
 80048de:	9b01      	ldr	r3, [sp, #4]
 80048e0:	6120      	str	r0, [r4, #16]
 80048e2:	b15b      	cbz	r3, 80048fc <__smakebuf_r+0x74>
 80048e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048e8:	4630      	mov	r0, r6
 80048ea:	f000 f889 	bl	8004a00 <_isatty_r>
 80048ee:	b128      	cbz	r0, 80048fc <__smakebuf_r+0x74>
 80048f0:	89a3      	ldrh	r3, [r4, #12]
 80048f2:	f023 0303 	bic.w	r3, r3, #3
 80048f6:	f043 0301 	orr.w	r3, r3, #1
 80048fa:	81a3      	strh	r3, [r4, #12]
 80048fc:	89a0      	ldrh	r0, [r4, #12]
 80048fe:	4305      	orrs	r5, r0
 8004900:	81a5      	strh	r5, [r4, #12]
 8004902:	e7cd      	b.n	80048a0 <__smakebuf_r+0x18>
 8004904:	08003b7d 	.word	0x08003b7d

08004908 <__malloc_lock>:
 8004908:	4801      	ldr	r0, [pc, #4]	; (8004910 <__malloc_lock+0x8>)
 800490a:	f7ff ba09 	b.w	8003d20 <__retarget_lock_acquire_recursive>
 800490e:	bf00      	nop
 8004910:	20000390 	.word	0x20000390

08004914 <__malloc_unlock>:
 8004914:	4801      	ldr	r0, [pc, #4]	; (800491c <__malloc_unlock+0x8>)
 8004916:	f7ff ba04 	b.w	8003d22 <__retarget_lock_release_recursive>
 800491a:	bf00      	nop
 800491c:	20000390 	.word	0x20000390

08004920 <_free_r>:
 8004920:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004922:	2900      	cmp	r1, #0
 8004924:	d044      	beq.n	80049b0 <_free_r+0x90>
 8004926:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800492a:	9001      	str	r0, [sp, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	f1a1 0404 	sub.w	r4, r1, #4
 8004932:	bfb8      	it	lt
 8004934:	18e4      	addlt	r4, r4, r3
 8004936:	f7ff ffe7 	bl	8004908 <__malloc_lock>
 800493a:	4a1e      	ldr	r2, [pc, #120]	; (80049b4 <_free_r+0x94>)
 800493c:	9801      	ldr	r0, [sp, #4]
 800493e:	6813      	ldr	r3, [r2, #0]
 8004940:	b933      	cbnz	r3, 8004950 <_free_r+0x30>
 8004942:	6063      	str	r3, [r4, #4]
 8004944:	6014      	str	r4, [r2, #0]
 8004946:	b003      	add	sp, #12
 8004948:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800494c:	f7ff bfe2 	b.w	8004914 <__malloc_unlock>
 8004950:	42a3      	cmp	r3, r4
 8004952:	d908      	bls.n	8004966 <_free_r+0x46>
 8004954:	6825      	ldr	r5, [r4, #0]
 8004956:	1961      	adds	r1, r4, r5
 8004958:	428b      	cmp	r3, r1
 800495a:	bf01      	itttt	eq
 800495c:	6819      	ldreq	r1, [r3, #0]
 800495e:	685b      	ldreq	r3, [r3, #4]
 8004960:	1949      	addeq	r1, r1, r5
 8004962:	6021      	streq	r1, [r4, #0]
 8004964:	e7ed      	b.n	8004942 <_free_r+0x22>
 8004966:	461a      	mov	r2, r3
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	b10b      	cbz	r3, 8004970 <_free_r+0x50>
 800496c:	42a3      	cmp	r3, r4
 800496e:	d9fa      	bls.n	8004966 <_free_r+0x46>
 8004970:	6811      	ldr	r1, [r2, #0]
 8004972:	1855      	adds	r5, r2, r1
 8004974:	42a5      	cmp	r5, r4
 8004976:	d10b      	bne.n	8004990 <_free_r+0x70>
 8004978:	6824      	ldr	r4, [r4, #0]
 800497a:	4421      	add	r1, r4
 800497c:	1854      	adds	r4, r2, r1
 800497e:	42a3      	cmp	r3, r4
 8004980:	6011      	str	r1, [r2, #0]
 8004982:	d1e0      	bne.n	8004946 <_free_r+0x26>
 8004984:	681c      	ldr	r4, [r3, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	6053      	str	r3, [r2, #4]
 800498a:	4421      	add	r1, r4
 800498c:	6011      	str	r1, [r2, #0]
 800498e:	e7da      	b.n	8004946 <_free_r+0x26>
 8004990:	d902      	bls.n	8004998 <_free_r+0x78>
 8004992:	230c      	movs	r3, #12
 8004994:	6003      	str	r3, [r0, #0]
 8004996:	e7d6      	b.n	8004946 <_free_r+0x26>
 8004998:	6825      	ldr	r5, [r4, #0]
 800499a:	1961      	adds	r1, r4, r5
 800499c:	428b      	cmp	r3, r1
 800499e:	bf04      	itt	eq
 80049a0:	6819      	ldreq	r1, [r3, #0]
 80049a2:	685b      	ldreq	r3, [r3, #4]
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	bf04      	itt	eq
 80049a8:	1949      	addeq	r1, r1, r5
 80049aa:	6021      	streq	r1, [r4, #0]
 80049ac:	6054      	str	r4, [r2, #4]
 80049ae:	e7ca      	b.n	8004946 <_free_r+0x26>
 80049b0:	b003      	add	sp, #12
 80049b2:	bd30      	pop	{r4, r5, pc}
 80049b4:	20000394 	.word	0x20000394

080049b8 <_read_r>:
 80049b8:	b538      	push	{r3, r4, r5, lr}
 80049ba:	4d07      	ldr	r5, [pc, #28]	; (80049d8 <_read_r+0x20>)
 80049bc:	4604      	mov	r4, r0
 80049be:	4608      	mov	r0, r1
 80049c0:	4611      	mov	r1, r2
 80049c2:	2200      	movs	r2, #0
 80049c4:	602a      	str	r2, [r5, #0]
 80049c6:	461a      	mov	r2, r3
 80049c8:	f7fb ff1e 	bl	8000808 <_read>
 80049cc:	1c43      	adds	r3, r0, #1
 80049ce:	d102      	bne.n	80049d6 <_read_r+0x1e>
 80049d0:	682b      	ldr	r3, [r5, #0]
 80049d2:	b103      	cbz	r3, 80049d6 <_read_r+0x1e>
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	bd38      	pop	{r3, r4, r5, pc}
 80049d8:	2000039c 	.word	0x2000039c

080049dc <_fstat_r>:
 80049dc:	b538      	push	{r3, r4, r5, lr}
 80049de:	4d07      	ldr	r5, [pc, #28]	; (80049fc <_fstat_r+0x20>)
 80049e0:	2300      	movs	r3, #0
 80049e2:	4604      	mov	r4, r0
 80049e4:	4608      	mov	r0, r1
 80049e6:	4611      	mov	r1, r2
 80049e8:	602b      	str	r3, [r5, #0]
 80049ea:	f7fb ff52 	bl	8000892 <_fstat>
 80049ee:	1c43      	adds	r3, r0, #1
 80049f0:	d102      	bne.n	80049f8 <_fstat_r+0x1c>
 80049f2:	682b      	ldr	r3, [r5, #0]
 80049f4:	b103      	cbz	r3, 80049f8 <_fstat_r+0x1c>
 80049f6:	6023      	str	r3, [r4, #0]
 80049f8:	bd38      	pop	{r3, r4, r5, pc}
 80049fa:	bf00      	nop
 80049fc:	2000039c 	.word	0x2000039c

08004a00 <_isatty_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d06      	ldr	r5, [pc, #24]	; (8004a1c <_isatty_r+0x1c>)
 8004a04:	2300      	movs	r3, #0
 8004a06:	4604      	mov	r4, r0
 8004a08:	4608      	mov	r0, r1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	f7fb ff51 	bl	80008b2 <_isatty>
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	d102      	bne.n	8004a1a <_isatty_r+0x1a>
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	b103      	cbz	r3, 8004a1a <_isatty_r+0x1a>
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	bd38      	pop	{r3, r4, r5, pc}
 8004a1c:	2000039c 	.word	0x2000039c

08004a20 <_init>:
 8004a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a22:	bf00      	nop
 8004a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a26:	bc08      	pop	{r3}
 8004a28:	469e      	mov	lr, r3
 8004a2a:	4770      	bx	lr

08004a2c <_fini>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr
