<html><body><samp><pre>
<!@TC:1652738511>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-39206IM

# Tue May 17 01:01:51 2022

#Implementation: Lab4


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-39206IM

Implementation : Lab4
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1652738511> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-39206IM

Implementation : Lab4
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1652738511> | Running in 64-bit mode 
@N: : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\JM1.vhd:5:7:5:14:@N::@XP_MSG">JM1.vhd(5)</a><!@TM:1652738511> | Top entity is set to TOP_CNT.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\JM1.vhd:5:7:5:14:@N:CD630:@XP_MSG">JM1.vhd(5)</a><!@TM:1652738511> | Synthesizing work.top_cnt.struct.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\JM1.vhd:16:7:16:8:@W:CD638:@XP_MSG">JM1.vhd(16)</a><!@TM:1652738511> | Signal c is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M2.vhd:5:7:5:12:@N:CD630:@XP_MSG">M2.vhd(5)</a><!@TM:1652738511> | Synthesizing work.cnt26.rtl.
Post processing for work.cnt26.rtl
Running optimization stage 1 on CNT26 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M2.vhd:20:2:20:4:@W:CL113:@XP_MSG">M2.vhd(20)</a><!@TM:1652738511> | Feedback mux created for signal CNT_A[4:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M2.vhd:20:2:20:4:@W:CL113:@XP_MSG">M2.vhd(20)</a><!@TM:1652738511> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M1.vhd:5:7:5:12:@N:CD630:@XP_MSG">M1.vhd(5)</a><!@TM:1652738511> | Synthesizing work.cnt10.rtl.
Post processing for work.cnt10.rtl
Running optimization stage 1 on CNT10 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M1.vhd:20:2:20:4:@W:CL113:@XP_MSG">M1.vhd(20)</a><!@TM:1652738511> | Feedback mux created for signal CNT_A[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\M1.vhd:20:2:20:4:@W:CL113:@XP_MSG">M1.vhd(20)</a><!@TM:1652738511> | Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.top_cnt.struct
Running optimization stage 1 on TOP_CNT .......
Running optimization stage 2 on CNT10 .......
Running optimization stage 2 on CNT26 .......
Running optimization stage 2 on TOP_CNT .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 17 01:01:51 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-39206IM

Implementation : Lab4
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1652738511> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 17 01:01:51 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synwork\Lab4_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 17 01:01:51 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652738511>

@A: : <!@TM:1652738512> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synlog\Lab4_multi_srs_gen.srr:@XP_FILE">Lab4_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652738511>

@A: : <!@TM:1652738512> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport5_head></a>Linked File:  <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synlog\Lab4_premap.srr:@XP_FILE">Lab4_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1652738511>

@A: : <!@TM:1652738512> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport8_head></a>Linked File:  <a href="C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synlog\Lab4_fpga_mapper.srr:@XP_FILE">Lab4_fpga_mapper.srr</a>

</pre></samp></body></html>
