;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	JMN 31, 0
	SPL -700, #3
	JMP <-127, <100
	ADD 218, 30
	ADD 218, 30
	MOV -7, <-20
	ADD 150, 500
	DJN 10, -709
	SUB -277, <-126
	ADD 10, -709
	SPL 0, <402
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	ADD 1, 0
	ADD 30, 9
	SUB 1, 0
	SUB 13, 3
	ADD 30, 9
	ADD 30, 9
	SUB 31, 0
	SPL -700, #3
	ADD 150, 500
	SUB 13, 0
	DJN 10, -709
	SUB <8, @2
	SPL -700, #3
	SUB -60, <-2
	ADD 150, 500
	SUB 0, 9
	SPL 0, <402
	SUB <8, @2
	SUB <8, @2
	SUB 31, 0
	SUB 1, 0
	SUB @121, 103
	DJN -1, @-20
	SUB 31, 0
	ADD 218, 30
	ADD 218, 30
	SPL -700, #3
	SUB 3, @0
	SUB 3, @0
	SLT 150, 500
	SUB -60, <-2
	MOV -1, <-20
