5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifdef1.2.vcd -o ifdef1.2.cdd -v ifdef1.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifdef1.2.v 3 28 1
2 1 14 f0012 1 0 20008 0 0 1 36 1
2 2 14 b000b 2 1 c 0 0 b
2 3 14 b0012 3 8 2028c 1 2 1 2 10102
2 4 14 70007 0 1 400 0 0 a
2 5 14 70012 3 35 f00e 3 4
1 a 11 30005 1 0 0 0 1 33 102
1 b 12 30005 1 0 0 0 1 33 102
4 5 5 5
3 1 main.$u0 "main.$u0" ifdef1.2.v 0 26 1
