{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512744131623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512744131625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 08:42:11 2017 " "Processing started: Fri Dec  8 08:42:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512744131625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744131625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744131626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512744132271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512744132272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "Practica06/dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147767 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "Practica06/dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-bdf_type " "Found design unit 1: final-bdf_type" {  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147768 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/zeroFill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/zeroFill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroFill-bdf_type " "Found design unit 1: zeroFill-bdf_type" {  } { { "Practica07/zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147769 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroFill " "Found entity 1: zeroFill" {  } { { "Practica07/zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "Practica07/shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147770 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Practica07/shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-ram_arc " "Found design unit 1: programCounter-ram_arc" {  } { { "Practica07/programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147771 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "Practica07/programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/pract7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/pract7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract7-bdf_type " "Found design unit 1: pract7-bdf_type" {  } { { "Practica07/pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147772 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract7 " "Found entity 1: pract7" {  } { { "Practica07/pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/instructionDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/instructionDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instDec-bdf_type " "Found design unit 1: instDec-bdf_type" {  } { { "Practica07/instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147772 ""} { "Info" "ISGN_ENTITY_NAME" "1 instDec " "Found entity 1: instDec" {  } { { "Practica07/instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147774 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-bdf_type " "Found design unit 1: extend-bdf_type" {  } { { "Practica07/extend.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147774 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Practica07/extend.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/compDos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/compDos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compDos-bdf_type " "Found design unit 1: compDos-bdf_type" {  } { { "Practica07/compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147775 ""} { "Info" "ISGN_ENTITY_NAME" "1 compDos " "Found entity 1: compDos" {  } { { "Practica07/compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica07/branchControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica07/branchControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchControl-bdf_type " "Found design unit 1: branchControl-bdf_type" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147776 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/UF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/UF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadFuncional-bdf_type " "Found design unit 1: unidadFuncional-bdf_type" {  } { { "Practica06/UF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147777 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadFuncional " "Found entity 1: unidadFuncional" {  } { { "Practica06/UF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/UA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/UA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-function_table " "Found design unit 1: arithmetic_circuit-function_table" {  } { { "Practica06/UA.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147777 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "Practica06/UA.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/local/ITAM/mmontesv/Documents/Final/Practica06/shifter.vhd /home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd " "File \"/home/local/ITAM/mmontesv/Documents/Final/Practica06/shifter.vhd\" is a duplicate of already analyzed file \"/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512744147778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Practica06/shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-ram_arc " "Found design unit 1: register_file-ram_arc" {  } { { "Practica06/RF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147779 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Practica06/RF.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/Practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/Practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Practica06/Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica06/Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/pract6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/pract6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract6-bdf_type " "Found design unit 1: pract6-bdf_type" {  } { { "Practica06/pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147780 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract6 " "Found entity 1: pract6" {  } { { "Practica06/pract6.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "Practica06/mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147781 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "Practica06/mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_to_1-function_table " "Found design unit 1: multiplexer_2_to_1-function_table" {  } { { "Practica06/mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147782 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_to_1 " "Found entity 1: multiplexer_2_to_1" {  } { { "Practica06/mux_2_1.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/LogicCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/LogicCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-bdf_type " "Found design unit 1: logic_circuit-bdf_type" {  } { { "Practica06/LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147783 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "Practica06/LogicCircuit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G-bdf_type " "Found design unit 1: G-bdf_type" {  } { { "Practica06/G.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147783 ""} { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "Practica06/G.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147784 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Practica06/div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "Practica06/decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147785 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "Practica06/decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Practica06/cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147785 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Practica06/cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "Practica06/binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147786 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "Practica06/binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica06/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica06/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "Practica06/binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147787 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "Practica06/binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/binary_to_bcd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512744147787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744147787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512744147907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pract6 pract6:b2v_inst1 " "Elaborating entity \"pract6\" for hierarchy \"pract6:b2v_inst1\"" {  } { { "final.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file pract6:b2v_inst1\|register_file:b2v_inst1 " "Elaborating entity \"register_file\" for hierarchy \"pract6:b2v_inst1\|register_file:b2v_inst1\"" {  } { { "Practica06/pract6.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_to_1 pract6:b2v_inst1\|multiplexer_2_to_1:b2v_inst2 " "Elaborating entity \"multiplexer_2_to_1\" for hierarchy \"pract6:b2v_inst1\|multiplexer_2_to_1:b2v_inst2\"" {  } { { "Practica06/pract6.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadFuncional pract6:b2v_inst1\|unidadFuncional:b2v_inst4 " "Elaborating entity \"unidadFuncional\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\"" {  } { { "Practica06/pract6.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1 " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|arithmetic_circuit:b2v_inst1\"" {  } { { "Practica06/UF.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2 " "Elaborating entity \"logic_circuit\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|logic_circuit:b2v_inst2\"" {  } { { "Practica06/UF.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|shifter:b2v_inst5 " "Elaborating entity \"shifter\" for hierarchy \"pract6:b2v_inst1\|unidadFuncional:b2v_inst4\|shifter:b2v_inst5\"" {  } { { "Practica06/UF.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Practica2 pract6:b2v_inst1\|Practica2:b2v_inst5 " "Elaborating entity \"Practica2\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\"" {  } { { "Practica06/pract6.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 pract6:b2v_inst1\|Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|multiplexer_4_to_1:b2v_inst\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 pract6:b2v_inst1\|Practica2:b2v_inst5\|cont2:b2v_inst3 " "Elaborating entity \"cont2\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|cont2:b2v_inst3\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 pract6:b2v_inst1\|Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|decoder_2_to_4:b2v_inst6\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G pract6:b2v_inst1\|Practica2:b2v_inst5\|G:b2v_inst7 " "Elaborating entity \"G\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|G:b2v_inst7\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst7" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8 " "Elaborating entity \"div_freq\" for hierarchy \"pract6:b2v_inst1\|Practica2:b2v_inst5\|div_freq:b2v_inst8\"" {  } { { "Practica06/Practica2.vhd" "b2v_inst8" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory pract6:b2v_inst1\|data_memory:b2v_inst6 " "Elaborating entity \"data_memory\" for hierarchy \"pract6:b2v_inst1\|data_memory:b2v_inst6\"" {  } { { "Practica06/pract6.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744147959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pract7 pract7:b2v_inst2 " "Elaborating entity \"pract7\" for hierarchy \"pract7:b2v_inst2\"" {  } { { "final.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/final.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchControl pract7:b2v_inst2\|branchControl:b2v_inst1 " "Elaborating entity \"branchControl\" for hierarchy \"pract7:b2v_inst2\|branchControl:b2v_inst1\"" {  } { { "Practica07/pract7.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148019 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fd\[0\] branchControl.vhd(16) " "Inferred latch for \"fd\[0\]\" at branchControl.vhd(16)" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744148020 "|final|pract7:b2v_inst2|branchControl:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fd\[1\] branchControl.vhd(16) " "Inferred latch for \"fd\[1\]\" at branchControl.vhd(16)" {  } { { "Practica07/branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744148020 "|final|pract7:b2v_inst2|branchControl:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter pract7:b2v_inst2\|programCounter:b2v_inst2 " "Elaborating entity \"programCounter\" for hierarchy \"pract7:b2v_inst2\|programCounter:b2v_inst2\"" {  } { { "Practica07/pract7.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory pract7:b2v_inst2\|instruction_memory:b2v_inst3 " "Elaborating entity \"instruction_memory\" for hierarchy \"pract7:b2v_inst2\|instruction_memory:b2v_inst3\"" {  } { { "Practica07/pract7.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148041 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD instruction_memory.vhd(26) " "Verilog HDL or VHDL warning at instruction_memory.vhd(26): object \"ADD\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC instruction_memory.vhd(28) " "Verilog HDL or VHDL warning at instruction_memory.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OOR instruction_memory.vhd(30) " "Verilog HDL or VHDL warning at instruction_memory.vhd(30): object \"OOR\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ORX instruction_memory.vhd(31) " "Verilog HDL or VHDL warning at instruction_memory.vhd(31): object \"ORX\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NNO instruction_memory.vhd(32) " "Verilog HDL or VHDL warning at instruction_memory.vhd(32): object \"NNO\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "Practica07/instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512744148042 "|final|pract7:b2v_inst2|instruction_memory:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDec pract7:b2v_inst2\|instDec:b2v_inst4 " "Elaborating entity \"instDec\" for hierarchy \"pract7:b2v_inst2\|instDec:b2v_inst4\"" {  } { { "Practica07/pract7.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroFill pract7:b2v_inst2\|zeroFill:b2v_inst5 " "Elaborating entity \"zeroFill\" for hierarchy \"pract7:b2v_inst2\|zeroFill:b2v_inst5\"" {  } { { "Practica07/pract7.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend pract7:b2v_inst2\|extend:b2v_inst6 " "Elaborating entity \"extend\" for hierarchy \"pract7:b2v_inst2\|extend:b2v_inst6\"" {  } { { "Practica07/pract7.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compDos pract7:b2v_inst2\|extend:b2v_inst6\|compDos:b2v_inst1 " "Elaborating entity \"compDos\" for hierarchy \"pract7:b2v_inst2\|extend:b2v_inst6\|compDos:b2v_inst1\"" {  } { { "Practica07/extend.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744148126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512744167777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512744174142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512744174142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8024 " "Implemented 8024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512744175390 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512744175390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7983 " "Implemented 7983 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512744175390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512744175390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512744175413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 08:42:55 2017 " "Processing ended: Fri Dec  8 08:42:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512744175413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512744175413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512744175413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512744175413 ""}
