INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/ip/clockMainGen/clockMainGen_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockMainGen
INFO: [VRFC 10-311] analyzing module clockMainGen_clockMainGen_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/ip/clkSylapGen/clkSylapGen_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkSylapGen
INFO: [VRFC 10-311] analyzing module clkSylapGen_clkSylapGen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/ip/fifo_decoupler/sim/fifo_decoupler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_decoupler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/uart/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/fifo_iit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_iit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/fine_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fine_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/one_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/uart/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/sylapGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sylapGen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/sylapTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sylapTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/synch_pulf2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synch_pulf2s
INFO: [VRFC 10-2458] undeclared symbol req, assumed default net type wire [/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/synch_pulf2s.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/sylap/uart_commands.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_commands
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/to_fxr_workaround.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_fx3_workaround
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/therm2bin_easy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module therm2bin_easy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/project/ttm.srcs/sources_1/ip/fifo_dataprep/sim/fifo_dataprep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dataprep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/project/ttm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/project/ttm.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/project/ttm.srcs/sources_1/ip/ila_1/sim/ila_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tap_delay_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tap_delay_line_with_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_delay_line_with_encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/input_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_filter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tdc_module.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'mytypes' is not compiled in library xil_defaultlib [/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tdc_module.vhd:8]
INFO: [VRFC 10-307] analyzing entity tdc_module
ERROR: [VRFC 10-91] std_array_7downto0_vector is not declared [/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tdc_module.vhd:38]
ERROR: [VRFC 10-1504] unit tdc_module ignored due to previous errors [/home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tdc_module.vhd:10]
INFO: [VRFC 10-240] VHDL file /home/mdonato-fast/myDev/timetaggingplatform-small7x7-newfifo/FPGA/ttm/hdl/tdc_module.vhd ignored due to errors
