<body>

  <h1>CSE-231: Lab Work &amp; Project ‚Äî Digital Logic (Logisim)</h1>
  <p>
    <strong>Overview:</strong> Learned fundamentals of digital logic design including gates, Boolean algebra, canonical forms,
    universal gates, K-map minimization, binary arithmetic, BCD to 7-seg decoding, multiplexers/decoders, and sequential circuits
    with flip-flops &amp; registers.
  </p>

  <hr />

  <h2>üß∞ What‚Äôs Inside This Repository</h2>
  <ul>
    <li><strong>Lab circuits (Logisim)</strong> for combinational &amp; sequential designs</li>
    <li><strong>Assignment</strong> for Boolean algebra &amp; K-maps</li>
    <li><strong>Project Files</strong></li>
  </ul>

  <h2>üñ•Ô∏è Software Requirement</h2>
  <ol>
    <li><strong>Logisim</strong> ‚Äî design, simulate, and verify digital circuits.</li>
  </ol>

  <h2>üîå Suggested Physical Components (for breadboard demos)</h2>
  <p class="muted">These are handy if you mirror the Logisim designs on a breadboard for extra credit or demos.</p>

  <table>
    <thead>
      <tr>
        <th>#</th>
        <th>Item</th>
        <th>Type</th>
        <th>Req.</th>
        <th>Qty</th>
        <th>Unit (‡ß≥)</th>
        <th>Subtotal (‡ß≥)</th>
        <th>Notes</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td>1</td>
        <td>IC 7408 (AND)</td>
        <td>Logic IC</td>
        <td><span class="badge">Must</span></td>
        <td>3</td>
        <td>26.59</td>
        <td>79.77</td>
        <td>Quad 2-input AND</td>
      </tr>
      <tr>
        <td>2</td>
        <td>IC 7432 (OR)</td>
        <td>Logic IC</td>
        <td><span class="badge">Must</span></td>
        <td>2</td>
        <td>29.59</td>
        <td>59.18</td>
        <td>Quad 2-input OR</td>
      </tr>
      <tr>
        <td>3</td>
        <td>IC 7404 (NOT)</td>
        <td>Logic IC</td>
        <td><span class="badge">Must</span></td>
        <td>1</td>
        <td>27.59</td>
        <td>27.59</td>
        <td>Hex inverter</td>
      </tr>
      <tr>
        <td>4</td>
        <td>Push Button Module</td>
        <td>Input</td>
        <td><span class="badge">Must</span></td>
        <td>3</td>
        <td>43.50</td>
        <td>130.50</td>
        <td>Debounced inputs</td>
      </tr>
      <tr>
        <td>5</td>
        <td>Breadboard (Medium)</td>
        <td>Prototyping</td>
        <td><span class="badge">Must</span></td>
        <td>2</td>
        <td>88.80</td>
        <td>177.60</td>
        <td>Main build surface</td>
      </tr>
      <tr>
        <td>6</td>
        <td>9V Battery</td>
        <td>Power</td>
        <td><span class="badge">Must</span></td>
        <td>1</td>
        <td>84.00</td>
        <td>84.00</td>
        <td>Use with regulator as needed</td>
      </tr>
      <tr>
        <td>7</td>
        <td>220Œ© 1/4W Resistor</td>
        <td>Passive</td>
        <td><span class="badge">Must</span></td>
        <td>11</td>
        <td>1.95</td>
        <td>21.45</td>
        <td>Limit LED/logic currents</td>
      </tr>
      <tr>
        <td>8</td>
        <td>Battery Holder (2√óAA)</td>
        <td>Power</td>
        <td><span class="badge badge-optional">Optional</span></td>
        <td>1</td>
        <td>37.50</td>
        <td>37.50</td>
        <td>Alternative power source</td>
      </tr>
      <tr>
        <td>9</td>
        <td>Jumper Wires (M‚ÄìM, 20 pcs)</td>
        <td>Wiring</td>
        <td><span class="badge">Must</span></td>
        <td>1</td>
        <td>56.90</td>
        <td>56.90</td>
        <td>Interconnects</td>
      </tr>
    </tbody>
    <tfoot>
      <tr>
        <th colspan="6" style="text-align:right">Estimated Subtotal</th>
        <th>‡ß≥674.49</th>
        <th>Any Other Item</th>
      </tr>
    </tfoot>
  </table>

  <hr/>

  <h2>üß™ Suggested Logisim Labs</h2>
  <ol>
    <li>Gate-level compositions (AND/OR/NOT) with truth tables</li>
    <li>Boolean simplification and Canonical SOP/POS</li>
    <li>K-map minimization (2‚Äì4 variables)</li>
    <li>Binary adders/subtractors; BCD to 7-segment decoder</li>
    <li>Multiplexers &amp; Decoders (design + verification)</li>
    <li>Flip-flops (SR, JK, D, T), registers, and counters</li>
  </ol>

</body>
