(PCB DLD2_Clock_Simulation_Final
 (parser
  (host_cad ARES)
  (host_version 8.3 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -147.34160 -118.21160 142.30160 118.21160))
  (boundary (path signal 0.20320 -147.24000 -118.11000 142.20000 -118.11000 142.20000 118.11000
   -147.24000 118.11000 -147.24000 -118.11000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
    PS7
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.63500)
   (clearance 0.63500 (type wire_via))
   (clearance 0.63500 (type wire_smd))
   (clearance 0.63500 (type wire_pin))
   (clearance 0.63500 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "7SEG-56_C1" (place C1 55.88000 19.05000 front 0))
  (component "7SEG-56_C2" (place C2 30.48000 19.05000 front 0))
  (component "7SEG-56_C3" (place C3 0.00000 19.05000 front 0))
  (component "7SEG-56_C4" (place C4 -25.40000 19.05000 front 0))
  (component "7SEG-56_C5" (place C5 -55.88000 19.05000 front 0))
  (component "7SEG-56_C6" (place C6 -81.28000 19.05000 front 0))
  (component DIL16_U1 (place U1 46.99000 -31.75000 front 90))
  (component DIL16_U2 (place U2 24.13000 -31.75000 front 90))
  (component DIL16_U6 (place U6 3.81000 -31.75000 front 90))
  (component DIL16_U7 (place U7 -19.05000 -31.75000 front 90))
  (component DIL16_U9 (place U9 -62.23000 -31.75000 front 90))
  (component DIL16_U10 (place U10 -39.37000 -31.75000 front 90))
  (component DIL14_U3 (place U3 35.56000 -30.48000 front 90))
  (component DIL14_U8 (place U8 -7.62000 -30.48000 front 90))
  (component DIL14_U11 (place U11 -50.80000 -30.48000 front 90))
  (component DIL14_U5 (place U5 -19.05000 -54.61000 front 0))
  (component DIL14_U13 (place U13 24.13000 -54.61000 front 0))
  (component DIL14_U15 (place U15 -63.50000 -54.61000 front 0))
  (component DIL14_U4 (place U4 2.54000 -54.61000 front 0))
  (component DIL14_U12 (place U12 -40.64000 -54.61000 front 0))
  (component RES40_R5 (place R5 20.32000 -68.58000 front 0))
  (component RES40_R3 (place R3 -10.16000 -68.58000 front 0))
  (component RES40_R6 (place R6 -25.40000 -68.58000 front 0))
  (component DIL08_U14 (place U14 91.44000 -8.89000 front 0))
  (component RES40_R1 (place R1 102.87000 -10.16000 front 90))
  (component RES40_R2 (place R2 106.68000 -10.16000 front 90))
  (component CAP10_C7 (place C7 113.03000 -3.81000 front 90))
  (component "ELEC-RAD10_C8" (place C8 113.03000 -10.16000 front 90))
  (component CON4_1X4_USB_B_AM_$NONAME0 (place $NONAME0 109.22000 26.67000 front 90
  ))
  (component RES40_R4 (place R4 5.08000 -68.58000 front 0))
  (component RES40_R7 (place R7 -40.64000 -68.58000 front 0))
  (component RES40_R9 (place R9 -55.88000 -68.58000 front 0))
 )
 (library
  (image "7SEG-56_C1" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_C2" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_C3" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_C4" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_C5" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image "7SEG-56_C6" (side front)
   (outline (rect TOP -2.64160 -2.64160 12.80160 17.88160))
   (pin PS0 (rotate 0) 0 7.62000 15.24000)
   (pin PS0 (rotate 0) 1 10.16000 15.24000)
   (pin PS0 (rotate 0) 2 7.62000 0.00000)
   (pin PS0 (rotate 0) 3 5.08000 15.24000)
   (pin PS0 (rotate 0) 4 5.08000 0.00000)
   (pin PS0 (rotate 0) 5 2.54000 0.00000)
   (pin PS0 (rotate 0) 6 10.16000 0.00000)
   (pin PS0 (rotate 0) 7 0.00000 0.00000)
   (pin PS0 (rotate 0) 8 0.00000 15.24000)
   (pin PS0 (rotate 0) 9 2.54000 15.24000)
  )
  (image DIL16_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U6 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U7 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U9 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U10 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U8 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U11 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U13 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U15 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U12 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image DIL08_U14 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 7.62000 7.62000)
   (pin PS2 (rotate 0) 5 5.08000 7.62000)
   (pin PS2 (rotate 0) 6 2.54000 7.62000)
   (pin PS2 (rotate 0) 7 0.00000 7.62000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C7 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C8" (side front)
   (outline (rect TOP -1.37160 -2.64160 3.91160 2.64160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image CON4_1X4_USB_B_AM_$NONAME0 (side front)
   (outline (rect TOP -9.47420 -11.60780 6.27380 6.57860))
   (pin PS5 (rotate 90) 0 0.00000 4.72440)
   (pin PS5 (rotate 90) 1 -3.20040 4.72440)
   (pin PS5 (rotate 90) 2 -3.20040 2.23520)
   (pin PS5 (rotate 90) 3 0.00000 2.23520)
   (pin PS6 (rotate 90) 4 -7.62000 0.00000)
   (pin PS6 (rotate 90) 5 4.41960 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R9 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.65100 0 0))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (circle BOT 1.65100 0 0))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape )
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS7 (absolute on)
   (shape (circle TOP 1.01600 0 0))
   (shape (circle I1 1.01600 0 0))
   (shape (circle I2 1.01600 0 0))
   (shape (circle I3 1.01600 0 0))
   (shape (circle I4 1.01600 0 0))
   (shape (circle I5 1.01600 0 0))
   (shape (circle I6 1.01600 0 0))
   (shape (circle I7 1.01600 0 0))
   (shape (circle I8 1.01600 0 0))
   (shape (circle I9 1.01600 0 0))
   (shape (circle I10 1.01600 0 0))
   (shape (circle I11 1.01600 0 0))
   (shape (circle I12 1.01600 0 0))
   (shape (circle I13 1.01600 0 0))
   (shape (circle I14 1.01600 0 0))
   (shape (circle BOT 1.01600 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00034"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-0 U13-2)
  )
  (net "#00039"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-1 U5-0 U13-5)
  )
  (net "#00042"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-12 U5-1)
  )
  (net "#00047"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-11 U5-2 U13-7)
  )
  (net "#00052"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-3 U4-2)
  )
  (net "#00059"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-8 U4-5)
  )
  (net "#00140"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U8-0 U5-3)
  )
  (net "#00145"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U8-1 U5-4 U13-10)
  )
  (net "#00148"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U8-12 U5-5)
  )
  (net "#00153"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U8-11 U5-12 U15-2)
  )
  (net "#00158"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-11 U4-7)
  )
  (net "#00165"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-0 U4-10)
  )
  (net "#00200"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U11-0 U5-11)
  )
  (net "#00205"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U11-1 U5-10 U15-7)
  )
  (net "#00208"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U11-12 U5-9)
  )
  (net "#00213"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U11-11 U12-7)
  )
  (net "#00218"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-3 U12-2)
  )
  (net "#00231"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-4 U12-5)
  )
  (net "#00232"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-5 U15-8)
  )
  (net "#00240"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U14-6 R1-0 R2-1)
  )
  (net "#00243"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U14-1 U14-5 R1-1 C8-0)
  )
  (net "#00244"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U14-4 C7-1)
  )
  (net "CLK"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U14-2)
  )
  (net "CLK1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
    (pins U1-7 U2-7 U6-7 U7-7 U9-7 U10-7 U3-6 U8-6 U11-6 U5-6 U13-6 U15-6 U4-6 U12-6 R5-0
    R3-0 R6-0 U14-0 C7-0 C8-1 $NONAME0-3 R4-0 R7-0 R9-0)
  )
  (net "H1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U10-6 U11-10 U12-8)
  )
  (net "H2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U10-0 U11-9 U12-4 U12-9)
  )
  (net "H3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U10-1 U11-8)
  )
  (net "H4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U10-5 U11-7)
  )
  (net "HA"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U9-6 U11-2)
  )
  (net "HA1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-0 U9-12)
  )
  (net "HA2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-0 U10-12)
  )
  (net "HB"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U9-0 U11-3 U12-0)
  )
  (net "HB1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-1 U9-11)
  )
  (net "HB2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-1 U10-11)
  )
  (net "HC"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U9-1 U11-4 U12-3)
  )
  (net "HC1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-2 U9-10)
  )
  (net "HC2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-2 U10-10)
  )
  (net "HD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U9-5 U11-5 U12-1)
  )
  (net "HD1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-5 U9-9)
  )
  (net "HD2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-5 U10-9)
  )
  (net "HE1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-7 U9-8)
  )
  (net "HE2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-7 U10-8)
  )
  (net "HF1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-9 U9-14)
  )
  (net "HF2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-9 U10-14)
  )
  (net "HG1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C5-8 U9-13)
  )
  (net "HG2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C6-8 U10-13)
  )
  (net "M1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U7-6 U8-10)
  )
  (net "M2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U7-0 U8-9 U4-11)
  )
  (net "M3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U7-1 U8-8 U4-12)
  )
  (net "M4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U7-5 U8-7)
  )
  (net "MA"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U6-6 U8-2)
  )
  (net "MA1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-0 U6-12)
  )
  (net "MA2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-0 U7-12)
  )
  (net "MB"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U6-0 U8-3 U4-8)
  )
  (net "MB1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-1 U6-11)
  )
  (net "MB2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-1 U7-11)
  )
  (net "MC"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U6-1 U8-4)
  )
  (net "MC1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-2 U6-10)
  )
  (net "MC2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-2 U7-10)
  )
  (net "MD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U6-5 U8-5 U4-9)
  )
  (net "MD1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-5 U6-9)
  )
  (net "MD2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-5 U7-9)
  )
  (net "ME1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-7 U6-8)
  )
  (net "ME2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-7 U7-8)
  )
  (net "MF1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-9 U6-14)
  )
  (net "MF2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-9 U7-14)
  )
  (net "MG1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C3-8 U6-13)
  )
  (net "MG2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C4-8 U7-13)
  )
  (net "RH1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-1 R7-1)
  )
  (net "RH2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U15-9 R9-1)
  )
  (net "RM1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-9 R3-1)
  )
  (net "RM2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-12 R6-1)
  )
  (net "RS1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-1 R5-1)
  )
  (net "RS2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U13-4 R4-1)
  )
  (net "S1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-6 U3-10)
  )
  (net "S2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-0 U3-9 U4-3)
  )
  (net "S3"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-1 U3-8 U4-4)
  )
  (net "S4"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U2-5 U3-7)
  )
  (net "SA"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-6 U3-2)
  )
  (net "SA1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-0 U1-12)
  )
  (net "SA2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-0 U2-12)
  )
  (net "SB"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 U3-3 U4-0)
  )
  (net "SB1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-1 U1-11)
  )
  (net "SB2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-1 U2-11)
  )
  (net "SC"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1 U3-4)
  )
  (net "SC1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-2 U1-10)
  )
  (net "SC2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-2 U2-10)
  )
  (net "SD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-5 U3-5 U4-1)
  )
  (net "SD1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-5 U1-9)
  )
  (net "SD2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-5 U2-9)
  )
  (net "SE1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-7 U1-8)
  )
  (net "SE2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-7 U2-8)
  )
  (net "SF1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-9 U1-14)
  )
  (net "SF2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-9 U2-14)
  )
  (net "SG1"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C1-8 U1-13)
  )
  (net "SG2"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins C2-8 U2-13)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
    (pins C1-3 C2-3 C3-3 C4-3 C5-3 C6-3 U1-15 U2-15 U6-15 U7-15 U9-15 U10-15 U3-13 U8-13
    U11-13 U5-13 U13-13 U15-13 U4-13 U12-13 U14-3 U14-7 R2-0 $NONAME0-0)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.76200)
    (clearance 0.63500)
    (clearance 0.63500 (type wire_via))
    (clearance 0.63500 (type wire_smd))
    (clearance 0.63500 (type wire_pin))
    (clearance 0.63500 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00034"
   "#00039"
   "#00042"
   "#00047"
   "#00052"
   "#00059"
   "#00140"
   "#00145"
   "#00148"
   "#00153"
   "#00158"
   "#00165"
   "#00200"
   "#00205"
   "#00208"
   "#00213"
   "#00218"
   "#00231"
   "#00232"
   "#00240"
   "#00243"
   "#00244"
   "CLK"
   "CLK1"
   "H1"
   "H2"
   "H3"
   "H4"
   "HA"
   "HA1"
   "HA2"
   "HB"
   "HB1"
   "HB2"
   "HC"
   "HC1"
   "HC2"
   "HD"
   "HD1"
   "HD2"
   "HE1"
   "HE2"
   "HF1"
   "HF2"
   "HG1"
   "HG2"
   "M1"
   "M2"
   "M3"
   "M4"
   "MA"
   "MA1"
   "MA2"
   "MB"
   "MB1"
   "MB2"
   "MC"
   "MC1"
   "MC2"
   "MD"
   "MD1"
   "MD2"
   "ME1"
   "ME2"
   "MF1"
   "MF2"
   "MG1"
   "MG2"
   "RH1"
   "RH2"
   "RM1"
   "RM2"
   "RS1"
   "RS2"
   "S1"
   "S2"
   "S3"
   "S4"
   "SA"
   "SA1"
   "SA2"
   "SB"
   "SB1"
   "SB2"
   "SC"
   "SC1"
   "SC2"
   "SD"
   "SD1"
   "SD2"
   "SE1"
   "SE2"
   "SF1"
   "SF2"
   "SG1"
   "SG2"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.76200)
    (clearance 0.63500)
    (clearance 0.63500 (type wire_via))
    (clearance 0.63500 (type wire_smd))
    (clearance 0.63500 (type wire_pin))
    (clearance 0.63500 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (via PS7 -53.34000 -77.47000 (net "RH2") (type protect))
  (via PS7 -48.26000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 -38.10000 -77.47000 (net "RH1") (type protect))
  (via PS7 -33.02000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 -22.86000 -77.47000 (net "RM2") (type protect))
  (via PS7 -17.78000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 -7.62000 -77.47000 (net "RM1") (type protect))
  (via PS7 -2.54000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 7.62000 -77.47000 (net "RS2") (type protect))
  (via PS7 12.70000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 22.86000 -77.47000 (net "RS1") (type protect))
  (via PS7 27.94000 -77.47000 (net "VCC/VDD") (type protect))
  (via PS7 93.98000 -17.78000 (net "CLK1") (type protect))
  (via PS7 99.06000 -17.78000 (net "CLK") (type protect))
 )
)
