{"vcs1":{"timestamp_begin":1742285470.462347775, "rt":4.61, "ut":4.34, "st":0.21}}
{"vcselab":{"timestamp_begin":1742285475.150946865, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742285475.484648517, "rt":0.25, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742285470.166021975}
{"VCS_COMP_START_TIME": 1742285470.166021975}
{"VCS_COMP_END_TIME": 1742285475.804539836}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 354532}}
{"vcselab": {"peak_mem": 158276}}
