$date
	Fri Jun 03 02:10:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 8 " first [7:0] $end
$var reg 8 # second [7:0] $end
$scope module c0 $end
$var wire 8 $ A [7:0] $end
$var wire 8 % B [7:0] $end
$var wire 1 ! C $end
$var wire 8 & temp [7:0] $end
$scope module comp1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$upscope $end
$scope module comp2 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$upscope $end
$scope module comp3 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / c $end
$upscope $end
$scope module comp4 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 c $end
$upscope $end
$scope module comp5 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$upscope $end
$scope module comp6 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 8 c $end
$upscope $end
$scope module comp7 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; c $end
$upscope $end
$scope module comp8 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1>
1=
1<
1;
0:
09
18
17
16
15
14
13
12
01
00
1/
1.
1-
1,
1+
1*
1)
0(
0'
b11111111 &
b10110110 %
b10110110 $
b10110110 #
b10110110 "
1!
$end
#10
11
1:
10
19
b11111110 #
b11111110 %
b11111110 "
b11111110 $
#20
0!
0)
0,
0/
05
b10101000 &
0;
1'
0*
0-
03
09
b10101001 "
b10101001 $
#30
1,
15
08
1;
b1011010 &
0>
1(
0+
0.
01
04
07
0:
0'
1-
00
0<
b10000001 #
b10000001 %
b100100 "
b100100 $
#40
