// Seed: 888477025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  if (id_3) wire id_10;
  id_11(
      id_1, !id_5, 1
  );
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wire id_12,
    output supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply0 id_16,
    output wire id_17
);
  assign id_2 = id_0;
  wire id_19;
  assign id_15.id_12 = 1;
  assign id_2 = 1;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19, id_19, id_19, id_19
  );
endmodule
