//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_11 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_11
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_11
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_11(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<135>;
	.reg .f32 	%f<77>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1];
$L__tmp0:
	.loc	1 22 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:33
	shl.b32 	%r71, %r1, 5;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2];
	.loc	1 23 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:44
	mov.u32 	%r72, %tid.x;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4];
	bfe.u32 	%r74, %r72, 3, 4;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5];
	or.b32  	%r75, %r74, 16;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6];
	shl.b32 	%r76, %r72, 2;
	and.b32  	%r77, %r76, 28;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r78, %r71, %r74;
	or.b32  	%r79, %r71, %r75;
	.loc	1 25 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:33
	shl.b32 	%r80, %r2, 5;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r81, %r80, %r77;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p1, %r81, 256;
	.loc	1 32 39                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:39
	shl.b32 	%r82, %r78, 8;
	shl.b32 	%r83, %r79, 8;
	.loc	1 32 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:35
	add.s32 	%r84, %r81, %r82;
	add.s32 	%r85, %r81, %r83;
	.loc	1 32 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:30
	mul.wide.s32 	%rd18, %r84, 4;
	add.s64 	%rd1, %rd11, %rd18;
	mul.wide.s32 	%rd19, %r85, 4;
	add.s64 	%rd2, %rd11, %rd19;
	.loc	1 32 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:30
	add.s64 	%rd3, %rd12, %rd18;
	add.s64 	%rd4, %rd12, %rd19;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:30
	mul.wide.s32 	%rd20, %r81, 4;
	add.s64 	%rd5, %rd13, %rd20;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 35 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:30
	add.s64 	%rd6, %rd14, %rd20;
	.loc	1 35 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r23;
	mov.b32 	%f2, %r24;
	mov.b32 	%f3, %r25;
	mov.b32 	%f4, %r26;
	.loc	1 36 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:31
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 37 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:31
	add.s64 	%rd8, %rd16, %rd20;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 40 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:40:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 41 26                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:41:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f13, %r18;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f14, %r22;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f16, %r17;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f17, %r21;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f19, %r16;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f20, %r20;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f22, %r15;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f23, %r19;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f25, %r14;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f27, %r13;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f29, %r12;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	mov.b32 	%f31, %r11;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	mov.b32 	%f33, %r34;
	mov.b32 	%f34, %r33;
	mov.b32 	%f35, %r32;
	mov.b32 	%f36, %r31;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	mov.b32 	%f37, %r30;
	mov.b32 	%f38, %r29;
	mov.b32 	%f39, %r28;
	mov.b32 	%f40, %r27;
	.loc	1 32 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:44
	mov.b32 	%f41, %r10;
	mov.b32 	%f42, %r9;
	mov.b32 	%f43, %r8;
	mov.b32 	%f44, %r7;
	mov.b32 	%f45, %r6;
	mov.b32 	%f46, %r5;
	mov.b32 	%f47, %r4;
	mov.b32 	%f48, %r3;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r86, %r71, %r77;
	.loc	1 31 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:31:19
	bfe.s32 	%r87, %r1, 26, 1;
	shr.u32 	%r88, %r87, 24;
	add.s32 	%r89, %r86, %r88;
	.loc	1 30 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:30:19
	and.b32  	%r90, %r89, -256;
	sub.s32 	%r91, %r86, %r90;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r92, %r80, %r75;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p18, %r92, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r93, %r80, %r74;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p17, %r93, 256;
	.loc	1 43 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:43:18
	mov.b32 	%r37, %f9;
	mov.b32 	%r36, 1065353216;
	// begin inline asm
	div.full.f32 %r35, %r36, %r37;
	// end inline asm
	mov.b32 	%f49, %r35;
	mov.b32 	%r40, %f10;
	// begin inline asm
	div.full.f32 %r38, %r36, %r40;
	// end inline asm
	mov.b32 	%f50, %r38;
	mov.b32 	%r43, %f11;
	// begin inline asm
	div.full.f32 %r41, %r36, %r43;
	// end inline asm
	mov.b32 	%f51, %r41;
	mov.b32 	%r46, %f12;
	// begin inline asm
	div.full.f32 %r44, %r36, %r46;
	// end inline asm
	mov.b32 	%f52, %r44;
	.loc	1 46 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:46:19
	mul.f32 	%f53, %f32, %f49;
	mul.f32 	%f54, %f30, %f50;
	mul.f32 	%f55, %f28, %f51;
	mul.f32 	%f56, %f26, %f52;
	mul.f32 	%f57, %f24, %f49;
	mul.f32 	%f58, %f21, %f50;
	mul.f32 	%f59, %f18, %f51;
	mul.f32 	%f60, %f15, %f52;
	.loc	1 48 20                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:48:20
	fma.rn.f32 	%f61, %f53, %f40, %f36;
	fma.rn.f32 	%f62, %f54, %f39, %f35;
	fma.rn.f32 	%f63, %f55, %f38, %f34;
	fma.rn.f32 	%f64, %f56, %f37, %f33;
	fma.rn.f32 	%f65, %f57, %f40, %f36;
	fma.rn.f32 	%f66, %f58, %f39, %f35;
	fma.rn.f32 	%f67, %f59, %f38, %f34;
	fma.rn.f32 	%f68, %f60, %f37, %f33;
	.loc	1 49 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:49:19
	add.f32 	%f69, %f61, %f48;
	add.f32 	%f70, %f62, %f47;
	add.f32 	%f71, %f63, %f46;
	add.f32 	%f72, %f64, %f45;
	add.f32 	%f73, %f65, %f44;
	add.f32 	%f74, %f66, %f43;
	add.f32 	%f75, %f67, %f42;
	add.f32 	%f76, %f68, %f41;
	.loc	1 50 34                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:34
	shl.b32 	%r94, %r93, 8;
	shl.b32 	%r95, %r92, 8;
	.loc	1 50 45                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:45
	shl.b32 	%r96, %r89, 8;
	and.b32  	%r97, %r96, -65536;
	.loc	1 50 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:30
	add.s32 	%r98, %r97, %r91;
	.loc	1 50 39                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:39
	add.s32 	%r99, %r98, %r94;
	add.s32 	%r100, %r98, %r95;
	.loc	1 50 25                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:25
	mul.wide.s32 	%rd21, %r99, 4;
	add.s64 	%rd9, %rd17, %rd21;
	mul.wide.s32 	%rd22, %r100, 4;
	add.s64 	%rd10, %rd17, %rd22;
	.loc	1 50 57                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:57
	shl.b32 	%r101, %r72, 7;
	and.b32  	%r102, %r101, 896;
	or.b32  	%r103, %r102, %r74;
	and.b32  	%r104, %r76, 508;
	shr.u32 	%r105, %r102, 3;
	or.b32  	%r106, %r105, %r103;
	shl.b32 	%r107, %r106, 2;
	mov.u32 	%r108, global_smem;
	add.s32 	%r47, %r108, %r107;
	mov.b32 	%r48, %f69;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r109, %r102, 32;
	shr.u32 	%r110, %r109, 3;
	add.s32 	%r111, %r110, %r103;
	shl.b32 	%r112, %r111, 2;
	add.s32 	%r113, %r108, %r112;
	add.s32 	%r49, %r113, 128;
	mov.b32 	%r50, %f70;
	// begin inline asm
	@%p9 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r114, %r102, 64;
	shr.u32 	%r115, %r114, 3;
	add.s32 	%r116, %r115, %r103;
	shl.b32 	%r117, %r116, 2;
	add.s32 	%r118, %r108, %r117;
	add.s32 	%r51, %r118, 256;
	mov.b32 	%r52, %f71;
	// begin inline asm
	@%p9 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r119, %r102, 96;
	shr.u32 	%r120, %r119, 3;
	add.s32 	%r121, %r120, %r103;
	shl.b32 	%r122, %r121, 2;
	add.s32 	%r123, %r108, %r122;
	add.s32 	%r53, %r123, 384;
	mov.b32 	%r54, %f72;
	// begin inline asm
	@%p9 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r47, 64;
	mov.b32 	%r56, %f73;
	// begin inline asm
	@%p9 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r113, 192;
	mov.b32 	%r58, %f74;
	// begin inline asm
	@%p9 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r118, 320;
	mov.b32 	%r60, %f75;
	// begin inline asm
	@%p9 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r123, 448;
	mov.b32 	%r62, %f76;
	// begin inline asm
	@%p9 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r124, %r72, 1;
	and.b32  	%r125, %r124, 60;
	add.s32 	%r126, %r125, %r104;
	shl.b32 	%r127, %r126, 2;
	add.s32 	%r128, %r108, %r127;
	or.b32  	%r129, %r104, 512;
	shr.u32 	%r130, %r129, 3;
	and.b32  	%r131, %r130, 124;
	add.s32 	%r132, %r131, %r104;
	shl.b32 	%r133, %r132, 2;
	add.s32 	%r134, %r108, %r133;
	ld.shared.v4.u32 	{%r67, %r68, %r69, %r70}, [%r134+2048];
	ld.shared.v4.u32 	{%r63, %r64, %r65, %r66}, [%r128];
	// begin inline asm
	@%p17 st.global.v4.b32 [ %rd9 + 0 ], { %r63, %r64, %r65, %r66 };
	// end inline asm
	// begin inline asm
	@%p18 st.global.v4.b32 [ %rd10 + 0 ], { %r67, %r68, %r69, %r70 };
	// end inline asm
	.loc	1 50 4                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4f/c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 102
.b8 114
.b8 120
.b8 115
.b8 101
.b8 121
.b8 52
.b8 105
.b8 119
.b8 106
.b8 114
.b8 53
.b8 116
.b8 114
.b8 113
.b8 115
.b8 54
.b8 104
.b8 107
.b8 55
.b8 50
.b8 114
.b8 54
.b8 55
.b8 55
.b8 106
.b8 101
.b8 99
.b8 52
.b8 98
.b8 102
.b8 99
.b8 108
.b8 120
.b8 101
.b8 110
.b8 55
.b8 97
.b8 97
.b8 111
.b8 102
.b8 122
.b8 110
.b8 118
.b8 97
.b8 106
.b8 53
.b8 120
.b8 118
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
