<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/admin/.cargo/registry/src/github.com-1ecc6299db9ec823/rp2040-hal-0.7.0/src/uart/writer.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>writer.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../rp2040_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../rp2040_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../rp2040_hal/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
</pre><pre class="rust"><code><span class="doccomment">//! Universal Asynchronous Receiver Transmitter - Transmitter Code</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This module is for transmitting data with a UART.</span>

<span class="kw">use</span> <span class="kw">super</span>::{<span class="ident">FifoWatermark</span>, <span class="ident">UartDevice</span>, <span class="ident">ValidUartPinout</span>};
<span class="kw">use</span> <span class="ident">core::fmt</span>;
<span class="kw">use</span> <span class="ident">core</span>::{<span class="ident">convert::Infallible</span>, <span class="ident">marker::PhantomData</span>};
<span class="kw">use</span> <span class="ident">embedded_hal::serial::Write</span>;
<span class="kw">use</span> <span class="ident">nb::Error</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident">rp2040_pac::uart0::RegisterBlock</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;eh1_0_alpha&quot;</span>)]</span>
<span class="kw">use</span> <span class="ident">eh1_0_alpha::serial</span> <span class="kw">as</span> <span class="ident">eh1</span>;

<span class="doccomment">/// Set tx FIFO watermark</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See DS: Table 423</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_tx_watermark</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>, <span class="ident">watermark</span>: <span class="ident">FifoWatermark</span>) {
    <span class="kw">let</span> <span class="ident">wm</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">watermark</span> {
        <span class="ident">FifoWatermark::Bytes4</span> =&gt; <span class="number">4</span>,
        <span class="ident">FifoWatermark::Bytes8</span> =&gt; <span class="number">3</span>,
        <span class="ident">FifoWatermark::Bytes16</span> =&gt; <span class="number">2</span>,
        <span class="ident">FifoWatermark::Bytes24</span> =&gt; <span class="number">1</span>,
        <span class="ident">FifoWatermark::Bytes28</span> =&gt; <span class="number">0</span>,
    };
    <span class="ident">rb</span>.<span class="ident">uartifls</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="ident">_r</span>, <span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> { <span class="ident">w</span>.<span class="ident">txiflsel</span>().<span class="ident">bits</span>(<span class="ident">wm</span>) });
}

<span class="doccomment">/// Returns `Err(WouldBlock)` if the UART TX FIFO still has data in it or</span>
<span class="doccomment">/// `Ok(())` if the FIFO is empty.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">transmit_flushed</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>) -&gt; <span class="ident">nb::Result</span><span class="op">&lt;</span>(), <span class="ident">Infallible</span><span class="op">&gt;</span> {
    <span class="kw">if</span> <span class="ident">rb</span>.<span class="ident">uartfr</span>.<span class="ident">read</span>().<span class="ident">txfe</span>().<span class="ident">bit_is_set</span>() {
        <span class="prelude-val">Ok</span>(())
    } <span class="kw">else</span> {
        <span class="prelude-val">Err</span>(<span class="ident">WouldBlock</span>)
    }
}

<span class="doccomment">/// Returns `true` if the TX FIFO has space, or false if it is full</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">uart_is_writable</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>) -&gt; <span class="ident">bool</span> {
    <span class="ident">rb</span>.<span class="ident">uartfr</span>.<span class="ident">read</span>().<span class="ident">txff</span>().<span class="ident">bit_is_clear</span>()
}

<span class="doccomment">/// Writes bytes to the UART.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function writes as long as it can. As soon that the FIFO is full,</span>
<span class="doccomment">/// if:</span>
<span class="doccomment">/// - 0 bytes were written, a WouldBlock Error is returned</span>
<span class="doccomment">/// - some bytes were written, it is deemed to be a success</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Upon success, the remaining (unwritten) slice is returned.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">write_raw</span><span class="op">&lt;</span><span class="lifetime">&#39;d</span><span class="op">&gt;</span>(
    <span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>,
    <span class="ident">data</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;d</span> [<span class="ident">u8</span>],
) -&gt; <span class="ident">nb::Result</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;d</span> [<span class="ident">u8</span>], <span class="ident">Infallible</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">bytes_written</span> <span class="op">=</span> <span class="number">0</span>;

    <span class="kw">for</span> <span class="ident">c</span> <span class="kw">in</span> <span class="ident">data</span> {
        <span class="kw">if</span> <span class="op">!</span><span class="ident">uart_is_writable</span>(<span class="ident">rb</span>) {
            <span class="kw">if</span> <span class="ident">bytes_written</span> <span class="op">==</span> <span class="number">0</span> {
                <span class="kw">return</span> <span class="prelude-val">Err</span>(<span class="ident">WouldBlock</span>);
            } <span class="kw">else</span> {
                <span class="kw">return</span> <span class="prelude-val">Ok</span>(<span class="kw-2">&amp;</span><span class="ident">data</span>[<span class="ident">bytes_written</span>..]);
            }
        }

        <span class="ident">rb</span>.<span class="ident">uartdr</span>.<span class="ident">write</span>(<span class="op">|</span><span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> {
            <span class="ident">w</span>.<span class="ident">data</span>().<span class="ident">bits</span>(<span class="kw-2">*</span><span class="ident">c</span>);
            <span class="ident">w</span>
        });

        <span class="ident">bytes_written</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
    }
    <span class="prelude-val">Ok</span>(<span class="kw-2">&amp;</span><span class="ident">data</span>[<span class="ident">bytes_written</span>..])
}

<span class="doccomment">/// Writes bytes to the UART.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This function blocks until the full buffer has been sent.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">write_full_blocking</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">temp</span> <span class="op">=</span> <span class="ident">data</span>;

    <span class="kw">while</span> <span class="op">!</span><span class="ident">temp</span>.<span class="ident">is_empty</span>() {
        <span class="ident">temp</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">write_raw</span>(<span class="ident">rb</span>, <span class="ident">temp</span>) {
            <span class="prelude-val">Ok</span>(<span class="ident">remaining</span>) =&gt; <span class="ident">remaining</span>,
            <span class="prelude-val">Err</span>(<span class="ident">WouldBlock</span>) =&gt; <span class="kw">continue</span>,
            <span class="prelude-val">Err</span>(<span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
        }
    }
}

<span class="doccomment">/// Enables the Transmit Interrupt.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The relevant UARTx IRQ will fire when there is space in the transmit FIFO.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">enable_tx_interrupt</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>) {
    <span class="comment">// Access the UART FIFO Level Select. We set the TX FIFO trip level</span>
    <span class="comment">// to be when it&#39;s half-empty..</span>

    <span class="comment">// 2 means &#39;&lt;= 1/2 full&#39;.</span>
    <span class="ident">rb</span>.<span class="ident">uartifls</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="ident">_r</span>, <span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> { <span class="ident">w</span>.<span class="ident">txiflsel</span>().<span class="ident">bits</span>(<span class="number">2</span>) });

    <span class="comment">// Access the UART Interrupt Mask Set/Clear register. Setting a bit</span>
    <span class="comment">// high enables the interrupt.</span>

    <span class="comment">// We set the TX interrupt. This means we will get an interrupt when</span>
    <span class="comment">// the TX FIFO level is triggered. This means we don&#39;t have to</span>
    <span class="comment">// interrupt on every single byte, but can make use of the hardware</span>
    <span class="comment">// FIFO.</span>
    <span class="ident">rb</span>.<span class="ident">uartimsc</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="ident">_r</span>, <span class="ident">w</span><span class="op">|</span> {
        <span class="ident">w</span>.<span class="ident">txim</span>().<span class="ident">set_bit</span>();
        <span class="ident">w</span>
    });
}

<span class="doccomment">/// Disables the Transmit Interrupt.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">disable_tx_interrupt</span>(<span class="ident">rb</span>: <span class="kw-2">&amp;</span><span class="ident">RegisterBlock</span>) {
    <span class="comment">// Access the UART Interrupt Mask Set/Clear register. Setting a bit</span>
    <span class="comment">// low disables the interrupt.</span>

    <span class="ident">rb</span>.<span class="ident">uartimsc</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="ident">_r</span>, <span class="ident">w</span><span class="op">|</span> {
        <span class="ident">w</span>.<span class="ident">txim</span>().<span class="ident">clear_bit</span>();
        <span class="ident">w</span>
    });
}

<span class="doccomment">/// Half of an [`UartPeripheral`] that is only capable of writing. Obtained by calling [`UartPeripheral::split()`]</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [`UartPeripheral`]: struct.UartPeripheral.html</span>
<span class="doccomment">/// [`UartPeripheral::split()`]: struct.UartPeripheral.html#method.split</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Writer</span><span class="op">&lt;</span><span class="ident">D</span>: <span class="ident">UartDevice</span>, <span class="ident">P</span>: <span class="ident">ValidUartPinout</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span><span class="op">&gt;</span> {
    <span class="kw">pub</span>(<span class="kw">super</span>) <span class="ident">device</span>: <span class="ident">D</span>,
    <span class="kw">pub</span>(<span class="kw">super</span>) <span class="ident">device_marker</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span>,
    <span class="kw">pub</span>(<span class="kw">super</span>) <span class="ident">pins</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="ident">P</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">D</span>: <span class="ident">UartDevice</span>, <span class="ident">P</span>: <span class="ident">ValidUartPinout</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">Writer</span><span class="op">&lt;</span><span class="ident">D</span>, <span class="ident">P</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Writes bytes to the UART.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function writes as long as it can. As soon that the FIFO is full,</span>
    <span class="doccomment">/// if:</span>
    <span class="doccomment">/// - 0 bytes were written, a WouldBlock Error is returned</span>
    <span class="doccomment">/// - some bytes were written, it is deemed to be a success</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Upon success, the remaining (unwritten) slice is returned.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_raw</span><span class="op">&lt;</span><span class="lifetime">&#39;d</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;d</span> [<span class="ident">u8</span>]) -&gt; <span class="ident">nb::Result</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;d</span> [<span class="ident">u8</span>], <span class="ident">Infallible</span><span class="op">&gt;</span> {
        <span class="ident">write_raw</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device</span>, <span class="ident">data</span>)
    }

    <span class="doccomment">/// Writes bytes to the UART.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This function blocks until the full buffer has been sent.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_full_blocking</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">data</span>: <span class="kw-2">&amp;</span>[<span class="ident">u8</span>]) {
        <span class="ident">write_full_blocking</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device</span>, <span class="ident">data</span>);
    }

    <span class="doccomment">/// Enables the Transmit Interrupt.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The relevant UARTx IRQ will fire when there is space in the transmit FIFO.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enable_tx_interrupt</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="ident">enable_tx_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device</span>)
    }

    <span class="doccomment">/// Disables the Transmit Interrupt.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">disable_tx_interrupt</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="ident">disable_tx_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device</span>)
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">D</span>: <span class="ident">UartDevice</span>, <span class="ident">P</span>: <span class="ident">ValidUartPinout</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">Write</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Writer</span><span class="op">&lt;</span><span class="ident">D</span>, <span class="ident">P</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Error</span> <span class="op">=</span> <span class="ident">Infallible</span>;

    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">word</span>: <span class="ident">u8</span>) -&gt; <span class="ident">nb::Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">write_raw</span>(<span class="kw-2">&amp;</span>[<span class="ident">word</span>]).<span class="ident">is_err</span>() {
            <span class="prelude-val">Err</span>(<span class="ident">WouldBlock</span>)
        } <span class="kw">else</span> {
            <span class="prelude-val">Ok</span>(())
        }
    }

    <span class="kw">fn</span> <span class="ident">flush</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="ident">nb::Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">transmit_flushed</span>(<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device</span>)
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;eh1_0_alpha&quot;</span>)]</span>
<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">D</span>: <span class="ident">UartDevice</span>, <span class="ident">P</span>: <span class="ident">ValidUartPinout</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">eh1::ErrorType</span> <span class="kw">for</span> <span class="ident">Writer</span><span class="op">&lt;</span><span class="ident">D</span>, <span class="ident">P</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Error</span> <span class="op">=</span> <span class="ident">core::convert::Infallible</span>;
}

<span class="comment">/* disabled for now - nb was migrated to separate crate
#[cfg(feature = &quot;eh1_0_alpha&quot;)]
impl&lt;D: UartDevice, P: ValidUartPinout&lt;D&gt;&gt; eh1::nb::Write&lt;u8&gt; for Writer&lt;D, P&gt; {
    fn write(&amp;mut self, word: u8) -&gt; nb::Result&lt;(), Self::Error&gt; {
        if self.write_raw(&amp;[word]).is_err() {
            Err(WouldBlock)
        } else {
            Ok(())
        }
    }

    fn flush(&amp;mut self) -&gt; nb::Result&lt;(), Self::Error&gt; {
        transmit_flushed(&amp;self.device).map_err(|e| match e {
            WouldBlock =&gt; WouldBlock,
            Other(v) =&gt; match v {},
        })
    }
}
*/</span>

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">D</span>: <span class="ident">UartDevice</span>, <span class="ident">P</span>: <span class="ident">ValidUartPinout</span><span class="op">&lt;</span><span class="ident">D</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="ident">fmt::Write</span> <span class="kw">for</span> <span class="ident">Writer</span><span class="op">&lt;</span><span class="ident">D</span>, <span class="ident">P</span><span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">write_str</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">s</span>: <span class="kw-2">&amp;</span><span class="ident">str</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="ident">s</span>.<span class="ident">bytes</span>()
            .<span class="ident">try_for_each</span>(<span class="op">|</span><span class="ident">c</span><span class="op">|</span> <span class="macro">nb::block!</span>(<span class="self">self</span>.<span class="ident">write</span>(<span class="ident">c</span>)))
            .<span class="ident">map_err</span>(<span class="op">|</span><span class="kw">_</span><span class="op">|</span> <span class="ident">fmt::Error</span>)
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="rp2040_hal" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>