// Seed: 419109954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_6, id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wire id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  ); id_7 :
  assert property (@(negedge id_4) 1)
  else $display;
  wire id_8, id_9;
endmodule
