{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736647775668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736647775669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 09:09:35 2025 " "Processing started: Sun Jan 12 09:09:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736647775669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647775669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647775669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736647776458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736647776458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/reverseinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/reverseinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverseinput-rtl " "Found design unit 1: reverseinput-rtl" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798708 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverseinput " "Found entity 1: reverseinput" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/reverseinput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798711 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798714 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/top_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Found design unit 1: TOP_UART-rtl" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798717 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Found entity 1: TOP_UART" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ror5_32bit.vhd " "Can't analyze file -- file ../ror5_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ror3_32bit.vhd " "Can't analyze file -- file ../ror3_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798734 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol11_32bit.vhd " "Can't analyze file -- file ../rol11_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798743 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol9_32bit.vhd " "Can't analyze file -- file ../rol9_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol6_32bit.vhd " "Can't analyze file -- file ../rol6_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol3_32bit.vhd " "Can't analyze file -- file ../rol3_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798769 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol2_32bit.vhd " "Can't analyze file -- file ../rol2_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798778 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rol1_32bit.vhd " "Can't analyze file -- file ../rol1_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798786 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../reverse_32bit_for_LEA_input.vhd " "Can't analyze file -- file ../reverse_32bit_for_LEA_input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/register_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/register_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_128bit-behavior " "Found design unit 1: register_128bit-behavior" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798798 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_128bit " "Found entity 1: register_128bit" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/register_128bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/register_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/register_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bit-behavior " "Found design unit 1: register_32bit-behavior" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798800 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/register_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/mux2to1_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_128bit-rtl " "Found design unit 1: mux2to1_128bit-rtl" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798803 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_128bit " "Found entity 1: mux2to1_128bit" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/mux2to1_128bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/mux2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_32bit-rtl " "Found design unit 1: mux2to1_32bit-rtl" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798805 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/mux2to1_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../modular_addition_32bit.vhd " "Can't analyze file -- file ../modular_addition_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/lea_encrypt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lea_encrypt_fsm-behavior " "Found design unit 1: lea_encrypt_fsm-behavior" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798816 ""} { "Info" "ISGN_ENTITY_NAME" "1 lea_encrypt_fsm " "Found entity 1: lea_encrypt_fsm" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/lea_encrypt_fsm.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798816 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../cypher_block_tb.vhd " "Can't analyze file -- file ../cypher_block_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cypher_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cypher_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cypher_block-rtl " "Found design unit 1: cypher_block-rtl" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/cypher_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798828 ""} { "Info" "ISGN_ENTITY_NAME" "1 cypher_block " "Found entity 1: cypher_block" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/cypher_block.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../counter_24_32bit.vhd " "Can't analyze file -- file ../counter_24_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cfb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cfb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB_tb-bench " "Found design unit 1: CFB_tb-bench" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798839 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB_tb " "Found entity 1: CFB_tb" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cfb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/sourcefile/cfb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB-rtl " "Found design unit 1: CFB-rtl" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798842 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB " "Found entity 1: CFB" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736647798842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647798842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../bitwise_xor_32bit.vhd " "Can't analyze file -- file ../bitwise_xor_32bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736647798851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UART " "Elaborating entity \"TOP_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736647799045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP_UART.vhd(29) " "Verilog HDL or VHDL warning at TOP_UART.vhd(29): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736647799138 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP_UART.vhd(31) " "Verilog HDL or VHDL warning at TOP_UART.vhd(31): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736647799138 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP_UART.vhd(52) " "Verilog HDL or VHDL warning at TOP_UART.vhd(52): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736647799138 "|TOP_UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TOP_UART.vhd(229) " "VHDL Process Statement warning at TOP_UART.vhd(229): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736647799138 "|TOP_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP_UART.vhd" "UART_RX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP_UART.vhd" "UART_TX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(34) " "Verilog HDL or VHDL warning at UART_TX.vhd(34): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/UART_TX.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736647799220 "|TOP_UART|UART_TX:UART_TX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFB CFB:CFB_inst " "Elaborating entity \"CFB\" for hierarchy \"CFB:CFB_inst\"" {  } { { "../TOP_UART.vhd" "CFB_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799254 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STOP_LEA CFB.vhd(60) " "VHDL Signal Declaration warning at CFB.vhd(60): used explicit default value for signal \"STOP_LEA\" because signal was never assigned a value" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736647799274 "|TOP_UART|CFB:CFB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_128bit CFB:CFB_inst\|register_128bit:Key " "Elaborating entity \"register_128bit\" for hierarchy \"CFB:CFB_inst\|register_128bit:Key\"" {  } { { "../CFB.vhd" "Key" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_128bit CFB:CFB_inst\|mux2to1_128bit:IVMUX " "Elaborating entity \"mux2to1_128bit\" for hierarchy \"CFB:CFB_inst\|mux2to1_128bit:IVMUX\"" {  } { { "../CFB.vhd" "IVMUX" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverseinput reverseinput:RX_BLOCK_REVERSE " "Elaborating entity \"reverseinput\" for hierarchy \"reverseinput:RX_BLOCK_REVERSE\"" {  } { { "../TOP_UART.vhd" "RX_BLOCK_REVERSE" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/TOP_UART.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736647799530 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LEA_128_inst LEA_128 " "Node instance \"LEA_128_inst\" instantiates undefined entity \"LEA_128\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../CFB.vhd" "LEA_128_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/SourceFile/CFB.vhd" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1736647799538 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736647799903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 12 09:09:59 2025 " "Processing ended: Sun Jan 12 09:09:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736647799903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736647799903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736647799903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647799903 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736647801192 ""}
