

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Tue Oct 18 18:01:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      996|      996|  9.960 us|  9.960 us|  997|  997|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |      994|      994|         5|          2|          1|   496|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     141|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reversed_idx_U    |reversed_idx_ROM_AUTO_1R    |        1|  0|   0|    0|   496|   10|     1|         4960|
    |reversible_idx_U  |reversible_idx_ROM_AUTO_1R  |        1|  0|   0|    0|   496|   10|     1|         4960|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                            |        2|  0|   0|    0|   992|   20|     2|         9920|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_140_p2                 |         +|   0|  0|  14|           9|           1|
    |ap_condition_162                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_134_p2                |      icmp|   0|  0|  11|           9|           6|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  37|          24|          14|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |X_I_address0                      |  14|          3|   10|         30|
    |X_I_address1                      |  14|          3|   10|         30|
    |X_R_address0                      |  14|          3|   10|         30|
    |X_R_address1                      |  14|          3|   10|         30|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    9|         18|
    |i_fu_44                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         29|   64|        169|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_205                |  10|   0|   10|          0|
    |X_I_addr_1_reg_205_pp0_iter1_reg  |  10|   0|   10|          0|
    |X_I_addr_reg_200                  |  10|   0|   10|          0|
    |X_R_addr_1_reg_195                |  10|   0|   10|          0|
    |X_R_addr_1_reg_195_pp0_iter1_reg  |  10|   0|   10|          0|
    |X_R_addr_reg_190                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   9|   0|    9|          0|
    |icmp_ln19_reg_176                 |   1|   0|    1|          0|
    |tmp_1_reg_215                     |  32|   0|   32|          0|
    |tmp_reg_210                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|   0|  141|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|X_R_address0  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|           X_I|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [bit_reverse.cpp:13]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln19 = store i9 0, i9 %i" [bit_reverse.cpp:19]   --->   Operation 14 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [bit_reverse.cpp:19]   --->   Operation 15 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [bit_reverse.cpp:19]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %i_1, i9 496" [bit_reverse.cpp:19]   --->   Operation 17 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 496, i64 496, i64 496"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %i_1, i9 1" [bit_reverse.cpp:19]   --->   Operation 19 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.end" [bit_reverse.cpp:19]   --->   Operation 20 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %i_1" [bit_reverse.cpp:19]   --->   Operation 21 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reversible_idx_addr = getelementptr i10 %reversible_idx, i64 0, i64 %zext_ln19" [bit_reverse.cpp:20]   --->   Operation 22 'getelementptr' 'reversible_idx_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%reversible_idx_load = load i9 %reversible_idx_addr" [bit_reverse.cpp:20]   --->   Operation 23 'load' 'reversible_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reversed_idx_addr = getelementptr i10 %reversed_idx, i64 0, i64 %zext_ln19" [bit_reverse.cpp:21]   --->   Operation 24 'getelementptr' 'reversed_idx_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%reversed_idx_load = load i9 %reversed_idx_addr" [bit_reverse.cpp:21]   --->   Operation 25 'load' 'reversed_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln19 = store i9 %add_ln19, i9 %i" [bit_reverse.cpp:19]   --->   Operation 26 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%reversible_idx_load = load i9 %reversible_idx_addr" [bit_reverse.cpp:20]   --->   Operation 27 'load' 'reversible_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%reversed_idx_load = load i9 %reversed_idx_addr" [bit_reverse.cpp:21]   --->   Operation 28 'load' 'reversed_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %reversible_idx_load" [bit_reverse.cpp:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln23" [bit_reverse.cpp:23]   --->   Operation 30 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%tmp = load i10 %X_R_addr" [bit_reverse.cpp:23]   --->   Operation 31 'load' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %reversed_idx_load" [bit_reverse.cpp:24]   --->   Operation 32 'zext' 'zext_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln24" [bit_reverse.cpp:24]   --->   Operation 33 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [bit_reverse.cpp:24]   --->   Operation 34 'load' 'X_R_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln23" [bit_reverse.cpp:27]   --->   Operation 35 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%tmp_1 = load i10 %X_I_addr" [bit_reverse.cpp:27]   --->   Operation 36 'load' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln24" [bit_reverse.cpp:28]   --->   Operation 37 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [bit_reverse.cpp:28]   --->   Operation 38 'load' 'X_I_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%tmp = load i10 %X_R_addr" [bit_reverse.cpp:23]   --->   Operation 39 'load' 'tmp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [bit_reverse.cpp:24]   --->   Operation 40 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %X_R_load, i10 %X_R_addr" [bit_reverse.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%tmp_1 = load i10 %X_I_addr" [bit_reverse.cpp:27]   --->   Operation 42 'load' 'tmp_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [bit_reverse.cpp:28]   --->   Operation 43 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %X_I_load, i10 %X_I_addr" [bit_reverse.cpp:28]   --->   Operation 44 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [bit_reverse.cpp:54]   --->   Operation 50 'ret' 'ret_ln54' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/directives.tcl:7]   --->   Operation 45 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [bit_reverse.cpp:16]   --->   Operation 46 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %tmp, i10 %X_R_addr_1" [bit_reverse.cpp:25]   --->   Operation 47 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln29 = store i32 %tmp_1, i10 %X_I_addr_1" [bit_reverse.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [bit_reverse.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reversible_idx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ reversed_idx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010000]
spectopmodule_ln13  (spectopmodule    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
store_ln19          (store            ) [ 000000]
br_ln19             (br               ) [ 000000]
i_1                 (load             ) [ 000000]
icmp_ln19           (icmp             ) [ 011100]
empty               (speclooptripcount) [ 000000]
add_ln19            (add              ) [ 000000]
br_ln19             (br               ) [ 000000]
zext_ln19           (zext             ) [ 000000]
reversible_idx_addr (getelementptr    ) [ 001000]
reversed_idx_addr   (getelementptr    ) [ 001000]
store_ln19          (store            ) [ 000000]
reversible_idx_load (load             ) [ 000000]
reversed_idx_load   (load             ) [ 000000]
zext_ln23           (zext             ) [ 000000]
X_R_addr            (getelementptr    ) [ 010100]
zext_ln24           (zext             ) [ 000000]
X_R_addr_1          (getelementptr    ) [ 011111]
X_I_addr            (getelementptr    ) [ 010100]
X_I_addr_1          (getelementptr    ) [ 011111]
tmp                 (load             ) [ 011011]
X_R_load            (load             ) [ 000000]
store_ln24          (store            ) [ 000000]
tmp_1               (load             ) [ 011011]
X_I_load            (load             ) [ 000000]
store_ln28          (store            ) [ 000000]
specpipeline_ln7    (specpipeline     ) [ 000000]
specloopname_ln16   (specloopname     ) [ 000000]
store_ln25          (store            ) [ 000000]
store_ln29          (store            ) [ 000000]
br_ln19             (br               ) [ 000000]
ret_ln54            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reversible_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reversible_idx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reversed_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reversed_idx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reversible_idx_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reversible_idx_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reversible_idx_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="reversed_idx_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="9" slack="0"/>
<pin id="65" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reversed_idx_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reversed_idx_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_R_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="10" slack="0"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/2 X_R_load/2 store_ln24/3 store_ln25/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="X_R_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="X_I_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="10" slack="0"/>
<pin id="112" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="114" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_1/2 X_I_load/2 store_ln28/3 store_ln29/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="X_I_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln19_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln19_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln19_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln19_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln23_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln24_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln19_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reversible_idx_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="reversible_idx_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="reversed_idx_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="1"/>
<pin id="187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="reversed_idx_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="X_R_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="X_R_addr_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="X_I_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="X_I_addr_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="99" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="124"><net_src comp="81" pin="3"/><net_sink comp="81" pin=4"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="106" pin=4"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="156"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="55" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="166"><net_src comp="68" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="172"><net_src comp="44" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="179"><net_src comp="134" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="48" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="188"><net_src comp="61" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="193"><net_src comp="74" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="198"><net_src comp="91" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="203"><net_src comp="99" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="208"><net_src comp="116" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="213"><net_src comp="81" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="218"><net_src comp="106" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {3 5 }
	Port: X_I | {3 5 }
 - Input state : 
	Port: bit_reverse : X_R | {2 3 }
	Port: bit_reverse : X_I | {2 3 }
	Port: bit_reverse : reversible_idx | {1 2 }
	Port: bit_reverse : reversed_idx | {1 2 }
  - Chain level:
	State 1
		store_ln19 : 1
		i_1 : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		zext_ln19 : 2
		reversible_idx_addr : 3
		reversible_idx_load : 4
		reversed_idx_addr : 3
		reversed_idx_load : 4
		store_ln19 : 3
	State 2
		zext_ln23 : 1
		X_R_addr : 2
		tmp : 3
		zext_ln24 : 1
		X_R_addr_1 : 2
		X_R_load : 3
		X_I_addr : 2
		tmp_1 : 3
		X_I_addr_1 : 2
		X_I_load : 3
	State 3
		store_ln24 : 1
		store_ln28 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln19_fu_140 |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln19_fu_134 |    0    |    11   |
|----------|------------------|---------|---------|
|          | zext_ln19_fu_146 |    0    |    0    |
|   zext   | zext_ln23_fu_157 |    0    |    0    |
|          | zext_ln24_fu_163 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    25   |
|----------|------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| reversed_idx |    1   |    0   |    0   |
|reversible_idx|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     X_I_addr_1_reg_205    |   10   |
|      X_I_addr_reg_200     |   10   |
|     X_R_addr_1_reg_195    |   10   |
|      X_R_addr_reg_190     |   10   |
|         i_reg_169         |    9   |
|     icmp_ln19_reg_176     |    1   |
| reversed_idx_addr_reg_185 |    9   |
|reversible_idx_addr_reg_180|    9   |
|       tmp_1_reg_215       |   32   |
|        tmp_reg_210        |   32   |
+---------------------------+--------+
|           Total           |   132  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_68 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_81 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   25   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   132  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   132  |   79   |
+-----------+--------+--------+--------+--------+
