// Seed: 450282563
module module_0 (
    input  tri1  id_0,
    output logic id_1
);
  reg id_3;
  assign module_1.id_5 = 0;
  always @(posedge 1 or posedge -1 & id_3) begin : LABEL_0
    case (id_0)
      -1'b0:   id_1 = id_0;
      "" - 1:  id_3 <= id_3;
      default: id_3 = -1 != 1 < id_0(id_0, -1);
    endcase
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input tri0 id_12,
    output wor id_13
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  always @(1 or posedge id_5 == (id_10)) begin : LABEL_0
    id_7 <= -1 == (!id_11);
  end
endmodule
