********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.82
BUILT  : Feb 23 2024
DATE   : 2024-02-23.18:45:55
COMMAND: -synth -top add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 -y ../../../../.././rtl -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././rtl +libext+.v+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/.././rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:24:2: Syntax error: no viable alternative at input 'DSP19X2 #(\n  .DSP_MODE("MULTIPLY_ADD_SUB"), // DSP arithmetic mode (MULTIPLY/MULTIPLY_ACCUMULATE)\n  .COEFF1_0(10'h000), // Multiplier 1 10-bit A input coefficient 0\n  .COEFF1_1(10'h000), // Multiplier 1 10-bit A input coefficient 1\n  .COEFF1_2(10'h000), // Multiplier 1 10-bit A input coefficient 2\n  .COEFF1_3(10'h000), // Multiplier 1 10-bit A input coefficient 3\n  .COEFF2_0(10'h000), // Multiplier 2 10-bit A input coefficient 0\n  .COEFF2_1(10'h001), // Multiplier 2 10-bit A input coefficient 1\n  .COEFF2_2(10'h000), // Multiplier 2 10-bit A input coefficient 2\n  .COEFF2_3(10'h000), // Multiplier 2 10-bit A input coefficient 3\n  .OUTPUT_REG_EN("FALSE"), // Enable output register (TRUE/FALSE)\n  .INPUT_REG_EN("TRUE") // Enable input register (TRUE/FALSE)\n) DSP_inst(\n  .A1(a[19:10]), // Multiplier 1 10-bit data input for multiplier or accumulator loading\n  .B1(b[17:9])), // 9-bit data input for multiplication\n  .',
  .Z1(z_out[37:19]), // Multiplier 1 19-bit data output
  ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:24:2:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:10:12: Syntax error: no viable alternative at input '("MULTIPLY_ADD_SUB"',
  .DSP_MODE("MULTIPLY_ADD_SUB"), // DSP arithmetic mode (MULTIPLY/MULTIPLY_ACCUMULATE)
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:10:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:11:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF1_0(10'h000), // Multiplier 1 10-bit A input coefficient 0
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:11:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:12:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF1_1(10'h000), // Multiplier 1 10-bit A input coefficient 1
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:12:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:13:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF1_2(10'h000), // Multiplier 1 10-bit A input coefficient 2
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:13:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:14:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF1_3(10'h000), // Multiplier 1 10-bit A input coefficient 3
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:14:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:15:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF2_0(10'h000), // Multiplier 2 10-bit A input coefficient 0
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:15:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:16:12: Syntax error: no viable alternative at input '(10'h001',
  .COEFF2_1(10'h001), // Multiplier 2 10-bit A input coefficient 1
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:16:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:17:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF2_2(10'h000), // Multiplier 2 10-bit A input coefficient 2
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:17:12:.
[SNT:PA0207] /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:18:12: Syntax error: no viable alternative at input '(10'h000',
  .COEFF2_3(10'h000), // Multiplier 2 10-bit A input coefficient 3
            ^-- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/DSP_Instantiation_19x2/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/results_dir/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2/run_1/synth_1_1/analysis/slpp_all/lib/work/rtl/add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2.v:18:12:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
