$date
	Sat Apr 20 14:44:28 2024
$end
$version
	QuestaSim Version 2023.2
$end
$timescale
	1ns
$end

$scope module top_clear_tb $end
$var reg 1 ! in_clka $end
$var reg 1 " in_clkb $end
$var reg 1 # in_restart $end
$var reg 32 $ in_board_in [31:0] $end
$var reg 2 % in_curr_piece [1:0] $end
$var reg 3 & in_state [2:0] $end
$var wire 1 ' out_board_out [31] $end
$var wire 1 ( out_board_out [30] $end
$var wire 1 ) out_board_out [29] $end
$var wire 1 * out_board_out [28] $end
$var wire 1 + out_board_out [27] $end
$var wire 1 , out_board_out [26] $end
$var wire 1 - out_board_out [25] $end
$var wire 1 . out_board_out [24] $end
$var wire 1 / out_board_out [23] $end
$var wire 1 0 out_board_out [22] $end
$var wire 1 1 out_board_out [21] $end
$var wire 1 2 out_board_out [20] $end
$var wire 1 3 out_board_out [19] $end
$var wire 1 4 out_board_out [18] $end
$var wire 1 5 out_board_out [17] $end
$var wire 1 6 out_board_out [16] $end
$var wire 1 7 out_board_out [15] $end
$var wire 1 8 out_board_out [14] $end
$var wire 1 9 out_board_out [13] $end
$var wire 1 : out_board_out [12] $end
$var wire 1 ; out_board_out [11] $end
$var wire 1 < out_board_out [10] $end
$var wire 1 = out_board_out [9] $end
$var wire 1 > out_board_out [8] $end
$var wire 1 ? out_board_out [7] $end
$var wire 1 @ out_board_out [6] $end
$var wire 1 A out_board_out [5] $end
$var wire 1 B out_board_out [4] $end
$var wire 1 C out_board_out [3] $end
$var wire 1 D out_board_out [2] $end
$var wire 1 E out_board_out [1] $end
$var wire 1 F out_board_out [0] $end
$var wire 1 G out_error $end

$scope module Myclear $end
$var wire 1 H clka $end
$var wire 1 I clkb $end
$var wire 1 J restart $end
$var wire 1 K board_in [31] $end
$var wire 1 L board_in [30] $end
$var wire 1 M board_in [29] $end
$var wire 1 N board_in [28] $end
$var wire 1 O board_in [27] $end
$var wire 1 P board_in [26] $end
$var wire 1 Q board_in [25] $end
$var wire 1 R board_in [24] $end
$var wire 1 S board_in [23] $end
$var wire 1 T board_in [22] $end
$var wire 1 U board_in [21] $end
$var wire 1 V board_in [20] $end
$var wire 1 W board_in [19] $end
$var wire 1 X board_in [18] $end
$var wire 1 Y board_in [17] $end
$var wire 1 Z board_in [16] $end
$var wire 1 [ board_in [15] $end
$var wire 1 \ board_in [14] $end
$var wire 1 ] board_in [13] $end
$var wire 1 ^ board_in [12] $end
$var wire 1 _ board_in [11] $end
$var wire 1 ` board_in [10] $end
$var wire 1 a board_in [9] $end
$var wire 1 b board_in [8] $end
$var wire 1 c board_in [7] $end
$var wire 1 d board_in [6] $end
$var wire 1 e board_in [5] $end
$var wire 1 f board_in [4] $end
$var wire 1 g board_in [3] $end
$var wire 1 h board_in [2] $end
$var wire 1 i board_in [1] $end
$var wire 1 j board_in [0] $end
$var wire 1 k curr_piece [1] $end
$var wire 1 l curr_piece [0] $end
$var wire 1 m state [2] $end
$var wire 1 n state [1] $end
$var wire 1 o state [0] $end
$var reg 32 p board_out [31:0] $end
$var reg 1 q error $end
$var reg 32 r temp_board [31:0] $end
$var reg 1 s temp_error $end
