

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s'
================================================================
* Date:           Tue Sep 17 19:57:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  8.422 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.42>
ST_1 : Operation 2 [1/1] (1.42ns)   --->   "%p_read_40 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read15"   --->   Operation 2 'read' 'p_read_40' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read_41 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read14"   --->   Operation 3 'read' 'p_read_41' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read_42 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read13"   --->   Operation 4 'read' 'p_read_42' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read_43 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read12"   --->   Operation 5 'read' 'p_read_43' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read_44 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read11"   --->   Operation 6 'read' 'p_read_44' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read1026 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read10"   --->   Operation 7 'read' 'p_read1026' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read925 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read9"   --->   Operation 8 'read' 'p_read925' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read824 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read8"   --->   Operation 9 'read' 'p_read824' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read723 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read7"   --->   Operation 10 'read' 'p_read723' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read622 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read6"   --->   Operation 11 'read' 'p_read622' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read521 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read5"   --->   Operation 12 'read' 'p_read521' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read420 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read4"   --->   Operation 13 'read' 'p_read420' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read319 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read3"   --->   Operation 14 'read' 'p_read319' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read218 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read2"   --->   Operation 15 'read' 'p_read218' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read117 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read1"   --->   Operation 16 'read' 'p_read117' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read16 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 17 'read' 'p_read16' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_i_i_i_cast2 = zext i31 %p_read16"   --->   Operation 18 'zext' 'conv_i_i_i_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i_i_cast = zext i31 %p_read16"   --->   Operation 19 'zext' 'conv_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 20 '%mul_i_i_i = mul i46 %conv_i_i_i_cast, i46 70368744167206'
ST_1 : Operation 20 [1/1] (2.54ns)   --->   "%mul_i_i_i = mul i46 %conv_i_i_i_cast, i46 70368744167206"   --->   Operation 20 'mul' 'mul_i_i_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_i, i32 16, i32 45"   --->   Operation 21 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 22 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i_i_1_i_cast16 = zext i31 %p_read117"   --->   Operation 23 'zext' 'conv_i_i_1_i_cast16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_i_i_1_i_cast3 = zext i31 %p_read117"   --->   Operation 24 'zext' 'conv_i_i_1_i_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_i_i_1_i_cast = zext i31 %p_read117"   --->   Operation 25 'zext' 'conv_i_i_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 26 '%mul_i_i_1_i = mul i43 %conv_i_i_1_i_cast, i43 8796093020798'
ST_1 : Operation 26 [1/1] (2.64ns)   --->   "%mul_i_i_1_i = mul i43 %conv_i_i_1_i_cast, i43 8796093020798"   --->   Operation 26 'mul' 'mul_i_i_1_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_1_i, i32 16, i32 42"   --->   Operation 27 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast60_cast = sext i27 %p_cast1"   --->   Operation 28 'sext' 'p_cast60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_i_i_2_i_cast17 = zext i31 %p_read218"   --->   Operation 29 'zext' 'conv_i_i_2_i_cast17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i_i_2_i_cast4 = zext i31 %p_read218"   --->   Operation 30 'zext' 'conv_i_i_2_i_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i_i_2_i_cast = zext i31 %p_read218"   --->   Operation 31 'zext' 'conv_i_i_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 32 '%mul_i_i_2_i = mul i43 %conv_i_i_2_i_cast, i43 2514'
ST_1 : Operation 32 [1/1] (2.71ns)   --->   "%mul_i_i_2_i = mul i43 %conv_i_i_2_i_cast, i43 2514"   --->   Operation 32 'mul' 'mul_i_i_2_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_2_i, i32 16, i32 42"   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i_i_2_i_cast_cast = zext i27 %tmp"   --->   Operation 34 'zext' 'conv_i_i_i_2_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i_3_i_cast5 = zext i31 %p_read319"   --->   Operation 35 'zext' 'conv_i_i_3_i_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_i_i_3_i_cast = zext i31 %p_read319"   --->   Operation 36 'zext' 'conv_i_i_3_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 37 '%mul_i_i_3_i = mul i47 %conv_i_i_3_i_cast, i47 140737488334168'
ST_1 : Operation 37 [1/1] (2.51ns)   --->   "%mul_i_i_3_i = mul i47 %conv_i_i_3_i_cast, i47 140737488334168"   --->   Operation 37 'mul' 'mul_i_i_3_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_3_i, i32 16, i32 46"   --->   Operation 38 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast61_cast = sext i31 %p_cast2"   --->   Operation 39 'sext' 'p_cast61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_i_i_4_i_cast18 = zext i31 %p_read420"   --->   Operation 40 'zext' 'conv_i_i_4_i_cast18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_i_i_4_i_cast6 = zext i31 %p_read420"   --->   Operation 41 'zext' 'conv_i_i_4_i_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_i_i_4_i_cast = zext i31 %p_read420"   --->   Operation 42 'zext' 'conv_i_i_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 43 '%mul_i_i_4_i = mul i46 %conv_i_i_4_i_cast, i46 17626'
ST_1 : Operation 43 [1/1] (2.47ns)   --->   "%mul_i_i_4_i = mul i46 %conv_i_i_4_i_cast, i46 17626"   --->   Operation 43 'mul' 'mul_i_i_4_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_i_i_i_4_i_cast = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_4_i, i32 16, i32 45"   --->   Operation 44 'partselect' 'conv_i_i_i_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_i_i_5_i_cast7 = zext i31 %p_read521"   --->   Operation 45 'zext' 'conv_i_i_5_i_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_i_i_5_i_cast = zext i31 %p_read521"   --->   Operation 46 'zext' 'conv_i_i_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 47 '%mul_i_i_5_i = mul i47 %conv_i_i_5_i_cast, i47 140737488336401'
ST_1 : Operation 47 [1/1] (2.51ns)   --->   "%mul_i_i_5_i = mul i47 %conv_i_i_5_i_cast, i47 140737488336401"   --->   Operation 47 'mul' 'mul_i_i_5_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_5_i, i32 16, i32 46"   --->   Operation 48 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast62_cast = sext i31 %p_cast3"   --->   Operation 49 'sext' 'p_cast62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_i_i_6_i_cast19 = zext i31 %p_read622"   --->   Operation 50 'zext' 'conv_i_i_6_i_cast19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_i_6_i_cast8 = zext i31 %p_read622"   --->   Operation 51 'zext' 'conv_i_i_6_i_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_i_i_6_i_cast = zext i31 %p_read622"   --->   Operation 52 'zext' 'conv_i_i_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 53 '%mul_i_i_6_i = mul i44 %conv_i_i_6_i_cast, i44 4906'
ST_1 : Operation 53 [1/1] (2.57ns)   --->   "%mul_i_i_6_i = mul i44 %conv_i_i_6_i_cast, i44 4906"   --->   Operation 53 'mul' 'mul_i_i_6_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_i_i_i_6_i_cast = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_6_i, i32 16, i32 43"   --->   Operation 54 'partselect' 'conv_i_i_i_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_i_i_7_i_cast20 = zext i31 %p_read723"   --->   Operation 55 'zext' 'conv_i_i_7_i_cast20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_i_i_7_i_cast9 = zext i31 %p_read723"   --->   Operation 56 'zext' 'conv_i_i_7_i_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_i_i_7_i_cast = zext i31 %p_read723"   --->   Operation 57 'zext' 'conv_i_i_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 58 '%mul_i_i_7_i = mul i42 %conv_i_i_7_i_cast, i42 1937'
ST_1 : Operation 58 [1/1] (2.71ns)   --->   "%mul_i_i_7_i = mul i42 %conv_i_i_7_i_cast, i42 1937"   --->   Operation 58 'mul' 'mul_i_i_7_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %mul_i_i_7_i, i32 16, i32 41"   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i_i_i_7_i_cast_cast = zext i26 %tmp_s"   --->   Operation 60 'zext' 'conv_i_i_i_7_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i_i_8_i_cast10 = zext i31 %p_read824"   --->   Operation 61 'zext' 'conv_i_i_8_i_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_i_i_8_i_cast = zext i31 %p_read824"   --->   Operation 62 'zext' 'conv_i_i_8_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 63 '%mul_i_i_8_i = mul i44 %conv_i_i_8_i_cast, i44 7894'
ST_1 : Operation 63 [1/1] (2.57ns)   --->   "%mul_i_i_8_i = mul i44 %conv_i_i_8_i_cast, i44 7894"   --->   Operation 63 'mul' 'mul_i_i_8_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_8_i, i32 16, i32 43"   --->   Operation 64 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_i_i_i_8_i_cast_cast = zext i28 %tmp_19"   --->   Operation 65 'zext' 'conv_i_i_i_8_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_i_i_9_i_cast21 = zext i31 %p_read925"   --->   Operation 66 'zext' 'conv_i_i_9_i_cast21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i_9_i_cast11 = zext i31 %p_read925"   --->   Operation 67 'zext' 'conv_i_i_9_i_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i31.i11, i31 %p_read925, i11 0"   --->   Operation 68 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i42 %p_shl"   --->   Operation 69 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %p_read925, i3 0"   --->   Operation 70 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i34 %p_shl1"   --->   Operation 71 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.96ns)   --->   "%mul_i_i_9_i = sub i43 %p_shl1_cast, i43 %p_shl_cast"   --->   Operation 72 'sub' 'mul_i_i_9_i' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_9_i, i32 16, i32 42"   --->   Operation 73 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast63_cast = sext i27 %p_cast4"   --->   Operation 74 'sext' 'p_cast63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_i_i_10_i_cast22 = zext i31 %p_read1026"   --->   Operation 75 'zext' 'conv_i_i_10_i_cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_i_i_10_i_cast = zext i31 %p_read1026"   --->   Operation 76 'zext' 'conv_i_i_10_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 77 '%mul_i_i_10_i = mul i44 %conv_i_i_10_i_cast, i44 4363'
ST_1 : Operation 77 [1/1] (2.57ns)   --->   "%mul_i_i_10_i = mul i44 %conv_i_i_10_i_cast, i44 4363"   --->   Operation 77 'mul' 'mul_i_i_10_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_10_i, i32 16, i32 43"   --->   Operation 78 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_i_i_i_10_i_cast_cast = zext i28 %tmp_20"   --->   Operation 79 'zext' 'conv_i_i_i_10_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_i_i_11_i_cast12 = zext i31 %p_read_44"   --->   Operation 80 'zext' 'conv_i_i_11_i_cast12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_i_i_11_i_cast = zext i31 %p_read_44"   --->   Operation 81 'zext' 'conv_i_i_11_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 82 '%mul_i_i_11_i = mul i46 %conv_i_i_11_i_cast, i46 17094'
ST_1 : Operation 82 [1/1] (2.47ns)   --->   "%mul_i_i_11_i = mul i46 %conv_i_i_11_i_cast, i46 17094"   --->   Operation 82 'mul' 'mul_i_i_11_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_i_i_i_11_i_cast = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_11_i, i32 16, i32 45"   --->   Operation 83 'partselect' 'conv_i_i_i_11_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_i_i_12_i_cast23 = zext i31 %p_read_43"   --->   Operation 84 'zext' 'conv_i_i_12_i_cast23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_i_i_12_i_cast = zext i31 %p_read_43"   --->   Operation 85 'zext' 'conv_i_i_12_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 86 '%mul_i_i_12_i = mul i46 %conv_i_i_12_i_cast, i46 70368744165926'
ST_1 : Operation 86 [1/1] (2.54ns)   --->   "%mul_i_i_12_i = mul i46 %conv_i_i_12_i_cast, i46 70368744165926"   --->   Operation 86 'mul' 'mul_i_i_12_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_12_i, i32 16, i32 45"   --->   Operation 87 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast64_cast = sext i30 %p_cast5"   --->   Operation 88 'sext' 'p_cast64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_i_i_13_i_cast24 = zext i31 %p_read_42"   --->   Operation 89 'zext' 'conv_i_i_13_i_cast24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_i_i_13_i_cast13 = zext i31 %p_read_42"   --->   Operation 90 'zext' 'conv_i_i_13_i_cast13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_i_i_13_i_cast = zext i31 %p_read_42"   --->   Operation 91 'zext' 'conv_i_i_13_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 92 '%mul_i_i_13_i = mul i44 %conv_i_i_13_i_cast, i44 4526'
ST_1 : Operation 92 [1/1] (2.57ns)   --->   "%mul_i_i_13_i = mul i44 %conv_i_i_13_i_cast, i44 4526"   --->   Operation 92 'mul' 'mul_i_i_13_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_13_i, i32 16, i32 43"   --->   Operation 93 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i_i_i_13_i_cast_cast = zext i28 %tmp_21"   --->   Operation 94 'zext' 'conv_i_i_i_13_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_i_i_14_i_cast25 = zext i31 %p_read_41"   --->   Operation 95 'zext' 'conv_i_i_14_i_cast25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_i_i_14_i_cast14 = zext i31 %p_read_41"   --->   Operation 96 'zext' 'conv_i_i_14_i_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_i_i_14_i_cast = zext i31 %p_read_41"   --->   Operation 97 'zext' 'conv_i_i_14_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 98 '%mul_i_i_14_i = mul i42 %conv_i_i_14_i_cast, i42 1478'
ST_1 : Operation 98 [1/1] (2.71ns)   --->   "%mul_i_i_14_i = mul i42 %conv_i_i_14_i_cast, i42 1478"   --->   Operation 98 'mul' 'mul_i_i_14_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %mul_i_i_14_i, i32 16, i32 41"   --->   Operation 99 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i_i_i_14_i_cast_cast = zext i26 %tmp_22"   --->   Operation 100 'zext' 'conv_i_i_i_14_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_i_i_15_i_cast26 = zext i31 %p_read_40"   --->   Operation 101 'zext' 'conv_i_i_15_i_cast26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i_i_15_i_cast15 = zext i31 %p_read_40"   --->   Operation 102 'zext' 'conv_i_i_15_i_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_i_i_15_i_cast = zext i31 %p_read_40"   --->   Operation 103 'zext' 'conv_i_i_15_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 104 '%mul_i_i_15_i = mul i45 %conv_i_i_15_i_cast, i45 8394'
ST_1 : Operation 104 [1/1] (2.64ns)   --->   "%mul_i_i_15_i = mul i45 %conv_i_i_15_i_cast, i45 8394"   --->   Operation 104 'mul' 'mul_i_i_15_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_i_i_i_15_i_cast = partselect i29 @_ssdm_op_PartSelect.i29.i45.i32.i32, i45 %mul_i_i_15_i, i32 16, i32 44"   --->   Operation 105 'partselect' 'conv_i_i_i_15_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 106 '%mul_i_i_16_i = mul i47 %conv_i_i_i_cast2, i47 140737488336015'
ST_1 : Operation 106 [1/1] (2.51ns)   --->   "%mul_i_i_16_i = mul i47 %conv_i_i_i_cast2, i47 140737488336015"   --->   Operation 106 'mul' 'mul_i_i_16_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_16_i, i32 16, i32 46"   --->   Operation 107 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast65_cast = sext i31 %p_cast6"   --->   Operation 108 'sext' 'p_cast65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 109 '%mul_i_i_17_i = mul i45 %conv_i_i_1_i_cast3, i45 9193'
ST_1 : Operation 109 [1/1] (2.64ns)   --->   "%mul_i_i_17_i = mul i45 %conv_i_i_1_i_cast3, i45 9193"   --->   Operation 109 'mul' 'mul_i_i_17_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i29 @_ssdm_op_PartSelect.i29.i45.i32.i32, i45 %mul_i_i_17_i, i32 16, i32 44"   --->   Operation 110 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_i_i_i_17_i_cast_cast = zext i29 %tmp_23"   --->   Operation 111 'zext' 'conv_i_i_i_17_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 112 '%mul_i_i_18_i = mul i46 %conv_i_i_2_i_cast4, i46 21386'
ST_1 : Operation 112 [1/1] (2.47ns)   --->   "%mul_i_i_18_i = mul i46 %conv_i_i_2_i_cast4, i46 21386"   --->   Operation 112 'mul' 'mul_i_i_18_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_i_i_i_18_i_cast = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_18_i, i32 16, i32 45"   --->   Operation 113 'partselect' 'conv_i_i_i_18_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 114 '%mul_i_i_19_i = mul i46 %conv_i_i_3_i_cast5, i46 27693'
ST_1 : Operation 114 [1/1] (2.47ns)   --->   "%mul_i_i_19_i = mul i46 %conv_i_i_3_i_cast5, i46 27693"   --->   Operation 114 'mul' 'mul_i_i_19_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_19_i, i32 16, i32 45"   --->   Operation 115 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_i_i_i_19_i_cast_cast = zext i30 %tmp_24"   --->   Operation 116 'zext' 'conv_i_i_i_19_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (3.09ns)   --->   "%mul_i_i_20_i = mul i48 %conv_i_i_4_i_cast6, i48 281474976673158"   --->   Operation 117 'mul' 'mul_i_i_20_i' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_i_i_i_20_i = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_i_i_20_i, i32 16, i32 47"   --->   Operation 118 'partselect' 'conv_i_i_i_20_i' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 119 '%mul_i_i_21_i = mul i43 %conv_i_i_5_i_cast7, i43 8796093020418'
ST_1 : Operation 119 [1/1] (2.64ns)   --->   "%mul_i_i_21_i = mul i43 %conv_i_i_5_i_cast7, i43 8796093020418"   --->   Operation 119 'mul' 'mul_i_i_21_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_21_i, i32 16, i32 42"   --->   Operation 120 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast66_cast = sext i27 %p_cast7"   --->   Operation 121 'sext' 'p_cast66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (3.09ns)   --->   "%mul_i_i_22_i = mul i45 %conv_i_i_6_i_cast8, i45 35184372084198"   --->   Operation 122 'mul' 'mul_i_i_22_i' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i29 @_ssdm_op_PartSelect.i29.i45.i32.i32, i45 %mul_i_i_22_i, i32 16, i32 44"   --->   Operation 123 'partselect' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast67_cast = sext i29 %p_cast8"   --->   Operation 124 'sext' 'p_cast67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 125 '%mul_i_i_23_i = mul i47 %conv_i_i_7_i_cast9, i47 140737488331894'
ST_1 : Operation 125 [1/1] (2.51ns)   --->   "%mul_i_i_23_i = mul i47 %conv_i_i_7_i_cast9, i47 140737488331894"   --->   Operation 125 'mul' 'mul_i_i_23_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_23_i, i32 16, i32 46"   --->   Operation 126 'partselect' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast68_cast = sext i31 %p_cast9"   --->   Operation 127 'sext' 'p_cast68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 128 '%mul_i_i_24_i = mul i46 %conv_i_i_8_i_cast10, i46 70368744166834'
ST_1 : Operation 128 [1/1] (2.54ns)   --->   "%mul_i_i_24_i = mul i46 %conv_i_i_8_i_cast10, i46 70368744166834"   --->   Operation 128 'mul' 'mul_i_i_24_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_cast10 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_24_i, i32 16, i32 45"   --->   Operation 129 'partselect' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast69_cast = sext i30 %p_cast10"   --->   Operation 130 'sext' 'p_cast69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 131 '%mul_i_i_25_i = mul i46 %conv_i_i_9_i_cast11, i46 26688'
ST_1 : Operation 131 [1/1] (2.47ns)   --->   "%mul_i_i_25_i = mul i46 %conv_i_i_9_i_cast11, i46 26688"   --->   Operation 131 'mul' 'mul_i_i_25_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_25_i, i32 16, i32 45"   --->   Operation 132 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_i_i_i_25_i_cast_cast = zext i30 %tmp_25"   --->   Operation 133 'zext' 'conv_i_i_i_25_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 134 '%mul_i_i_26_i = mul i44 %conv_i_i_10_i_cast, i44 17592186041509'
ST_1 : Operation 134 [1/1] (2.71ns)   --->   "%mul_i_i_26_i = mul i44 %conv_i_i_10_i_cast, i44 17592186041509"   --->   Operation 134 'mul' 'mul_i_i_26_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_cast11 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_26_i, i32 16, i32 43"   --->   Operation 135 'partselect' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast70_cast = sext i28 %p_cast11"   --->   Operation 136 'sext' 'p_cast70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 137 '%mul_i_i_27_i = mul i44 %conv_i_i_11_i_cast12, i44 7606'
ST_1 : Operation 137 [1/1] (2.57ns)   --->   "%mul_i_i_27_i = mul i44 %conv_i_i_11_i_cast12, i44 7606"   --->   Operation 137 'mul' 'mul_i_i_27_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_27_i, i32 16, i32 43"   --->   Operation 138 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_i_i_i_27_i_cast_cast = zext i28 %tmp_26"   --->   Operation 139 'zext' 'conv_i_i_i_27_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 140 '%mul_i_i_28_i = mul i46 %conv_i_i_12_i_cast, i46 70368744168883'
ST_1 : Operation 140 [1/1] (2.54ns)   --->   "%mul_i_i_28_i = mul i46 %conv_i_i_12_i_cast, i46 70368744168883"   --->   Operation 140 'mul' 'mul_i_i_28_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast12 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_28_i, i32 16, i32 45"   --->   Operation 141 'partselect' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_cast71_cast = sext i30 %p_cast12"   --->   Operation 142 'sext' 'p_cast71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 143 '%mul_i_i_29_i = mul i46 %conv_i_i_13_i_cast13, i46 30415'
ST_1 : Operation 143 [1/1] (2.47ns)   --->   "%mul_i_i_29_i = mul i46 %conv_i_i_13_i_cast13, i46 30415"   --->   Operation 143 'mul' 'mul_i_i_29_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_29_i, i32 16, i32 45"   --->   Operation 144 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_i_i_i_29_i_cast_cast = zext i30 %tmp_27"   --->   Operation 145 'zext' 'conv_i_i_i_29_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 146 '%mul_i_i_30_i = mul i47 %conv_i_i_14_i_cast14, i47 140737488333008'
ST_1 : Operation 146 [1/1] (2.51ns)   --->   "%mul_i_i_30_i = mul i47 %conv_i_i_14_i_cast14, i47 140737488333008"   --->   Operation 146 'mul' 'mul_i_i_30_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast13 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_30_i, i32 16, i32 46"   --->   Operation 147 'partselect' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_cast72_cast = sext i31 %p_cast13"   --->   Operation 148 'sext' 'p_cast72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.51ns)   --->   Input mux for Operation 149 '%mul_i_i_31_i = mul i44 %conv_i_i_15_i_cast15, i44 5888'
ST_1 : Operation 149 [1/1] (2.57ns)   --->   "%mul_i_i_31_i = mul i44 %conv_i_i_15_i_cast15, i44 5888"   --->   Operation 149 'mul' 'mul_i_i_31_i' <Predicate = true> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_31_i, i32 16, i32 43"   --->   Operation 150 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_i_i_i_31_i_cast_cast = zext i28 %tmp_28"   --->   Operation 151 'zext' 'conv_i_i_i_31_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 152 '%mul_i_i_32_i = mul i46 %conv_i_i_i_cast, i46 70368744168148'
ST_1 : Operation 152 [1/1] (2.54ns)   --->   "%mul_i_i_32_i = mul i46 %conv_i_i_i_cast, i46 70368744168148"   --->   Operation 152 'mul' 'mul_i_i_32_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast14 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_32_i, i32 16, i32 45"   --->   Operation 153 'partselect' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast73_cast = sext i30 %p_cast14"   --->   Operation 154 'sext' 'p_cast73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 155 '%mul_i_i_33_i = mul i47 %conv_i_i_1_i_cast16, i47 140737488328489'
ST_1 : Operation 155 [1/1] (2.51ns)   --->   "%mul_i_i_33_i = mul i47 %conv_i_i_1_i_cast16, i47 140737488328489"   --->   Operation 155 'mul' 'mul_i_i_33_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast15 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_33_i, i32 16, i32 46"   --->   Operation 156 'partselect' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast74_cast = sext i31 %p_cast15"   --->   Operation 157 'sext' 'p_cast74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 158 '%mul_i_i_34_i = mul i44 %conv_i_i_2_i_cast17, i44 17592186041711'
ST_1 : Operation 158 [1/1] (2.71ns)   --->   "%mul_i_i_34_i = mul i44 %conv_i_i_2_i_cast17, i44 17592186041711"   --->   Operation 158 'mul' 'mul_i_i_34_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_cast16 = partselect i28 @_ssdm_op_PartSelect.i28.i44.i32.i32, i44 %mul_i_i_34_i, i32 16, i32 43"   --->   Operation 159 'partselect' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast75_cast = sext i28 %p_cast16"   --->   Operation 160 'sext' 'p_cast75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 161 '%mul_i_i_35_i = mul i46 %conv_i_i_3_i_cast5, i46 23189'
ST_1 : Operation 161 [1/1] (2.47ns)   --->   "%mul_i_i_35_i = mul i46 %conv_i_i_3_i_cast5, i46 23189"   --->   Operation 161 'mul' 'mul_i_i_35_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_35_i, i32 16, i32 45"   --->   Operation 162 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv_i_i_i_35_i_cast_cast = zext i30 %tmp_29"   --->   Operation 163 'zext' 'conv_i_i_i_35_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 164 '%mul_i_i_36_i = mul i47 %conv_i_i_4_i_cast18, i47 140737488323143'
ST_1 : Operation 164 [1/1] (2.51ns)   --->   "%mul_i_i_36_i = mul i47 %conv_i_i_4_i_cast18, i47 140737488323143"   --->   Operation 164 'mul' 'mul_i_i_36_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast17 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_36_i, i32 16, i32 46"   --->   Operation 165 'partselect' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast76_cast = sext i31 %p_cast17"   --->   Operation 166 'sext' 'p_cast76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 167 '%mul_i_i_37_i = mul i43 %conv_i_i_5_i_cast7, i43 8796093020394'
ST_1 : Operation 167 [1/1] (2.64ns)   --->   "%mul_i_i_37_i = mul i43 %conv_i_i_5_i_cast7, i43 8796093020394"   --->   Operation 167 'mul' 'mul_i_i_37_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast18 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_37_i, i32 16, i32 42"   --->   Operation 168 'partselect' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast77_cast = sext i27 %p_cast18"   --->   Operation 169 'sext' 'p_cast77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 170 '%mul_i_i_38_i = mul i46 %conv_i_i_6_i_cast19, i46 70368744161305'
ST_1 : Operation 170 [1/1] (2.54ns)   --->   "%mul_i_i_38_i = mul i46 %conv_i_i_6_i_cast19, i46 70368744161305"   --->   Operation 170 'mul' 'mul_i_i_38_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast19 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_38_i, i32 16, i32 45"   --->   Operation 171 'partselect' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast78_cast = sext i30 %p_cast19"   --->   Operation 172 'sext' 'p_cast78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 173 '%mul_i_i_39_i = mul i46 %conv_i_i_7_i_cast20, i46 24237'
ST_1 : Operation 173 [1/1] (2.47ns)   --->   "%mul_i_i_39_i = mul i46 %conv_i_i_7_i_cast20, i46 24237"   --->   Operation 173 'mul' 'mul_i_i_39_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_39_i, i32 16, i32 45"   --->   Operation 174 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv_i_i_i_39_i_cast_cast = zext i30 %tmp_30"   --->   Operation 175 'zext' 'conv_i_i_i_39_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.55ns)   --->   Input mux for Operation 176 '%mul_i_i_40_i = mul i46 %conv_i_i_8_i_cast10, i46 70368744168073'
ST_1 : Operation 176 [1/1] (2.54ns)   --->   "%mul_i_i_40_i = mul i46 %conv_i_i_8_i_cast10, i46 70368744168073"   --->   Operation 176 'mul' 'mul_i_i_40_i' <Predicate = true> <Delay = 2.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_cast20 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_40_i, i32 16, i32 45"   --->   Operation 177 'partselect' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast79_cast = sext i30 %p_cast20"   --->   Operation 178 'sext' 'p_cast79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.58ns)   --->   Input mux for Operation 179 '%mul_i_i_41_i = mul i47 %conv_i_i_9_i_cast21, i47 140737488335977'
ST_1 : Operation 179 [1/1] (2.51ns)   --->   "%mul_i_i_41_i = mul i47 %conv_i_i_9_i_cast21, i47 140737488335977"   --->   Operation 179 'mul' 'mul_i_i_41_i' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_cast21 = partselect i31 @_ssdm_op_PartSelect.i31.i47.i32.i32, i47 %mul_i_i_41_i, i32 16, i32 46"   --->   Operation 180 'partselect' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_cast80_cast = sext i31 %p_cast21"   --->   Operation 181 'sext' 'p_cast80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 182 '%mul_i_i_42_i = mul i46 %conv_i_i_10_i_cast22, i46 23510'
ST_1 : Operation 182 [1/1] (2.47ns)   --->   "%mul_i_i_42_i = mul i46 %conv_i_i_10_i_cast22, i46 23510"   --->   Operation 182 'mul' 'mul_i_i_42_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_42_i, i32 16, i32 45"   --->   Operation 183 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv_i_i_i_42_i_cast_cast = zext i30 %tmp_31"   --->   Operation 184 'zext' 'conv_i_i_i_42_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.61ns)   --->   Input mux for Operation 185 '%mul_i_i_43_i = mul i46 %conv_i_i_11_i_cast, i46 22830'
ST_1 : Operation 185 [1/1] (2.47ns)   --->   "%mul_i_i_43_i = mul i46 %conv_i_i_11_i_cast, i46 22830"   --->   Operation 185 'mul' 'mul_i_i_43_i' <Predicate = true> <Delay = 2.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %mul_i_i_43_i, i32 16, i32 45"   --->   Operation 186 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv_i_i_i_43_i_cast_cast = zext i30 %tmp_32"   --->   Operation 187 'zext' 'conv_i_i_i_43_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 188 '%mul_i_i_44_i = mul i43 %conv_i_i_12_i_cast23, i43 8796093021123'
ST_1 : Operation 188 [1/1] (2.64ns)   --->   "%mul_i_i_44_i = mul i43 %conv_i_i_12_i_cast23, i43 8796093021123"   --->   Operation 188 'mul' 'mul_i_i_44_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_cast22 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_44_i, i32 16, i32 42"   --->   Operation 189 'partselect' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast81_cast = sext i27 %p_cast22"   --->   Operation 190 'sext' 'p_cast81_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 191 '%mul_i_i_45_i = mul i45 %conv_i_i_13_i_cast24, i45 10074'
ST_1 : Operation 191 [1/1] (2.64ns)   --->   "%mul_i_i_45_i = mul i45 %conv_i_i_13_i_cast24, i45 10074"   --->   Operation 191 'mul' 'mul_i_i_45_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i29 @_ssdm_op_PartSelect.i29.i45.i32.i32, i45 %mul_i_i_45_i, i32 16, i32 44"   --->   Operation 192 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv_i_i_i_45_i_cast_cast = zext i29 %tmp_33"   --->   Operation 193 'zext' 'conv_i_i_i_45_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.45ns)   --->   Input mux for Operation 194 '%mul_i_i_46_i = mul i45 %conv_i_i_14_i_cast25, i45 9772'
ST_1 : Operation 194 [1/1] (2.64ns)   --->   "%mul_i_i_46_i = mul i45 %conv_i_i_14_i_cast25, i45 9772"   --->   Operation 194 'mul' 'mul_i_i_46_i' <Predicate = true> <Delay = 2.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i29 @_ssdm_op_PartSelect.i29.i45.i32.i32, i45 %mul_i_i_46_i, i32 16, i32 44"   --->   Operation 195 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv_i_i_i_46_i_cast_cast = zext i29 %tmp_34"   --->   Operation 196 'zext' 'conv_i_i_i_46_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (0.38ns)   --->   Input mux for Operation 197 '%mul_i_i_47_i = mul i43 %conv_i_i_15_i_cast26, i43 3981'
ST_1 : Operation 197 [1/1] (2.71ns)   --->   "%mul_i_i_47_i = mul i43 %conv_i_i_15_i_cast26, i43 3981"   --->   Operation 197 'mul' 'mul_i_i_47_i' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_i_i_47_i, i32 16, i32 42"   --->   Operation 198 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv_i_i_i_47_i_cast_cast = zext i27 %tmp_35"   --->   Operation 199 'zext' 'conv_i_i_i_47_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i30 %conv_i_i_i_2_i_cast_cast, i30 %conv_i_i_i_4_i_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 200 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.85ns)   --->   "%add_ln53_1824 = add i28 %conv_i_i_i_6_i_cast, i28 %conv_i_i_i_7_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 201 'add' 'add_ln53_1824' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i28 %add_ln53_1824" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 202 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln53_1825 = add i30 %zext_ln53, i30 %add_ln53" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 203 'add' 'add_ln53_1825' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i30 %add_ln53_1825" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 204 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.85ns)   --->   "%add_ln53_1826 = add i29 %conv_i_i_i_8_i_cast_cast, i29 %conv_i_i_i_10_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 205 'add' 'add_ln53_1826' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i29 %add_ln53_1826" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 206 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.86ns)   --->   "%add_ln53_1827 = add i30 %conv_i_i_i_11_i_cast, i30 %conv_i_i_i_13_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 207 'add' 'add_ln53_1827' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i30 %add_ln53_1827" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 208 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1828 = add i31 %zext_ln53_3, i31 %zext_ln53_2" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 209 'add' 'add_ln53_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 210 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln53_1829 = add i31 %add_ln53_1828, i31 %zext_ln53_1" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 210 'add' 'add_ln53_1829' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i31 %add_ln53_1829" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 211 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.86ns)   --->   "%add_ln53_1830 = add i29 %conv_i_i_i_14_i_cast_cast, i29 %conv_i_i_i_15_i_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 212 'add' 'add_ln53_1830' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i29 %add_ln53_1830" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 213 'zext' 'zext_ln53_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1831 = add i32 %p_cast61_cast, i32 %p_cast62_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 214 'add' 'add_ln53_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1832 = add i32 %add_ln53_1831, i32 %zext_ln53_5" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 215 'add' 'add_ln53_1832' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 216 [1/1] (0.86ns)   --->   "%add_ln53_1833 = add i31 %p_cast_cast, i31 %p_cast64_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 216 'add' 'add_ln53_1833' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %add_ln53_1833" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 217 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.85ns)   --->   "%add_ln53_1834 = add i28 %p_cast63_cast, i28 27418" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 218 'add' 'add_ln53_1834' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln53_1274 = sext i28 %add_ln53_1834" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 219 'sext' 'sext_ln53_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.85ns)   --->   "%add_ln53_1835 = add i29 %sext_ln53_1274, i29 %p_cast60_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 220 'add' 'add_ln53_1835' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln53_1275 = sext i29 %add_ln53_1835" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 221 'sext' 'sext_ln53_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.87ns)   --->   "%add_ln53_1836 = add i32 %sext_ln53_1275, i32 %sext_ln53" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 222 'add' 'add_ln53_1836' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1837 = add i32 %add_ln53_1836, i32 %add_ln53_1832" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 223 'add' 'add_ln53_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1838 = add i32 %add_ln53_1837, i32 %zext_ln53_4" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 224 'add' 'add_ln53_1838' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 225 [1/1] (0.86ns)   --->   "%add_ln53_1839 = add i30 %conv_i_i_i_17_i_cast_cast, i30 %conv_i_i_i_18_i_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 225 'add' 'add_ln53_1839' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i30 %add_ln53_1839" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 226 'zext' 'zext_ln53_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1840 = add i32 %conv_i_i_i_19_i_cast_cast, i32 %conv_i_i_i_20_i" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 227 'add' 'add_ln53_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 228 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1841 = add i32 %add_ln53_1840, i32 %zext_ln53_6" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 228 'add' 'add_ln53_1841' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.86ns)   --->   "%add_ln53_1842 = add i31 %conv_i_i_i_25_i_cast_cast, i31 %conv_i_i_i_27_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 229 'add' 'add_ln53_1842' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i31 %add_ln53_1842" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 230 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.86ns)   --->   "%add_ln53_1843 = add i31 %conv_i_i_i_29_i_cast_cast, i31 %conv_i_i_i_31_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 231 'add' 'add_ln53_1843' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i31 %add_ln53_1843" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 232 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.87ns)   --->   "%add_ln53_1844 = add i32 %zext_ln53_8, i32 %zext_ln53_7" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 233 'add' 'add_ln53_1844' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1845 = add i32 %add_ln53_1844, i32 %add_ln53_1841" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 234 'add' 'add_ln53_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 235 [1/1] (0.87ns)   --->   "%add_ln53_1846 = add i32 %p_cast65_cast, i32 %p_cast68_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 235 'add' 'add_ln53_1846' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.87ns)   --->   "%add_ln53_1847 = add i32 %p_cast72_cast, i32 %p_cast69_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 236 'add' 'add_ln53_1847' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1848 = add i32 %add_ln53_1847, i32 %add_ln53_1846" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 237 'add' 'add_ln53_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1849 = add i31 %p_cast71_cast, i31 %p_cast67_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 238 'add' 'add_ln53_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 239 [1/1] (0.85ns)   --->   "%add_ln53_1850 = add i28 %p_cast66_cast, i28 19845" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 239 'add' 'add_ln53_1850' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln53_1276 = sext i28 %add_ln53_1850" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 240 'sext' 'sext_ln53_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.85ns)   --->   "%add_ln53_1851 = add i29 %sext_ln53_1276, i29 %p_cast70_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 241 'add' 'add_ln53_1851' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln53_1277 = sext i29 %add_ln53_1851" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 242 'sext' 'sext_ln53_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln53_1852 = add i31 %sext_ln53_1277, i31 %add_ln53_1849" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 243 'add' 'add_ln53_1852' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln53_1278 = sext i31 %add_ln53_1852" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 244 'sext' 'sext_ln53_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1853 = add i32 %sext_ln53_1278, i32 %add_ln53_1848" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 245 'add' 'add_ln53_1853' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 246 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1854 = add i32 %add_ln53_1853, i32 %add_ln53_1845" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 246 'add' 'add_ln53_1854' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 247 [1/1] (0.86ns)   --->   "%add_ln53_1855 = add i31 %conv_i_i_i_35_i_cast_cast, i31 %conv_i_i_i_39_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 247 'add' 'add_ln53_1855' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i31 %add_ln53_1855" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 248 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.86ns)   --->   "%add_ln53_1856 = add i31 %conv_i_i_i_42_i_cast_cast, i31 %conv_i_i_i_43_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 249 'add' 'add_ln53_1856' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i31 %add_ln53_1856" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 250 'zext' 'zext_ln53_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.87ns)   --->   "%add_ln53_1857 = add i32 %zext_ln53_10, i32 %zext_ln53_9" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 251 'add' 'add_ln53_1857' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.86ns)   --->   "%add_ln53_1858 = add i30 %conv_i_i_i_45_i_cast_cast, i30 %conv_i_i_i_46_i_cast_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 252 'add' 'add_ln53_1858' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i30 %add_ln53_1858" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 253 'zext' 'zext_ln53_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1859 = add i32 %conv_i_i_i_47_i_cast_cast, i32 %p_cast74_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 254 'add' 'add_ln53_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1860 = add i32 %add_ln53_1859, i32 %zext_ln53_11" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 255 'add' 'add_ln53_1860' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1861 = add i32 %add_ln53_1860, i32 %add_ln53_1857" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 256 'add' 'add_ln53_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 257 [1/1] (0.87ns)   --->   "%add_ln53_1862 = add i32 %p_cast76_cast, i32 %p_cast80_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 257 'add' 'add_ln53_1862' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.86ns)   --->   "%add_ln53_1863 = add i31 %p_cast73_cast, i31 %p_cast78_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 258 'add' 'add_ln53_1863' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln53_1279 = sext i31 %add_ln53_1863" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 259 'sext' 'sext_ln53_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1864 = add i32 %sext_ln53_1279, i32 %add_ln53_1862" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 260 'add' 'add_ln53_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1865 = add i31 %p_cast79_cast, i31 %p_cast75_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 261 'add' 'add_ln53_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (0.85ns)   --->   "%add_ln53_1866 = add i28 %p_cast81_cast, i28 268421195" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 262 'add' 'add_ln53_1866' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln53_1280 = sext i28 %add_ln53_1866" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 263 'sext' 'sext_ln53_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.85ns)   --->   "%add_ln53_1867 = add i29 %sext_ln53_1280, i29 %p_cast77_cast" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 264 'add' 'add_ln53_1867' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln53_1281 = sext i29 %add_ln53_1867" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 265 'sext' 'sext_ln53_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln53_1868 = add i31 %sext_ln53_1281, i31 %add_ln53_1865" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 266 'add' 'add_ln53_1868' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln53_1282 = sext i31 %add_ln53_1868" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 267 'sext' 'sext_ln53_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1869 = add i32 %sext_ln53_1282, i32 %add_ln53_1864" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 268 'add' 'add_ln53_1869' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 269 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_1870 = add i32 %add_ln53_1869, i32 %add_ln53_1861" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 269 'add' 'add_ln53_1870' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer8_out_0, i32 %add_ln53_1838" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 270 'write' 'write_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer8_out_1, i32 %add_ln53_1854" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 271 'write' 'write_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer8_out_2, i32 %add_ln53_1870" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240]   --->   Operation 272 'write' 'write_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%ret_ln246 = ret" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 273 'ret' 'ret_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 8.422ns
The critical path consists of the following:
	wire read operation ('p_read521') on port 'p_read5' [30]  (1.429 ns)
	multiplexor before operation 'mul' with delay (0.453 ns)
'mul' operation ('mul_i_i_21_i') [137]  (2.645 ns)
	'add' operation ('add_ln53_1850', firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240) [257]  (0.850 ns)
	'add' operation ('add_ln53_1851', firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240) [259]  (0.856 ns)
	'add' operation ('add_ln53_1852', firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240) [261]  (0.728 ns)
	'add' operation ('add_ln53_1853', firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240) [263]  (0.731 ns)
	'add' operation ('add_ln53_1854', firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240) [264]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
