Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  3 22:00:32 2023
| Host         : Roys_MacBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file L3P3_Comparator_timing_summary_routed.rpt -pb L3P3_Comparator_timing_summary_routed.pb -rpx L3P3_Comparator_timing_summary_routed.rpx -warn_on_violation
| Design       : L3P3_Comparator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            LT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.209ns (51.252%)  route 4.003ns (48.748%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  A_IBUF[2]_inst/O
                         net (fo=5, routed)           1.775     2.709    A_IBUF[2]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.124     2.833 r  LT_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.833    LT_OBUF_inst_i_8_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.383 r  LT_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.228     5.612    LT_OBUF
    W18                  OBUF (Prop_obuf_I_O)         2.601     8.212 r  LT_OBUF_inst/O
                         net (fo=0)                   0.000     8.212    LT
    W18                                                               r  LT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            GT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.206ns (51.370%)  route 3.982ns (48.630%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  A_IBUF[2]_inst/O
                         net (fo=5, routed)           1.798     2.733    A_IBUF[2]
    SLICE_X1Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.857 r  GT_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.857    GT_OBUF_inst_i_8_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.407 r  GT_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.184     5.590    GT_OBUF
    W19                  OBUF (Prop_obuf_I_O)         2.598     8.188 r  GT_OBUF_inst/O
                         net (fo=0)                   0.000     8.188    GT
    W19                                                               r  GT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            ET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 3.792ns (48.506%)  route 4.025ns (51.494%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  A_IBUF[4]_inst/O
                         net (fo=5, routed)           1.633     2.578    A_IBUF[4]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.702 r  ET_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.667     3.369    ET_OBUF_inst_i_3_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.493 r  ET_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.725     5.218    ET_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.599     7.817 r  ET_OBUF_inst/O
                         net (fo=0)                   0.000     7.817    ET
    T17                                                               r  ET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            ET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.328ns (62.189%)  route 0.807ns (37.811%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[3]_inst/O
                         net (fo=5, routed)           0.442     0.609    B_IBUF[3]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.654 r  ET_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.365     1.019    ET_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.135 r  ET_OBUF_inst/O
                         net (fo=0)                   0.000     2.135    ET
    T17                                                               r  ET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            GT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.436ns (61.096%)  route 0.914ns (38.904%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  B_IBUF[4]_inst/O
                         net (fo=5, routed)           0.386     0.561    B_IBUF[4]
    SLICE_X1Y10          LUT4 (Prop_lut4_I1_O)        0.051     0.612 r  GT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     0.612    GT_OBUF_inst_i_3_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.706 r  GT_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           0.529     1.234    GT_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.115     2.350 r  GT_OBUF_inst/O
                         net (fo=0)                   0.000     2.350    GT
    W19                                                               r  GT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            LT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.418ns (58.973%)  route 0.987ns (41.027%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[5]_inst/O
                         net (fo=5, routed)           0.444     0.600    B_IBUF[5]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.051     0.651 r  LT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     0.651    LT_OBUF_inst_i_3_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.745 r  LT_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           0.542     1.287    LT_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.118     2.405 r  LT_OBUF_inst/O
                         net (fo=0)                   0.000     2.405    LT
    W18                                                               r  LT (OUT)
  -------------------------------------------------------------------    -------------------





