ModuleName multiAND3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 88 ,X2: 96 ,Y2: 88
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 104 ,X2: 96 ,Y2: 104
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 120 ,X2: 96 ,Y2: 120
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 104 ,X2: 176 ,Y2: 104
End
Branches
End
Wire Name: b4
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 64 ,Y1: 56 ,X2: 64 ,Y2: 144
End
Branches
Branch Left: 64 ,Top: 88
BranchStrList
0
End
Branch Left: 64 ,Top: 104
BranchStrList
1
End
Branch Left: 64 ,Top: 120
BranchStrList
2
End
End
End
Ports
Port Left: 64 Top: 56 ,Orientation: 3
Portname: in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
2
,Width:
3
,RV:
0
Port Left: 176 Top: 104 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 96 Top: 88
Name: s0
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
End
Texts
End
Links
End
