
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 300.875 ; gain = 129.590
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port io_reset is neither a static name nor a globally static expression [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:94]
WARNING: [Synth 8-1565] actual for formal port data is neither a static name nor a globally static expression [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:47]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:46]
	Parameter SYS_W bound to: 1 - type: integer 
	Parameter DEV_W bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'selectio_wiz_1' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/realtime/selectio_wiz_1_stub.vhdl:5' bound to instance 'selectio_wiz' of component 'selectio_wiz_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:81]
INFO: [Synth 8-638] synthesizing module 'selectio_wiz_1' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/realtime/selectio_wiz_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'serdes_channel' (1#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:46]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'serdes_channel' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/serdes_channel.vhd:34' bound to instance 'serdesii' of component 'serdes_channel' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 336.285 ; gain = 165.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 336.285 ; gain = 165.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[0].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[0].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[1].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[1].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[2].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[2].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[3].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[3].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[4].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[4].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[5].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[5].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[6].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[6].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[7].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[7].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[8].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[8].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[9].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[9].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[10].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[10].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[11].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[11].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[12].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[12].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[13].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[13].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[14].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[14].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[15].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[15].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[16].serdesii/selectio_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc] for cell 'g_GENERATE_FOR[16].serdesii/selectio_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[0]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[1]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[2]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[3]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[4]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:112]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[5]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:113]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[6]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_in_to_device[7]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[3]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:116]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[7]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[1]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:118]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[0]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[2]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[4]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:121]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[5]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'serdes1/selectio_wiz/inst/data_out_from_device[6]'. [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc:123]
Finished Parsing XDC File [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.srcs/constrs_1/new/atfc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 623.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[0]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[0]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[0]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[0]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[1]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[1]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[1]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[1]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[2]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[2]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[2]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[2]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[3]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[3]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[3]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[3]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[4]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[4]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[4]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[4]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[5]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[5]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[5]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[5]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[6]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[6]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[6]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[6]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[7]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[7]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[7]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[7]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[8]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[8]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[8]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[8]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[9]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[9]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[9]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[9]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[10]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[10]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[10]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[10]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[11]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[11]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[11]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[11]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[12]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[12]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[12]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[12]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[13]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[13]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[13]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[13]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[14]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[14]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[14]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[14]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[15]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[15]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[15]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[15]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_n[16]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for LA_in_p[16]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_n[16]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for LA_out_p[16]. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp/selectio_wiz_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/smkilani/Documents/atfc/firmware/ATFC_serdes_fmc/ATFC_serdes_fmc.runs/synth_1/.Xil/Vivado-301312-/dcp_2/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__1'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__2'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__3'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__4'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__5'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__6'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__7'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__8'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__9'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__10'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__11'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__12'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__13'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__14'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__15'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel__xdcDup__16'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'serdes_channel'
INFO: [Synth 8-5544] ROM "bitslip" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bitslip_low |                            00001 |                              100
            bitslip_high |                            00010 |                              000
           bitslip_wait1 |                            00100 |                              001
           bitslip_wait2 |                            01000 |                              010
           bitslip_wait3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'serdes_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module serdes_channel__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module serdes_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 623.738 ; gain = 452.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 623.738 ; gain = 452.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out2' to pin 'clk_wiz/bbstub_clk_out2/O'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 623.738 ; gain = 452.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |selectio_wiz_1 |        17|
+------+---------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |clk_wiz_0_bbox          |     1|
|2     |selectio_wiz_1_bbox     |     1|
|3     |selectio_wiz_1_bbox__17 |     1|
|4     |selectio_wiz_1_bbox__18 |     1|
|5     |selectio_wiz_1_bbox__19 |     1|
|6     |selectio_wiz_1_bbox__20 |     1|
|7     |selectio_wiz_1_bbox__21 |     1|
|8     |selectio_wiz_1_bbox__22 |     1|
|9     |selectio_wiz_1_bbox__23 |     1|
|10    |selectio_wiz_1_bbox__24 |     1|
|11    |selectio_wiz_1_bbox__25 |     1|
|12    |selectio_wiz_1_bbox__26 |     1|
|13    |selectio_wiz_1_bbox__27 |     1|
|14    |selectio_wiz_1_bbox__28 |     1|
|15    |selectio_wiz_1_bbox__29 |     1|
|16    |selectio_wiz_1_bbox__30 |     1|
|17    |selectio_wiz_1_bbox__31 |     1|
|18    |selectio_wiz_1_bbox__32 |     1|
|19    |LUT1                    |     1|
|20    |LUT2                    |    34|
|21    |LUT3                    |     1|
|22    |LUT5                    |     1|
|23    |LUT6                    |    53|
|24    |FDCE                    |    68|
|25    |FDPE                    |    17|
|26    |FDRE                    |    17|
|27    |IBUF                    |     5|
|28    |OBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------+------+
|      |Instance                        |Module                     |Cells |
+------+--------------------------------+---------------------------+------+
|1     |top                             |                           |   371|
|2     |  \g_GENERATE_FOR[0].serdesii   |serdes_channel__xdcDup__1  |    22|
|3     |  \g_GENERATE_FOR[10].serdesii  |serdes_channel__xdcDup__11 |    21|
|4     |  \g_GENERATE_FOR[11].serdesii  |serdes_channel__xdcDup__12 |    21|
|5     |  \g_GENERATE_FOR[12].serdesii  |serdes_channel__xdcDup__13 |    21|
|6     |  \g_GENERATE_FOR[13].serdesii  |serdes_channel__xdcDup__14 |    21|
|7     |  \g_GENERATE_FOR[14].serdesii  |serdes_channel__xdcDup__15 |    22|
|8     |  \g_GENERATE_FOR[15].serdesii  |serdes_channel__xdcDup__16 |    21|
|9     |  \g_GENERATE_FOR[16].serdesii  |serdes_channel             |    21|
|10    |  \g_GENERATE_FOR[1].serdesii   |serdes_channel__xdcDup__2  |    21|
|11    |  \g_GENERATE_FOR[2].serdesii   |serdes_channel__xdcDup__3  |    22|
|12    |  \g_GENERATE_FOR[3].serdesii   |serdes_channel__xdcDup__4  |    21|
|13    |  \g_GENERATE_FOR[4].serdesii   |serdes_channel__xdcDup__5  |    21|
|14    |  \g_GENERATE_FOR[5].serdesii   |serdes_channel__xdcDup__6  |    21|
|15    |  \g_GENERATE_FOR[6].serdesii   |serdes_channel__xdcDup__7  |    21|
|16    |  \g_GENERATE_FOR[7].serdesii   |serdes_channel__xdcDup__8  |    21|
|17    |  \g_GENERATE_FOR[8].serdesii   |serdes_channel__xdcDup__9  |    23|
|18    |  \g_GENERATE_FOR[9].serdesii   |serdes_channel__xdcDup__10 |    21|
+------+--------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 623.738 ; gain = 101.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 623.738 ; gain = 452.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 623.738 ; gain = 397.730
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 623.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 04 14:59:02 2017...
