# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips.srcs/sources_1/new/pkg_mips.vhd" \
"../../../../mips.srcs/sources_1/new/ula.vhd" \
"../../../../mips.srcs/sim_1/new/tb_ula.vhd" \

# Do not sort compile order
nosort
