{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.0989563",
   "Default View_TopLeft":"-3052,-323",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -10 -y 2160 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 5960 -y 2190 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 5960 -y 1880 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 5960 -y 2310 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 5960 -y 3250 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -10 -y 2750 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 5960 -y 2710 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 5960 -y 2850 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 5960 -y 2500 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -10 -y 1370 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 5960 -y 320 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 5960 -y 340 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -10 -y 1390 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 5960 -y 380 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 5960 -y 400 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -10 -y 1740 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x -10 -y 2770 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -10 -y 40 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x -10 -y 4760 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x -10 -y 4780 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x -10 -y 4720 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x -10 -y 4740 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x -10 -y 4330 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_CODEC_I2S_BCLK -pg 1 -lvl 14 -x 5960 -y 3600 -defaultsOSRD
preplace port port-id_CODEC_I2S_LRCLK -pg 1 -lvl 14 -x 5960 -y 3620 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDIN -pg 1 -lvl 14 -x 5960 -y 3640 -defaultsOSRD
preplace port port-id_CODEC_I2S_SDOUT -pg 1 -lvl 0 -x -10 -y 4660 -defaultsOSRD
preplace port port-id_CODEC_MCLK -pg 1 -lvl 14 -x 5960 -y 3700 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x -10 -y 3620 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -10 -y 1350 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 5960 -y 360 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -10 -y 560 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 5960 -y 3800 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 5960 -y 3900 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 14 -x 5960 -y 1900 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 5960 -y 4600 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 5960 -y 4000 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 5960 -y 4100 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 14 -x 5960 -y 4500 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 14 -x 5960 -y 4300 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 14 -x 5960 -y 4400 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 14 -x 5960 -y 4200 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 14 -x 5960 -y 3010 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 5960 -y 3110 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 14 -x 5960 -y 3460 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4580 -y 3580 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 760 -y 1480 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 13 -x 5750 -y 3290 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2570 -y 3400 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 4 -x 1140 -y 2470 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 10 -x 4110 -y 620 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 9 -x 3440 -y 1130 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 400 -y 1470 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 12 -x 5190 -y 2800 -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 10 -x 4110 -y 2480 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5750 -y 4600 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 12 -x 5190 -y 650 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 4110 -y 3580 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 13 -x 5750 -y 1900 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 8 -x 2980 -y 2310 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 4110 -y 2880 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 13 -x 5750 -y 2320 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 13 -x 5750 -y 2720 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 2070 -y 2160 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 9 -x 3440 -y 1320 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 6 -x 2070 -y 3040 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 13 -x 5750 -y 2870 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 13 -x 5750 -y 2510 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 2980 -y 3610 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 13 -x 5750 -y 3800 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 13 -x 5750 -y 4100 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 13 -x 5750 -y 3900 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 10 -x 4110 -y 280 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 9 -x 3440 -y 260 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 4110 -y 1040 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 4110 -y 940 -defaultsOSRD
preplace inst gpio_concat_0_1 -pg 1 -lvl 9 -x 3440 -y 4750 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 10 -x 4110 -y 3860 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 9 -x 3440 -y 3710 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 13 -x 5750 -y 4200 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 13 -x 5750 -y 4300 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 13 -x 5750 -y 4400 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 13 -x 5750 -y 3110 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 13 -x 5750 -y 3010 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 9 -x 3440 -y 60 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 9 -x 3440 -y 3610 -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 5 -x 1540 -y 1190 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst gpio_slice_trx_resetn -pg 1 -lvl 13 -x 5750 -y 4000 -defaultsOSRD
preplace inst GND_7 -pg 1 -lvl 9 -x 3440 -y 360 -defaultsOSRD
preplace inst gpio_slice_synth_resetn -pg 1 -lvl 13 -x 5750 -y 4500 -defaultsOSRD
preplace inst GND_8 -pg 1 -lvl 9 -x 3440 -y 3810 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 9 -x 3440 -y 3950 -defaultsOSRD
preplace inst gpio_slice_sys_aux_reset -pg 1 -lvl 2 -x 400 -y 2630 -defaultsOSRD
preplace inst gpio_slice_cpu_resetn -pg 1 -lvl 4 -x 1140 -y 3040 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 10 -x 4110 -y 3200 -defaultsOSRD
preplace inst GND_9 -pg 1 -lvl 9 -x 3440 -y 3420 -defaultsOSRD
preplace inst gpio_slice_cm4_wake -pg 1 -lvl 13 -x 5750 -y 3460 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 10 -x 4110 -y 100 -defaultsOSRD
preplace inst GND_11 -pg 1 -lvl 9 -x 3440 -y 2530 -defaultsOSRD
preplace inst GND_13 -pg 1 -lvl 10 -x 4110 -y 820 -defaultsOSRD
preplace inst GND_14 -pg 1 -lvl 9 -x 3440 -y 160 -defaultsOSRD
preplace inst gpio_concat_0_2 -pg 1 -lvl 9 -x 3440 -y 490 -defaultsOSRD
preplace inst GND_15 -pg 1 -lvl 9 -x 3440 -y 3320 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M_pcie_core -pg 1 -lvl 6 -x 2070 -y 2330 -defaultsOSRD
preplace inst GND_17 -pg 1 -lvl 5 -x 1540 -y 2310 -defaultsOSRD
preplace inst GND_18 -pg 1 -lvl 3 -x 760 -y 2490 -defaultsOSRD
preplace inst GND_19 -pg 1 -lvl 6 -x 2070 -y 3420 -defaultsOSRD
preplace inst GND_20 -pg 1 -lvl 8 -x 2980 -y 3950 -defaultsOSRD
preplace inst rst_pulse_gen_0 -pg 1 -lvl 3 -x 760 -y 2620 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 11 -x 4580 -y 2090 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 9 -x 3440 -y 3070 -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 7 -x 2570 -y 2440 -defaultsOSRD
preplace inst gpio_slice_ddr_reset -pg 1 -lvl 8 -x 2980 -y 3850 -defaultsOSRD
preplace inst GND_21 -pg 1 -lvl 9 -x 3440 -y 4310 -defaultsOSRD
preplace inst GND_22 -pg 1 -lvl 9 -x 3440 -y 4410 -defaultsOSRD
preplace inst gpio_slice_ddr_intf_reset -pg 1 -lvl 5 -x 1540 -y 3560 -defaultsOSRD
preplace inst logic_or_2 -pg 1 -lvl 6 -x 2070 -y 3550 -defaultsOSRD
preplace inst rst_axi_ad9361_61M44 -pg 1 -lvl 2 -x 400 -y 1780 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 100 -y 1900 -defaultsOSRD
preplace inst GND_23 -pg 1 -lvl 1 -x 100 -y 1800 -defaultsOSRD
preplace inst logic_or_3 -pg 1 -lvl 9 -x 3440 -y 1530 -defaultsOSRD
preplace inst logic_not_0 -pg 1 -lvl 8 -x 2980 -y 1530 -defaultsOSRD
preplace inst logic_or_4 -pg 1 -lvl 3 -x 760 -y 1630 -defaultsOSRD
preplace inst logic_not_1 -pg 1 -lvl 2 -x 400 -y 1620 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 12 -x 5190 -y 3330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 5190 -y 1980 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 12 -x 5190 -y 3590 -defaultsOSRD
preplace inst rst_FPGA_CLK1_49M152 -pg 1 -lvl 9 -x 3440 -y 4150 -defaultsOSRD
preplace inst GND_25 -pg 1 -lvl 8 -x 2980 -y 4170 -defaultsOSRD
preplace inst VCC_1 -pg 1 -lvl 8 -x 2980 -y 4270 -defaultsOSRD
preplace inst gpio_slice_i2s_reset -pg 1 -lvl 8 -x 2980 -y 4070 -defaultsOSRD
preplace inst user_led_0 -pg 1 -lvl 10 -x 4110 -y 3700 -defaultsOSRD
preplace inst axi_i2s_0 -pg 1 -lvl 13 -x 5750 -y 3640 -defaultsOSRD
preplace inst axi_dna_0 -pg 1 -lvl 12 -x 5190 -y 2130 -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 6 -x 2070 -y 2620 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 6 -x 2070 -y 1750 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 6 -x 2070 -y 2870 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 6 -x 2070 -y 1470 -defaultsOSRD
preplace inst axi_rf_timestamping_0 -pg 1 -lvl 12 -x 5190 -y 1450 -defaultsOSRD
preplace inst axi_irq_controller_0 -pg 1 -lvl 12 -x 5190 -y 2410 -defaultsOSRD
preplace netloc FPGA_CLK0_1 1 0 8 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ
preplace netloc FPGA_CLK1_1 1 0 13 NJ 2770 NJ 2770 NJ 2770 NJ 2770 NJ 2770 1850 2750 NJ 2750 NJ 2750 3200 2750 NJ 2750 4430 2940 NJ 2940 5430J
preplace netloc GND_0_dout 1 13 1 NJ 4600
preplace netloc GND_11_dout 1 9 1 3890 2390n
preplace netloc GND_13_dout 1 10 2 NJ 820 4980
preplace netloc GND_14_dout 1 9 1 3890 160n
preplace netloc GND_15_dout 1 9 1 3820 3180n
preplace netloc GND_17_dout 1 5 1 1710 2310n
preplace netloc GND_18_dout 1 3 1 NJ 2490
preplace netloc GND_19_dout 1 6 1 NJ 3420
preplace netloc GND_1_dout 1 10 2 NJ 100 4980
preplace netloc GND_20_dout 1 8 1 3180J 3950n
preplace netloc GND_21_dout 1 9 1 3930J 3360n
preplace netloc GND_22_dout 1 9 1 3900 3220n
preplace netloc GND_23_dout 1 1 1 NJ 1800
preplace netloc GND_25_dout 1 8 1 NJ 4170
preplace netloc GND_3_dout 1 9 1 3800J 260n
preplace netloc GND_4_dout 1 9 1 3640J 3710n
preplace netloc GND_5_dout 1 9 1 3900J 60n
preplace netloc GND_6_dout 1 9 1 3650J 3610n
preplace netloc GND_7_dout 1 9 1 NJ 360
preplace netloc GND_8_dout 1 9 1 3620J 3810n
preplace netloc GND_9_dout 1 9 1 3640 3100n
preplace netloc M02_ARESETN_1 1 7 2 2790 3180 NJ
preplace netloc M16_ARESETN_1 1 2 9 NJ 1800 940J 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 4300
preplace netloc RXCLK_1 1 0 12 NJ 1370 180J 1360 NJ 1360 NJ 1360 NJ 1360 1740J 1320 NJ 1320 NJ 1320 3240J 1430 NJ 1430 4300J 470 NJ
preplace netloc RXDATA_1 1 0 12 20J 1330 NJ 1330 NJ 1330 950J 1430 NJ 1430 1770J 1290 NJ 1290 NJ 1290 3250J 1420 NJ 1420 4330J 510 NJ
preplace netloc RXFRAME_1 1 0 12 10J 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 3890J 1120 4280J 490 NJ
preplace netloc SYNTH_LD_1 1 0 10 NJ 4330 NJ 4330 NJ 4330 NJ 4330 NJ 4330 NJ 4330 NJ 4330 2800J 4010 3160J 4050 3940J
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 9 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ 4720 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 9 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ 4740 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 9 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ 4760 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 9 NJ 4780 NJ 4780 NJ 4780 NJ 4780 NJ 4780 NJ 4780 NJ 4780 NJ 4780 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 10 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 3630J
preplace netloc VCC_0_dout 1 1 1 200J 1820n
preplace netloc VCC_1_dout 1 8 1 3210J 4190n
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 5 7 NJ 1200 NJ 1200 NJ 1200 NJ 1200 3720J 1130 NJ 1130 4800
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 10 2 NJ 590 4760
preplace netloc ad9361_dac_unpacker_s_axis_ready 1 6 4 2360 890 NJ 890 NJ 890 3690J
preplace netloc axi_ad9361_0_adc_data_i0 1 4 9 1340 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 4280J 220 NJ 220 5450
preplace netloc axi_ad9361_0_adc_data_i1 1 4 9 1320 570 NJ 570 NJ 570 NJ 570 NJ 570 3650J 430 4290J 230 NJ 230 5480
preplace netloc axi_ad9361_0_adc_data_q0 1 4 9 1350 580 NJ 580 NJ 580 NJ 580 NJ 580 3670J 460 4330J 240 NJ 240 5430
preplace netloc axi_ad9361_0_adc_data_q1 1 4 9 1330 590 NJ 590 NJ 590 NJ 590 NJ 590 3660J 440 4300J 250 NJ 250 5440
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 9 1370 600 NJ 600 NJ 600 NJ 600 NJ 600 3680J 450 4350J 260 NJ 260 5420
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 9 1360 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 3850J 1160 NJ 1160 4850J 1130 5430
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 9 1380 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 3840J 1170 NJ 1170 NJ 1170 5500
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 9 1380 1370 1760J 1330 NJ 1330 NJ 1330 3160J 1390 3740J 1210 NJ 1210 NJ 1210 5510
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 12 210 1370 NJ 1370 NJ 1370 1330J 1380 1700J 1220 NJ 1220 NJ 1220 3160J 1210 3680J 1220 NJ 1220 NJ 1220 5560
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 12 220 1380 NJ 1380 960J 1390 NJ 1390 1710J 1230 NJ 1230 NJ 1230 3170J 1220 3660J 1230 NJ 1230 NJ 1230 5540
preplace netloc axi_ad9361_0_dac_enable_i0 1 9 4 3930 10 NJ 10 NJ 10 5550
preplace netloc axi_ad9361_0_dac_enable_i1 1 9 4 3920 20 NJ 20 NJ 20 5570
preplace netloc axi_ad9361_0_dac_enable_q0 1 9 4 3940 40 NJ 40 NJ 40 5530
preplace netloc axi_ad9361_0_dac_enable_q1 1 9 4 3930 1180 NJ 1180 NJ 1180 5410
preplace netloc axi_ad9361_0_dac_valid_i0 1 8 5 3170 1060 3810J 1190 NJ 1190 NJ 1190 5450
preplace netloc axi_ad9361_0_dac_valid_i1 1 8 5 3160 1040 3830J 1200 NJ 1200 NJ 1200 5440
preplace netloc axi_ad9361_0_enable 1 12 2 NJ 380 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 9 4 3910 30 NJ 30 NJ 30 5470
preplace netloc axi_ad9361_0_l_clk 1 1 12 190 1340 NJ 1340 NJ 1340 1360 1440 1800 1340 NJ 1340 NJ 1340 3220J 1410 3800 1410 4350 1410 4840 1040 5490
preplace netloc axi_ad9361_0_rst 1 1 12 200 1390 NJ 1390 940J 1400 NJ 1400 1730J 1240 NJ 1240 NJ 1240 3190J 1230 3640J 1240 NJ 1240 NJ 1240 5580
preplace netloc axi_ad9361_0_tx_clk_out 1 12 2 NJ 320 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 12 2 NJ 360 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 12 2 NJ 340 NJ
preplace netloc axi_ad9361_0_txnrx 1 12 2 NJ 400 NJ
preplace netloc axi_ad9361_adc_r1_mode 1 8 5 3160 970 3900J 1140 NJ 1140 NJ 1140 5420
preplace netloc axi_ad9361_dac_r1_mode 1 8 5 3170 980 3880J 1150 NJ 1150 NJ 1150 5400
preplace netloc axi_dmac_i2s_rx_irq 1 6 4 2270J 2720 2750J 2460 NJ 2460 3730
preplace netloc axi_dmac_i2s_tx_irq 1 6 4 NJ 2880 2790J 2470 NJ 2470 3700
preplace netloc axi_dmac_rf_rx_fifo_wr_xfer_req 1 1 11 220 1550 NJ 1550 NJ 1550 NJ 1550 1850 1350 NJ 1350 NJ 1350 3190J 1440 NJ 1440 NJ 1440 4980J
preplace netloc axi_dmac_rf_rx_irq 1 6 4 2370 2160 NJ 2160 NJ 2160 3680J
preplace netloc axi_dmac_rf_tx_irq 1 6 4 2390 1520 2750J 1620 3170J 1670 3700J
preplace netloc axi_dmac_rf_tx_m_axis_data 1 6 4 2370 1010 NJ 1010 NJ 1010 3700J
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 6 6 NJ 1470 NJ 1470 3170 1450 NJ 1450 NJ 1450 4870J
preplace netloc axi_dmac_rf_tx_m_axis_xfer_req 1 6 2 NJ 1530 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 9 4 3940 1250 NJ 1250 NJ 1250 5510
preplace netloc axi_gpio_1_gpio_io_o 1 12 1 5400 3590n
preplace netloc axi_gpio_2_gpio_io_o 1 1 12 220 3040 NJ 3040 940 3100 1350 3480 NJ 3480 2250J 3510 2780 3510 NJ 3510 3870J 3450 NJ 3450 NJ 3450 5410
preplace netloc axi_i2s_0_i2s_bclk 1 13 1 NJ 3600
preplace netloc axi_i2s_0_i2s_lrclk 1 13 1 NJ 3620
preplace netloc axi_i2s_0_i2s_mclk 1 13 1 NJ 3700
preplace netloc axi_i2s_0_i2s_sdata_out 1 13 1 NJ 3640
preplace netloc axi_iic_0_gpo 1 13 1 NJ 1900
preplace netloc axi_iic_0_iic2intc_irpt 1 9 5 3930 1520 NJ 1520 4960J 1600 NJ 1600 5920
preplace netloc axi_iic_1_gpo 1 12 2 5580 2620 5940
preplace netloc axi_iic_1_iic2intc_irpt 1 9 5 3920 2980 NJ 2980 NJ 2980 5440J 2630 5920
preplace netloc axi_irq_controller_0_cpu_irq_out 1 5 8 1860 1610 NJ 1610 NJ 1610 NJ 1610 3740J 1510 NJ 1510 4750J 1630 5420
preplace netloc axi_irq_controller_0_pcie_msi_request 1 7 6 2790 1630 NJ 1630 NJ 1630 4280J 1560 4910J 1640 5410
preplace netloc axi_irq_controller_0_pcie_msi_vector 1 7 6 2800 1640 NJ 1640 NJ 1640 4290J 1570 4890J 1650 5400
preplace netloc axi_pcie_0_INTX_MSI_Grant 1 8 4 3240J 1680 3750J 1550 NJ 1550 4870
preplace netloc axi_pcie_0_MSI_Vector_Width 1 8 4 3260J 1660 NJ 1660 4320J 1610 4810
preplace netloc axi_pcie_0_MSI_enable 1 8 4 3220J 1620 NJ 1620 4310J 1600 4840
preplace netloc axi_pcie_0_axi_aclk_out 1 2 11 600 2690 920 2580 NJ 2580 1810 2090 2350 2760 NJ 2760 3190 2760 3800 2760 4330 1500 4930 1850 5560
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 8 3 3250J 2260 NJ 2260 4360
preplace netloc axi_pcie_0_interrupt_out 1 8 2 NJ 2340 3680
preplace netloc axi_pcie_0_mmcm_lock 1 3 7 950 2570 NJ 2570 1820 2470 2300J 2770 NJ 2770 3160 2770 3660J
preplace netloc axi_pcie_0_user_link_up 1 8 2 3230 2270 3670
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 9 5 3940 1540 NJ 1540 4950J 1590 NJ 1590 5930
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 9 5 3930 2690 4400J 2680 4970J 2600 NJ 2600 5930
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 9 5 3940 2720 4410J 2690 4980J 2610 NJ 2610 5940
preplace netloc axi_rf_timestamping_0_rx_enable 1 2 11 610 1350 NJ 1350 NJ 1350 1720J 1300 NJ 1300 NJ 1300 3240J 1250 3790J 1260 NJ 1260 NJ 1260 5410
preplace netloc axi_rf_timestamping_0_tx_enable 1 8 5 3260 1400 NJ 1400 NJ 1400 4870J 1310 5400
preplace netloc clk_wiz_0_clk_out1 1 8 5 3260 3550 3910J 3470 NJ 3470 NJ 3470 5490J
preplace netloc clk_wiz_0_delay_ref_clk 1 8 5 3240J 3520 3890J 3490 4390J 3350 4880 3220 5450J
preplace netloc clk_wiz_0_locked 1 8 2 3250 3540 3840J
preplace netloc gpio_concat_0_2_dout 1 9 1 3640 280n
preplace netloc gpio_concat_0_dout 1 10 2 NJ 280 4970
preplace netloc gpio_concat_1_dout 1 9 1 3770 240n
preplace netloc gpio_concat_2_dout 1 10 2 4360J 3520 4730
preplace netloc gpio_concat_2_dout1 1 10 2 4310 3360 NJ
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 13 1 NJ 3010
preplace netloc gpio_slice_cm4_wake_Dout 1 13 1 NJ 3460
preplace netloc gpio_slice_cpu_resetn_Dout 1 4 2 NJ 3040 NJ
preplace netloc gpio_slice_ddr_intf_reset_Dout 1 5 1 NJ 3560
preplace netloc gpio_slice_ddr_reset_Dout 1 8 1 3190J 3850n
preplace netloc gpio_slice_i2s_reset_Dout 1 8 1 3160J 4070n
preplace netloc gpio_slice_pm_i2c_en_Dout 1 13 1 NJ 3110
preplace netloc gpio_slice_synth_ce_Dout 1 13 1 NJ 4200
preplace netloc gpio_slice_synth_mute_Dout 1 13 1 NJ 4300
preplace netloc gpio_slice_synth_resetn_Dout 1 13 1 NJ 4500
preplace netloc gpio_slice_synth_sync_Dout 1 13 1 NJ 4400
preplace netloc gpio_slice_sys_aux_reset_Dout 1 2 1 NJ 2630
preplace netloc gpio_slice_trx_en_agc_Dout 1 13 1 NJ 3900
preplace netloc gpio_slice_trx_resestn_Dout 1 13 1 NJ 4000
preplace netloc gpio_slice_trx_sync_in_Dout 1 13 1 NJ 4100
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 2 4290J 790 NJ
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 2 4350J 810 NJ
preplace netloc i2s_sdata_in_0_1 1 0 14 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 NJ 4660 5920
preplace netloc irq_concat_0_dout 1 10 2 4340J 1590 4850
preplace netloc logic_and_0_Res 1 3 2 920 1270 NJ
preplace netloc logic_and_2_Res 1 9 1 3710 560n
preplace netloc logic_not_0_Res 1 8 1 3210 1520n
preplace netloc logic_not_1_Res 1 2 1 NJ 1620
preplace netloc logic_or_0_Res 1 2 10 600 1410 NJ 1410 NJ 1410 1780J 1310 NJ 1310 NJ 1310 3210J 1460 NJ 1460 NJ 1460 4980
preplace netloc logic_or_1_Res 1 9 3 3650 1470 NJ 1470 NJ
preplace netloc logic_or_2_Res 1 6 1 2310 3400n
preplace netloc logic_or_3_Res 1 9 1 3730 620n
preplace netloc logic_or_4_Res 1 3 2 910 1250 NJ
preplace netloc mig_7series_0_init_calib_complete 1 9 5 3940 3480 NJ 3480 NJ 3480 5400J 3520 5920
preplace netloc mig_7series_0_mmcm_locked 1 6 8 2370 3500 2790J 3490 NJ 3490 3810 3430 NJ 3430 NJ 3430 5500J 3400 5930
preplace netloc mig_7series_0_ui_clk 1 6 8 2360 3160 NJ 3160 3260 2800 NJ 2800 4280J 3180 NJ 3180 NJ 3180 5920
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 9 1890 2760 2250J 2780 NJ 2780 NJ 2780 NJ 2780 4320J 3170 NJ 3170 NJ 3170 5930
preplace netloc picorv32_0_eoi 1 6 6 2380J 2790 NJ 2790 NJ 2790 NJ 2790 4420J 2670 4960
preplace netloc picorv32_0_trap 1 6 4 NJ 3040 NJ 3040 3170J 3500 3850
preplace netloc rst_FPGA_CLK1_49M152_interconnect_aresetn 1 9 2 3830J 2270 4370
preplace netloc rst_FPGA_CLK1_49M152_peripheral_aresetn 1 9 4 3920 3760 NJ 3760 NJ 3760 5570J
preplace netloc rst_axi_ad9361_61M44_peripheral_aresetn 1 2 10 590J 1400 930J 1420 NJ 1420 1750J 1250 NJ 1250 NJ 1250 3210J 1240 3620 1390 NJ 1390 4750J
preplace netloc rst_axi_ad9361_61M44_peripheral_reset 1 2 7 610 1560 NJ 1560 NJ 1560 1710J 1590 NJ 1590 NJ 1590 3220
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 4 7 NJ 2430 NJ 2430 2390 2860 NJ 2860 3250 2860 3780 2770 4380
preplace netloc rst_axi_pcie_0_125M_pcie_core_peripheral_aresetn 1 6 2 2280J 2180 2760
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 4 9 N 2450 1830 2460 2290J 2800 2760 3530 NJ 3530 3940 3500 NJ 3500 4940 1860 5550
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 6 NJ 3440 3160J 3480 3860 3460 NJ 3460 NJ 3460 5400J
preplace netloc rst_mig_7series_0_250M_peripheral_aresetn 1 9 4 3880 3440 4430J 3380 4980J 3240 5440J
preplace netloc rst_pulse_gen_0_rst_out 1 3 1 930 2470n
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 2 NJ 2170 2770J
preplace netloc util_upack2_1_fifo_rd_data_0 1 10 2 NJ 610 4810
preplace netloc util_upack2_1_fifo_rd_data_1 1 10 2 NJ 630 4790
preplace netloc util_upack2_1_fifo_rd_data_2 1 10 2 NJ 650 4780
preplace netloc util_upack2_1_fifo_rd_data_3 1 10 2 NJ 670 4770
preplace netloc util_vector_logic_2_Res 1 0 9 NJ 1740 180 1680 580J 1700 910 2230 NJ 2230 1740 2230 2260 3520 NJ 3520 3170
preplace netloc xadc_wiz_0_ip2intc_irpt 1 9 4 3910 2970 NJ 2970 NJ 2970 5400
preplace netloc xadc_wiz_0_temp_out 1 12 1 5470 2860n
preplace netloc xlslice_0_Dout 1 13 1 NJ 3800
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc Vp_Vn_0_1 1 0 12 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 1840J 2740 NJ 2740 2800J 2720 NJ 2720 3700J 2740 NJ 2740 4750J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 3580
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 6 1 2320 2300n
preplace netloc axi_dmac_i2s_tx_m_axis 1 6 7 2370J 2850 NJ 2850 NJ 2850 3630J 2960 NJ 2960 NJ 2960 5420
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 6 1 2310 2280n
preplace netloc axi_dmac_rf_rx_m_dest_axi 1 6 1 2360 1740n
preplace netloc axi_dmac_rf_tx_m_src_axi 1 6 1 2380 1410n
preplace netloc axi_i2s_0_m_axis 1 5 9 1890 2500 2280J 2730 NJ 2730 NJ 2730 NJ 2730 NJ 2730 4760J 2950 NJ 2950 5940
preplace netloc axi_iic_0_IIC 1 13 1 NJ 1880
preplace netloc axi_iic_1_IIC 1 13 1 NJ 2850
preplace netloc axi_interconnect_0_M00_AXI 1 5 7 1890 1050 NJ 1050 NJ 1050 NJ 1050 3860J 1100 NJ 1100 4740
preplace netloc axi_interconnect_0_M00_AXI1 1 9 1 3810 2860n
preplace netloc axi_interconnect_0_M00_AXI2 1 7 2 2770 2690 3170J
preplace netloc axi_interconnect_0_M01_AXI 1 5 7 1860 1020 NJ 1020 NJ 1020 NJ 1020 3870J 1110 NJ 1110 4730
preplace netloc axi_interconnect_0_M01_AXI1 1 9 4 3790J 1530 NJ 1530 4760J 1620 5580
preplace netloc axi_interconnect_0_M01_AXI2 1 7 1 2750 2260n
preplace netloc axi_interconnect_0_M02_AXI1 1 9 4 3650 3420 4300J 3370 4970J 3230 5460J
preplace netloc axi_interconnect_0_M03_AXI 1 11 2 4890 1880 NJ
preplace netloc axi_interconnect_0_M03_AXI1 1 9 1 3630 3100n
preplace netloc axi_interconnect_0_M04_AXI 1 11 2 4920 1890 5570J
preplace netloc axi_interconnect_0_M05_AXI 1 7 5 2780 880 NJ 880 NJ 880 NJ 880 4770
preplace netloc axi_interconnect_0_M06_AXI 1 5 7 1880 2480 2340J 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 4740
preplace netloc axi_interconnect_0_M07_AXI 1 5 7 1870 2490 2330J 2710 NJ 2710 NJ 2710 NJ 2710 NJ 2710 4730
preplace netloc axi_interconnect_0_M09_AXI 1 11 1 4800 2090n
preplace netloc axi_interconnect_0_M10_AXI 1 11 2 4750 2260 5540J
preplace netloc axi_interconnect_0_M11_AXI 1 11 2 4830 2270 5520J
preplace netloc axi_interconnect_0_M12_AXI 1 11 2 4820 2280 5530J
preplace netloc axi_interconnect_0_M15_AXI 1 11 1 4860 450n
preplace netloc axi_pcie_0_M_AXI 1 8 1 3210 2220n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 8 6 3160J 1650 3760J 1580 NJ 1580 4920J 1610 NJ 1610 5940J
preplace netloc axi_peripheral_interconnect_M02_AXI 1 11 1 N 1950
preplace netloc axi_peripheral_interconnect_M08_AXI 1 11 2 4910 1870 5480J
preplace netloc axi_peripheral_interconnect_M13_AXI 1 11 1 4780 2170n
preplace netloc axi_peripheral_interconnect_M14_AXI 1 11 1 4770 2190n
preplace netloc axi_peripheral_interconnect_M16_AXI 1 11 1 4900 1370n
preplace netloc axi_peripheral_interconnect_M17_AXI 1 11 1 4790 2250n
preplace netloc axi_peripheral_interconnect_M18_AXI 1 11 1 4760 2110n
preplace netloc axi_protocol_convert_0_M_AXI 1 10 1 4390 1670n
preplace netloc axi_quad_spi_0_SPI_0 1 13 1 NJ 2310
preplace netloc axi_quad_spi_1_SPI_0 1 13 1 NJ 2710
preplace netloc axi_quad_spi_2_SPI_0 1 13 1 NJ 2500
preplace netloc mig_7series_0_DDR3 1 13 1 NJ 3250
preplace netloc picorv32_0_M_AXI 1 6 1 2360 2320n
preplace netloc util_cpack2_0_packed_fifo_wr 1 5 1 1790 1180n
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -10 100 400 760 1140 1540 2070 2570 2980 3440 4110 4580 5190 5750 5960
pagesize -pg 1 -db -bbox -sgen -230 0 6180 4840
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"23",
   """"""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}