{
  "module": "",
  "config_name": "9bits_32sync_900000baud",
  "config_class": "tech.rocksavage.chiselware.uart.UartConfig"",
  "commit_hash": "84ba3a3",
  "synthesis_date": "2025-03-11",
  "synthesis": {
    "cell_count": "11264.411",
    "area": "'\Uart':",
    "combinational_cells": "",
    "sequential_cells": "",
    "buffer_inverter_cells": ""
  }
}
