mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo --jobs 32 #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:42449
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/xclbin/vadd.hw.xclbin.link_summary, at Tue Mar  2 09:23:20 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Mar  2 09:23:20 2021
Running Rule Check Server on port:35547
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Tue Mar  2 09:23:21 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:23:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Mar  2 09:23:37 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_info_start_addr_and_scanned_entries_every_cell' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:23:41] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:23:47] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 168343 ; free virtual = 441295
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:23:47] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.HBM_in0:HBM[0] -sp vadd_1.HBM_in1:HBM[1] -sp vadd_1.HBM_in2:HBM[2] -sp vadd_1.HBM_in3:HBM[3] -sp vadd_1.HBM_in4:HBM[4] -sp vadd_1.HBM_in5:HBM[5] -sp vadd_1.HBM_in6:HBM[6] -sp vadd_1.HBM_in7:HBM[7] -sp vadd_1.HBM_in8:HBM[8] -sp vadd_1.HBM_in9:HBM[9] -sp vadd_1.HBM_in10:HBM[10] -sp vadd_1.HBM_in11:HBM[11] -sp vadd_1.HBM_in12:HBM[12] -sp vadd_1.HBM_in13:HBM[13] -sp vadd_1.HBM_in14:HBM[14] -sp vadd_1.HBM_in15:HBM[15] -sp vadd_1.HBM_in16:HBM[16] -sp vadd_1.HBM_in17:HBM[17] -sp vadd_1.HBM_in18:HBM[18] -sp vadd_1.HBM_in19:HBM[19] -sp vadd_1.HBM_in20:HBM[20] -sp vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell:HBM[21] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_info_start_addr_and_scanned_entries_every_cell, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in0 to HBM[0] for directive vadd_1.HBM_in0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in1 to HBM[1] for directive vadd_1.HBM_in1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in2 to HBM[2] for directive vadd_1.HBM_in2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in3 to HBM[3] for directive vadd_1.HBM_in3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in4 to HBM[4] for directive vadd_1.HBM_in4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in5 to HBM[5] for directive vadd_1.HBM_in5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in6 to HBM[6] for directive vadd_1.HBM_in6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in7 to HBM[7] for directive vadd_1.HBM_in7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in8 to HBM[8] for directive vadd_1.HBM_in8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in9 to HBM[9] for directive vadd_1.HBM_in9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in10 to HBM[10] for directive vadd_1.HBM_in10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in11 to HBM[11] for directive vadd_1.HBM_in11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in12 to HBM[12] for directive vadd_1.HBM_in12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in13 to HBM[13] for directive vadd_1.HBM_in13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in14 to HBM[14] for directive vadd_1.HBM_in14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in15 to HBM[15] for directive vadd_1.HBM_in15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in16 to HBM[16] for directive vadd_1.HBM_in16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in17 to HBM[17] for directive vadd_1.HBM_in17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in18 to HBM[18] for directive vadd_1.HBM_in18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in19 to HBM[19] for directive vadd_1.HBM_in19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in20 to HBM[20] for directive vadd_1.HBM_in20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell to HBM[21] for directive vadd_1.HBM_info_start_addr_and_scanned_entries_every_cell:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [09:23:53] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 168264 ; free virtual = 441217
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [09:23:53] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [09:23:57] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 295.457 ; gain = 0.000 ; free physical = 168197 ; free virtual = 441154
INFO: [v++ 60-1441] [09:23:57] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 168212 ; free virtual = 441170
INFO: [v++ 60-1443] [09:23:57] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [09:24:00] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 168172 ; free virtual = 441130
INFO: [v++ 60-1443] [09:24:00] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo --jobs 32  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [09:24:02] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 168134 ; free virtual = 441092
INFO: [v++ 60-1443] [09:24:02] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g -j 32 --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[09:25:20] Run vpl: Step create_project: Started
Creating Vivado project.
[09:25:24] Run vpl: Step create_project: Completed
[09:25:24] Run vpl: Step create_bd: Started
[09:27:12] Run vpl: Step create_bd: RUNNING...
[09:28:49] Run vpl: Step create_bd: RUNNING...
[09:30:22] Run vpl: Step create_bd: RUNNING...
[09:32:06] Run vpl: Step create_bd: RUNNING...
[09:33:39] Run vpl: Step create_bd: RUNNING...
[09:35:18] Run vpl: Step create_bd: RUNNING...
[09:35:31] Run vpl: Step create_bd: Completed
[09:35:31] Run vpl: Step update_bd: Started
[09:37:13] Run vpl: Step update_bd: RUNNING...
[09:38:22] Run vpl: Step update_bd: Completed
[09:38:22] Run vpl: Step generate_target: Started
[09:39:54] Run vpl: Step generate_target: RUNNING...
[09:41:30] Run vpl: Step generate_target: RUNNING...
[09:43:00] Run vpl: Step generate_target: RUNNING...
[09:44:44] Run vpl: Step generate_target: RUNNING...
[09:46:22] Run vpl: Step generate_target: RUNNING...
[09:47:02] Run vpl: Step generate_target: Completed
[09:47:02] Run vpl: Step config_hw_runs: Started
[09:48:18] Run vpl: Step config_hw_runs: Completed
[09:48:18] Run vpl: Step synth: Started
[09:50:01] Block-level synthesis in progress, 0 of 45 jobs complete, 32 jobs running.
[09:52:07] Block-level synthesis in progress, 20 of 45 jobs complete, 17 jobs running.
[09:53:41] Block-level synthesis in progress, 29 of 45 jobs complete, 14 jobs running.
[09:55:07] Block-level synthesis in progress, 41 of 45 jobs complete, 2 jobs running.
[09:56:22] Block-level synthesis in progress, 42 of 45 jobs complete, 3 jobs running.
[09:57:46] Block-level synthesis in progress, 42 of 45 jobs complete, 3 jobs running.
[09:59:06] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[10:00:27] Block-level synthesis in progress, 44 of 45 jobs complete, 1 job running.
[10:01:51] Block-level synthesis in progress, 45 of 45 jobs complete, 0 jobs running.
[10:03:06] Top-level synthesis in progress.
[10:04:40] Top-level synthesis in progress.
[10:06:04] Top-level synthesis in progress.
[10:07:33] Top-level synthesis in progress.
[10:09:01] Top-level synthesis in progress.
[10:10:58] Top-level synthesis in progress.
[10:12:22] Top-level synthesis in progress.
[10:13:44] Top-level synthesis in progress.
[10:15:14] Top-level synthesis in progress.
[10:16:35] Top-level synthesis in progress.
[10:17:55] Top-level synthesis in progress.
[10:19:16] Top-level synthesis in progress.
[10:20:37] Top-level synthesis in progress.
[10:21:58] Top-level synthesis in progress.
[10:23:19] Top-level synthesis in progress.
[10:24:42] Top-level synthesis in progress.
[10:26:22] Top-level synthesis in progress.
[10:27:45] Top-level synthesis in progress.
[10:29:05] Top-level synthesis in progress.
[10:30:41] Top-level synthesis in progress.
[10:32:01] Top-level synthesis in progress.
[10:33:22] Top-level synthesis in progress.
[10:34:42] Top-level synthesis in progress.
[10:36:04] Top-level synthesis in progress.
[10:37:25] Top-level synthesis in progress.
[10:38:47] Top-level synthesis in progress.
[10:40:09] Top-level synthesis in progress.
[10:41:32] Top-level synthesis in progress.
[10:42:57] Top-level synthesis in progress.
[10:44:19] Top-level synthesis in progress.
[10:45:45] Top-level synthesis in progress.
[10:47:11] Top-level synthesis in progress.
[10:48:35] Top-level synthesis in progress.
[10:49:59] Top-level synthesis in progress.
[10:51:24] Top-level synthesis in progress.
[10:52:48] Top-level synthesis in progress.
[10:54:13] Top-level synthesis in progress.
[10:55:38] Top-level synthesis in progress.
[10:57:01] Top-level synthesis in progress.
[10:58:28] Top-level synthesis in progress.
[10:59:52] Top-level synthesis in progress.
[11:01:18] Top-level synthesis in progress.
[11:02:44] Top-level synthesis in progress.
[11:04:10] Top-level synthesis in progress.
[11:05:35] Top-level synthesis in progress.
[11:06:59] Top-level synthesis in progress.
[11:08:25] Top-level synthesis in progress.
[11:09:51] Top-level synthesis in progress.
[11:11:18] Top-level synthesis in progress.
[11:12:45] Top-level synthesis in progress.
[11:14:12] Top-level synthesis in progress.
[11:15:37] Top-level synthesis in progress.
[11:17:07] Top-level synthesis in progress.
[11:18:32] Top-level synthesis in progress.
[11:19:56] Top-level synthesis in progress.
[11:21:16] Top-level synthesis in progress.
[11:22:39] Top-level synthesis in progress.
[11:24:02] Top-level synthesis in progress.
[11:25:22] Top-level synthesis in progress.
[11:26:45] Top-level synthesis in progress.
[11:28:08] Top-level synthesis in progress.
[11:29:30] Top-level synthesis in progress.
[11:30:51] Top-level synthesis in progress.
[11:32:12] Top-level synthesis in progress.
[11:33:36] Top-level synthesis in progress.
[11:35:01] Top-level synthesis in progress.
[11:36:25] Top-level synthesis in progress.
[11:37:46] Top-level synthesis in progress.
[11:39:10] Top-level synthesis in progress.
[11:40:36] Top-level synthesis in progress.
[11:42:05] Top-level synthesis in progress.
[11:43:34] Top-level synthesis in progress.
[11:45:01] Top-level synthesis in progress.
[11:46:29] Top-level synthesis in progress.
[11:47:57] Top-level synthesis in progress.
[11:49:24] Top-level synthesis in progress.
[11:50:50] Top-level synthesis in progress.
[11:52:16] Top-level synthesis in progress.
[11:53:43] Top-level synthesis in progress.
[11:55:08] Top-level synthesis in progress.
[11:56:32] Top-level synthesis in progress.
[11:57:54] Top-level synthesis in progress.
[11:59:17] Top-level synthesis in progress.
[12:00:38] Top-level synthesis in progress.
[12:01:59] Top-level synthesis in progress.
[12:03:22] Top-level synthesis in progress.
[12:04:44] Top-level synthesis in progress.
[12:06:06] Top-level synthesis in progress.
[12:07:27] Top-level synthesis in progress.
[12:08:49] Top-level synthesis in progress.
[12:10:13] Top-level synthesis in progress.
[12:11:37] Top-level synthesis in progress.
[12:13:00] Top-level synthesis in progress.
[12:14:24] Top-level synthesis in progress.
[12:15:48] Top-level synthesis in progress.
[12:17:13] Top-level synthesis in progress.
[12:18:33] Top-level synthesis in progress.
[12:19:56] Top-level synthesis in progress.
[12:21:21] Top-level synthesis in progress.
[12:22:44] Top-level synthesis in progress.
[12:24:14] Top-level synthesis in progress.
[12:25:40] Top-level synthesis in progress.
[12:27:03] Top-level synthesis in progress.
[12:28:27] Top-level synthesis in progress.
[12:29:49] Top-level synthesis in progress.
[12:31:17] Top-level synthesis in progress.
[12:32:41] Top-level synthesis in progress.
[12:34:02] Top-level synthesis in progress.
[12:35:22] Top-level synthesis in progress.
[12:36:43] Top-level synthesis in progress.
[12:38:04] Top-level synthesis in progress.
[12:39:25] Top-level synthesis in progress.
[12:40:45] Top-level synthesis in progress.
[12:42:03] Top-level synthesis in progress.
[12:43:25] Top-level synthesis in progress.
[12:44:43] Top-level synthesis in progress.
[12:46:02] Top-level synthesis in progress.
[12:47:22] Top-level synthesis in progress.
[12:48:41] Top-level synthesis in progress.
[12:50:02] Top-level synthesis in progress.
[12:51:22] Top-level synthesis in progress.
[12:52:44] Top-level synthesis in progress.
[12:54:05] Top-level synthesis in progress.
[12:55:25] Top-level synthesis in progress.
[12:56:46] Top-level synthesis in progress.
[12:58:07] Top-level synthesis in progress.
[12:59:29] Top-level synthesis in progress.
[13:00:50] Top-level synthesis in progress.
[13:02:11] Top-level synthesis in progress.
[13:03:31] Top-level synthesis in progress.
[13:04:52] Top-level synthesis in progress.
[13:06:15] Top-level synthesis in progress.
[13:07:36] Top-level synthesis in progress.
[13:08:58] Top-level synthesis in progress.
[13:10:19] Top-level synthesis in progress.
[13:11:38] Top-level synthesis in progress.
[13:12:59] Top-level synthesis in progress.
[13:14:20] Top-level synthesis in progress.
[13:15:41] Top-level synthesis in progress.
[13:17:04] Top-level synthesis in progress.
[13:18:26] Top-level synthesis in progress.
[13:19:45] Top-level synthesis in progress.
[13:21:06] Top-level synthesis in progress.
[13:22:28] Top-level synthesis in progress.
[13:23:47] Top-level synthesis in progress.
[13:25:07] Top-level synthesis in progress.
[13:26:29] Top-level synthesis in progress.
[13:27:51] Top-level synthesis in progress.
[13:29:12] Top-level synthesis in progress.
[13:30:34] Top-level synthesis in progress.
[13:31:56] Top-level synthesis in progress.
[13:33:17] Top-level synthesis in progress.
[13:34:37] Top-level synthesis in progress.
[13:35:58] Top-level synthesis in progress.
[13:37:18] Top-level synthesis in progress.
[13:38:39] Top-level synthesis in progress.
[13:40:01] Top-level synthesis in progress.
[13:41:22] Top-level synthesis in progress.
[13:42:42] Top-level synthesis in progress.
[13:44:01] Top-level synthesis in progress.
[13:45:23] Top-level synthesis in progress.
[13:46:46] Top-level synthesis in progress.
[13:48:07] Top-level synthesis in progress.
[13:49:34] Top-level synthesis in progress.
[13:50:56] Top-level synthesis in progress.
[13:52:18] Top-level synthesis in progress.
[13:53:40] Top-level synthesis in progress.
[13:55:05] Top-level synthesis in progress.
[13:56:28] Top-level synthesis in progress.
[13:57:50] Top-level synthesis in progress.
[13:59:11] Top-level synthesis in progress.
[14:00:33] Top-level synthesis in progress.
[14:01:58] Top-level synthesis in progress.
[14:03:20] Top-level synthesis in progress.
[14:04:42] Top-level synthesis in progress.
[14:06:04] Top-level synthesis in progress.
[14:07:27] Top-level synthesis in progress.
[14:08:53] Top-level synthesis in progress.
[14:10:17] Top-level synthesis in progress.
[14:11:41] Top-level synthesis in progress.
[14:13:03] Top-level synthesis in progress.
[14:14:24] Top-level synthesis in progress.
[14:15:47] Top-level synthesis in progress.
[14:17:09] Top-level synthesis in progress.
[14:18:32] Top-level synthesis in progress.
[14:19:53] Top-level synthesis in progress.
[14:21:17] Top-level synthesis in progress.
[14:22:42] Top-level synthesis in progress.
[14:24:03] Top-level synthesis in progress.
[14:25:26] Top-level synthesis in progress.
[14:26:49] Top-level synthesis in progress.
[14:28:16] Top-level synthesis in progress.
[14:29:38] Top-level synthesis in progress.
[14:31:01] Top-level synthesis in progress.
[14:32:23] Top-level synthesis in progress.
[14:33:46] Top-level synthesis in progress.
[14:35:10] Top-level synthesis in progress.
[14:36:33] Top-level synthesis in progress.
[14:37:55] Top-level synthesis in progress.
[14:39:17] Top-level synthesis in progress.
[14:40:43] Top-level synthesis in progress.
[14:42:14] Top-level synthesis in progress.
[14:43:44] Top-level synthesis in progress.
[14:45:18] Top-level synthesis in progress.
[14:46:48] Top-level synthesis in progress.
[14:48:15] Top-level synthesis in progress.
[14:49:39] Top-level synthesis in progress.
[14:51:02] Top-level synthesis in progress.
[14:52:36] Run vpl: Step synth: Completed
[14:52:36] Run vpl: Step impl: Started
[15:06:29] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 05h 42m 24s 

[15:06:29] Starting logic optimization..
[15:07:48] Phase 1 Retarget
[15:07:48] Phase 2 Constant propagation
[15:09:04] Phase 3 Sweep
[15:11:38] Phase 4 BUFG optimization
[15:11:38] Phase 5 Shift Register Optimization
[15:11:38] Phase 6 Post Processing Netlist
[15:16:51] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 10m 21s 

[15:16:51] Starting logic placement..
[15:16:51] Phase 1 Placer Initialization
[15:16:51] Phase 1.1 Placer Initialization Netlist Sorting
[15:20:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:21:59] Phase 1.3 Build Placer Netlist Model
[15:23:16] Phase 1.4 Constrain Clocks/Macros
[15:24:35] Phase 2 Global Placement
[15:24:35] Phase 2.1 Floorplanning
[15:27:13] Phase 2.2 Global Placement Core
[15:35:17] Phase 2.2.1 Physical Synthesis In Placer
[15:37:58] Phase 3 Detail Placement
[15:37:58] Phase 3.1 Commit Multi Column Macros
[15:37:58] Phase 3.2 Commit Most Macros & LUTRAMs
[15:39:18] Phase 3.3 Area Swap Optimization
[15:39:18] Phase 3.4 Pipeline Register Optimization
[15:39:18] Phase 3.5 IO Cut Optimizer
[15:39:18] Phase 3.6 Fast Optimization
[15:39:18] Phase 3.7 Small Shape DP
[15:39:18] Phase 3.7.1 Small Shape Clustering
[15:40:38] Phase 3.7.2 Flow Legalize Slice Clusters
[15:40:38] Phase 3.7.3 Slice Area Swap
[15:41:58] Phase 3.7.4 Commit Slice Clusters
[15:41:58] Phase 3.8 Place Remaining
[15:41:58] Phase 3.9 Re-assign LUT pins
[15:41:58] Phase 3.10 Pipeline Register Optimization
[15:41:58] Phase 3.11 Fast Optimization
[15:44:44] Phase 4 Post Placement Optimization and Clean-Up
[15:44:44] Phase 4.1 Post Commit Optimization
[15:44:44] Phase 4.1.1 Post Placement Optimization
[15:44:44] Phase 4.1.1.1 BUFG Insertion
[15:47:22] Phase 4.1.1.2 BUFG Replication
[15:47:22] Phase 4.1.1.3 Replication
[15:47:22] Phase 4.2 Post Placement Cleanup
[15:48:44] Phase 4.3 Placer Reporting
[15:48:44] Phase 4.4 Final Placement Cleanup
[15:59:27] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 42m 36s 

[15:59:27] Starting logic routing..
[16:00:46] Phase 1 Build RT Design
[16:03:25] Phase 2 Router Initialization
[16:03:25] Phase 2.1 Fix Topology Constraints
[16:03:25] Phase 2.2 Pre Route Cleanup
[16:03:25] Phase 2.3 Global Clock Net Routing
[16:04:47] Phase 2.4 Update Timing
[16:06:08] Phase 2.5 Update Timing for Bus Skew
[16:06:08] Phase 2.5.1 Update Timing
[16:07:26] Phase 3 Initial Routing
[16:07:26] Phase 3.1 Global Routing
[16:08:47] Phase 4 Rip-up And Reroute
[16:08:47] Phase 4.1 Global Iteration 0
[16:18:01] Phase 4.2 Global Iteration 1
[16:20:38] Phase 4.3 Global Iteration 2
[16:21:57] Phase 5 Delay and Skew Optimization
[16:21:57] Phase 5.1 Delay CleanUp
[16:21:57] Phase 5.1.1 Update Timing
[16:23:15] Phase 5.2 Clock Skew Optimization
[16:23:15] Phase 6 Post Hold Fix
[16:23:15] Phase 6.1 Hold Fix Iter
[16:23:15] Phase 6.1.1 Update Timing
[16:23:15] Phase 6.1.2 Lut RouteThru Assignment for hold
[16:24:35] Phase 6.2 Additional Hold Fix
[16:25:52] Phase 7 Route finalize
[16:25:52] Phase 8 Verifying routed nets
[16:25:52] Phase 9 Depositing Routes
[16:27:17] Phase 10 Route finalize
[16:27:17] Phase 11 Post Router Timing
[16:27:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 27m 50s 

[16:27:17] Starting bitstream generation..
Starting optional post-route physical design optimization.
[16:32:41] Phase 1 Physical Synthesis Initialization
[16:34:07] Phase 2 SLL Register Hold Fix Optimization
[16:34:07] Phase 3 Critical Path Optimization
[16:34:07] Phase 4 Hold Fix Optimization
Finished optional post-route physical design optimization.
[16:47:59] Creating bitmap...
[16:53:37] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[16:53:37] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 26m 18s 
[16:52:56] Run vpl: Step impl: Completed
[16:53:42] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:53:50] Run run_link: Step vpl: Completed
Time (s): cpu = 00:05:33 ; elapsed = 07:29:46 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 307894 ; free virtual = 455384
INFO: [v++ 60-1443] [16:53:50] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 140, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/address_map.xml -sdsl /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/sdsl.dat -xclbin /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/xclbin_orig.xml -rtd /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.rtd -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [16:53:55] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 307887 ; free virtual = 455378
INFO: [v++ 60-1443] [16:53:55] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.rtd --append-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xml --add-section SYSTEM_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 3896 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 51603991 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 8716 bytes
Format : JSON
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 45398 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 27358 bytes
Format : RAW
File   : '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (51719920 bytes) to the output file: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:53:55] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.30 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 307838 ; free virtual = 455379
INFO: [v++ 60-1443] [16:53:55] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xclbin.info --input /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/int/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [16:53:56] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.41 . Memory (MB): peak = 679.324 ; gain = 0.000 ; free physical = 307839 ; free virtual = 455380
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/xclbin/vadd.hw.ltx
INFO: [v++ 60-586] Created xclbin/vadd.hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html
	Timing Report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/logs/link/vivado.log
	Steps Log File: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/_x.hw/vadd/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 7h 46m 49s
emconfigutil --platform xilinx_u280_xdma_201920_3 --od ./xclbin

****** configutil v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
emulation configuration file `emconfig.json` is created in ./xclbin directory 
./host ./xclbin/vadd.hw.xclbin
XRT build version: 2.3.1301
Build hash: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Build date: 2019-10-24 20:05:16
Git branch: 2019.2
PID: 76196
UID: 522663
[Tue Mar  2 16:55:02 2021]
HOST: alveo0
EXE: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/debug_Parallel_merge_ver2_long_data_FIFO/host
[XRT] WARNING: No devices found
[XRT] ERROR: No devices found
[XRT] ERROR: No devices found
[XRT] ERROR: No devices found
src/host.hpp:45 Error calling err = cl::Platform::get(&platforms), error code is: -1001
Makefile:122: recipe for target 'check' failed
make: *** [check] Error 1
