#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu May 30 19:55:52 2024
# Process ID: 3952
# Current directory: C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8212 C:\Users\dlmih\OneDrive - Universitatea Politehnica Bucuresti\Desktop\SOC\Tema2 - SOC\T2\T2.xpr
# Log file: C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/vivado.log
# Journal file: C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2\vivado.jou
# Running On        :Mihai24
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :3758 MB
# Total Virtual     :12137 MB
# Available Virtual :6529 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/TEMA2_Neculau_Sanda/T2' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1478.324 ; gain = 394.582
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prefix_adder_16bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prefix_adder_16bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prefix_adder_16bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/prefix_adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefix_adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sim_1/new/tb_prefix_adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prefix_adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prefix_adder_16bit_behav xil_defaultlib.tb_prefix_adder_16bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prefix_adder_16bit_behav xil_defaultlib.tb_prefix_adder_16bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" Line 2. Module generate_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" Line 2. Module black_cell doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generate_propagate
Compiling module xil_defaultlib.black_cell
Compiling module xil_defaultlib.prefix_adder_16bit_default
Compiling module xil_defaultlib.tb_prefix_adder_16bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prefix_adder_16bit_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prefix_adder_16bit_behav -key {Behavioral:sim_1:Functional:tb_prefix_adder_16bit} -tclbatch {tb_prefix_adder_16bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prefix_adder_16bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 60 ns : File "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sim_1/new/tb_prefix_adder_16bit.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prefix_adder_16bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.469 ; gain = 49.254
