s1(07Oct2024:22:48:48):  irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog0 -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck 
s2(07Oct2024:22:57:28):  irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog0 -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck 
s3(07Oct2024:22:57:39):  irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck 
