Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 22 01:07:33 2024
| Host         : DESKTOP-6I43JMK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mip_timing_summary_routed.rpt -pb mip_timing_summary_routed.pb -rpx mip_timing_summary_routed.rpx -warn_on_violation
| Design       : mip
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     30          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFetch/mem/instr_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: deb1/Q2_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: deb1/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.193        0.000                      0                   49        0.153        0.000                      0                   49        3.750        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.193        0.000                      0                   49        0.153        0.000                      0                   49        3.750        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 MemUnit/RAM_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.691ns (44.189%)  route 2.136ns (55.811%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X30Y47         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMS32 (Prop_rams32_CLK_O)
                                                      1.319     6.406 r  MemUnit/RAM_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.670     7.076    IFetch/mem/MemData[0]
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.200 r  IFetch/mem/iesire_mux1[0]_i_7/O
                         net (fo=1, routed)           0.802     8.002    IDecode/regFile/iesire_mux1_reg[0]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  IDecode/regFile/iesire_mux1[0]_i_4/O
                         net (fo=1, routed)           0.664     8.790    IFetch/mem/iesire_mux1_reg[0]_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  IFetch/mem/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.914    ssd/iesire_mux1_reg[3]_1[0]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.081    15.107    ssd/iesire_mux1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 ssd/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.060ns (29.757%)  route 2.502ns (70.243%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  ssd/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ssd/count_reg[15]/Q
                         net (fo=16, routed)          0.698     6.240    ssd/p_0_in[1]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.153     6.393 f  ssd/an[3]_i_1/O
                         net (fo=3, routed)           0.836     7.229    IFetch/mem/iesire_mux1_reg[0][2]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.327     7.556 f  IFetch/mem/iesire_mux1[2]_i_4/O
                         net (fo=1, routed)           0.968     8.524    IFetch/mem/iesire_mux1[2]_i_4_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.648 r  IFetch/mem/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.648    ssd/iesire_mux1_reg[3]_1[2]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.077    15.103    ssd/iesire_mux1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 deb1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.897%)  route 2.439ns (76.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    deb1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  deb1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  deb1/counter_reg[7]/Q
                         net (fo=2, routed)           1.106     6.709    deb1/deb5/counter_reg[7]
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.833 r  deb1/Q1_i_2/O
                         net (fo=1, routed)           0.634     7.468    deb1/Q1_i_2_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  deb1/Q1_i_1/O
                         net (fo=2, routed)           0.699     8.291    deb1/eqOp
    SLICE_X31Y46         FDRE                                         r  deb1/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    deb1/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb1/Q1_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.806    deb1/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 deb1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.897%)  route 2.439ns (76.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    deb1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  deb1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  deb1/counter_reg[7]/Q
                         net (fo=2, routed)           1.106     6.709    deb1/deb5/counter_reg[7]
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.833 r  deb1/Q1_i_2/O
                         net (fo=1, routed)           0.634     7.468    deb1/Q1_i_2_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  deb1/Q1_i_1/O
                         net (fo=2, routed)           0.699     8.291    deb2/eqOp
    SLICE_X31Y46         FDRE                                         r  deb2/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    deb2/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb2/Q1_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.806    deb2/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 ssd/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.085ns (31.934%)  route 2.313ns (68.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  ssd/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ssd/count_reg[14]/Q
                         net (fo=16, routed)          1.034     6.576    ssd/p_0_in[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I1_O)        0.152     6.728 f  ssd/an[0]_i_1/O
                         net (fo=4, routed)           0.463     7.191    IFetch/mem/iesire_mux1_reg[0][0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I5_O)        0.353     7.544 r  IFetch/mem/iesire_mux1[1]_i_3/O
                         net (fo=1, routed)           0.816     8.360    IFetch/mem/iesire_mux1[1]_i_3_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.484 r  IFetch/mem/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.484    ssd/iesire_mux1_reg[3]_1[1]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.079    15.105    ssd/iesire_mux1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 ssd/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.704ns (30.385%)  route 1.613ns (69.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  ssd/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ssd/count_reg[14]/Q
                         net (fo=16, routed)          1.036     6.578    ssd/p_0_in[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.702 r  ssd/iesire_mux1[3]_i_3/O
                         net (fo=1, routed)           0.577     7.279    IFetch/mem/iesire_mux1_reg[3]
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.403 r  IFetch/mem/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.403    ssd/iesire_mux1_reg[3]_1[3]
    SLICE_X33Y44         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    ssd/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  ssd/iesire_mux1_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)        0.029    15.055    ssd/iesire_mux1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.588ns (67.711%)  route 0.757ns (32.289%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    deb1/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.757     6.360    deb1/deb5/counter_reg[3]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    deb1/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  deb1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    deb1/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  deb1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    deb1/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  deb1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    deb1/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.430 r  deb1/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.430    deb1/counter_reg[16]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  deb1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    deb1/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  deb1/counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    deb1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.575ns (67.531%)  route 0.757ns (32.469%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    deb1/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.757     6.360    deb1/deb5/counter_reg[3]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    deb1/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  deb1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    deb1/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  deb1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    deb1/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.417 r  deb1/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.417    deb1/counter_reg[12]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    deb1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    deb1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 deb1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.567ns (67.419%)  route 0.757ns (32.581%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.563     5.084    deb1/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  deb1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  deb1/counter_reg[3]/Q
                         net (fo=2, routed)           0.757     6.360    deb1/deb5/counter_reg[3]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  deb1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    deb1/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  deb1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    deb1/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  deb1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    deb1/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.409 r  deb1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.409    deb1/counter_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    deb1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    deb1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 ssd/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.609ns (31.330%)  route 1.335ns (68.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  ssd/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ssd/count_reg[15]/Q
                         net (fo=16, routed)          0.698     6.240    ssd/p_0_in[1]
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.153     6.393 r  ssd/an[3]_i_1/O
                         net (fo=3, routed)           0.637     7.030    ssd/D[2]
    SLICE_X33Y44         FDRE                                         r  ssd/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    ssd/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  ssd/an_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)       -0.250    14.776    ssd/an_reg[3]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  7.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 deb1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    deb1/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  deb1/Q1_reg/Q
                         net (fo=1, routed)           0.116     1.703    deb1/Q1
    SLICE_X35Y46         FDRE                                         r  deb1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  deb1/Q2_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     1.550    deb1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.125     1.714    deb2/Q2
    SLICE_X34Y47         FDRE                                         r  deb2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    deb2/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  deb2/Q3_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.059     1.540    deb2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 deb1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb1/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  deb1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  deb1/Q2_reg/Q
                         net (fo=2, routed)           0.179     1.765    deb1/Q2
    SLICE_X35Y46         FDRE                                         r  deb1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  deb1/Q3_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.066     1.511    deb1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb1/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  deb1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  deb1/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    deb1/deb5/counter_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  deb1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    deb1/counter_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  deb1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  deb1/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    deb1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 deb1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  deb1/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    deb1/deb5/counter_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  deb1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    deb1/counter_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  deb1/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    deb1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 deb1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    deb1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  deb1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  deb1/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    deb1/deb5/counter_reg[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  deb1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    deb1/counter_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  deb1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    deb1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  deb1/counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    deb1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssd/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    ssd/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ssd/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    ssd/count_reg_n_0_[10]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  ssd/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    ssd/count_reg[8]_i_1_n_5
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    ssd/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    ssd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssd/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    ssd/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ssd/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ssd/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    ssd/count_reg_n_0_[6]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  ssd/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    ssd/count_reg[4]_i_1_n_5
    SLICE_X32Y43         FDRE                                         r  ssd/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    ssd/clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  ssd/count_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    ssd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 deb2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    deb2/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  deb2/Q1_reg/Q
                         net (fo=1, routed)           0.210     1.797    deb2/Q1_reg_n_0
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.833     1.960    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.063     1.526    deb2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssd/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    ssd/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ssd/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    ssd/count_reg_n_0_[10]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  ssd/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    ssd/count_reg[8]_i_1_n_4
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    ssd/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  ssd/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    ssd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y46   deb1/Q1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y46   deb1/Q2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y46   deb1/Q3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y42   deb1/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y44   deb1/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y44   deb1/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   deb1/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   deb1/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y45   deb1/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y47   MemUnit/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y47   MemUnit/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y46   IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y47   MemUnit/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y47   MemUnit/RAM_reg_0_15_0_0/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ExecUnit/zero_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 1.444ns (23.724%)  route 4.643ns (76.276%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[8]/C
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[8]/Q
                         net (fo=4, routed)           1.233     1.652    IDecode/regFile/regArr_reg_0_7_0_0/DPRA1
    SLICE_X30Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     1.951 f  IDecode/regFile/regArr_reg_0_7_0_0/DP/O
                         net (fo=4, routed)           1.130     3.081    IFetch/mem/output2[0]
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.152     3.233 f  IFetch/mem/zero_reg_i_12/O
                         net (fo=3, routed)           0.464     3.697    IDecode/regFile/zero_reg_i_3_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.326     4.023 r  IDecode/regFile/zero_reg_i_8/O
                         net (fo=1, routed)           0.947     4.969    IFetch/mem/zero_reg_i_1_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.093 f  IFetch/mem/zero_reg_i_3/O
                         net (fo=1, routed)           0.282     5.375    IFetch/mem/zero_reg_i_3_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.499 r  IFetch/mem/zero_reg_i_1/O
                         net (fo=1, routed)           0.587     6.087    ExecUnit/zero0
    SLICE_X30Y49         LDCE                                         r  ExecUnit/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.636ns  (logic 1.691ns (46.503%)  route 1.945ns (53.497%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.532 r  IFetch/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.803     3.334    IFetch/mem/O[2]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302     3.636 r  IFetch/mem/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     3.636    IFetch/mux2[11]
    SLICE_X33Y46         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.671ns (45.987%)  route 1.963ns (54.013%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.515 r  IFetch/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.820     3.335    IFetch/mem/O[0]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.299     3.634 r  IFetch/mem/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     3.634    IFetch/mux2[9]
    SLICE_X32Y46         FDCE                                         r  IFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.559ns  (logic 1.577ns (44.307%)  route 1.982ns (55.693%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.418 r  IFetch/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.840     3.257    IFetch/mem/pc_reg[8][2]
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.302     3.559 r  IFetch/mem/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     3.559    IFetch/mux2[7]
    SLICE_X29Y45         FDCE                                         r  IFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.526ns  (logic 1.787ns (50.684%)  route 1.739ns (49.316%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.627 r  IFetch/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.596     3.223    IFetch/mem/O[1]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.303     3.526 r  IFetch/mem/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     3.526    IFetch/mux2[10]
    SLICE_X31Y48         FDCE                                         r  IFetch/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 1.785ns (50.792%)  route 1.729ns (49.208%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.407 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    IFetch/plusOp_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.629 r  IFetch/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.587     3.215    IFetch/mem/pc_reg[15][0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.299     3.514 r  IFetch/mem/pc[13]_i_1/O
                         net (fo=1, routed)           0.000     3.514    IFetch/mux2[13]
    SLICE_X33Y47         FDCE                                         r  IFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.506ns  (logic 1.769ns (50.456%)  route 1.737ns (49.544%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.606 r  IFetch/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.594     3.200    IFetch/mem/O[3]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.306     3.506 r  IFetch/mem/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     3.506    IFetch/mux2[12]
    SLICE_X31Y48         FDCE                                         r  IFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.445ns  (logic 1.357ns (39.394%)  route 2.088ns (60.606%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.197 r  IFetch/plusOp_carry/O[1]
                         net (fo=2, routed)           0.945     3.142    IFetch/mem/pc_reg[4][1]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.303     3.445 r  IFetch/mem/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.445    IFetch/mux2[2]
    SLICE_X30Y48         FDCE                                         r  IFetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 1.673ns (48.989%)  route 1.742ns (51.011%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.513 r  IFetch/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.599     3.112    IFetch/mem/pc_reg[8][1]
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.303     3.415 r  IFetch/mem/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     3.415    IFetch/mux2[6]
    SLICE_X29Y45         FDCE                                         r  IFetch/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.805ns (53.501%)  route 1.569ns (46.499%))
  Logic Levels:           6  (CARRY4=4 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          1.143     1.599    IFetch/pc_0[0]
    SLICE_X31Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.179 r  IFetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    IFetch/plusOp_carry_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.293 r  IFetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.293    IFetch/plusOp_carry__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.407 r  IFetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    IFetch/plusOp_carry__1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.646 r  IFetch/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.426     3.072    IFetch/mem/pc_reg[15][2]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.302     3.374 r  IFetch/mem/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     3.374    IFetch/mux2[15]
    SLICE_X31Y48         FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.132     0.273    IFetch/mem/Q[1]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  IFetch/mem/instr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    IFetch/mem/instr[2]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  IFetch/mem/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.240%)  route 0.133ns (41.760%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.133     0.274    IFetch/mem/Q[1]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.319 r  IFetch/mem/instr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.319    IFetch/mem/instr[4]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  IFetch/mem/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.811%)  route 0.132ns (41.189%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.132     0.273    IFetch/mem/Q[1]
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.048     0.321 r  IFetch/mem/instr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.321    IFetch/mem/instr[8]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  IFetch/mem/instr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.190ns (58.757%)  route 0.133ns (41.243%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.133     0.274    IFetch/mem/Q[1]
    SLICE_X28Y45         LUT4 (Prop_lut4_I1_O)        0.049     0.323 r  IFetch/mem/instr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.323    IFetch/mem/instr[7]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  IFetch/mem/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          0.185     0.326    IFetch/mem/Q[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.042     0.368 r  IFetch/mem/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    IFetch/mux2[0]
    SLICE_X32Y49         FDCE                                         r  IFetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IFetch/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.341%)  route 0.176ns (45.659%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  IFetch/mem/instr_reg[15]/Q
                         net (fo=38, routed)          0.176     0.340    IFetch/mem/instruction[15]
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.385 r  IFetch/mem/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    IFetch/mux2[4]
    SLICE_X29Y45         FDCE                                         r  IFetch/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.974%)  route 0.202ns (52.026%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.202     0.343    IFetch/mem/Q[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.388 r  IFetch/mem/instr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    IFetch/mem/instr[0]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  IFetch/mem/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.189ns (48.374%)  route 0.202ns (51.626%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  IFetch/pc_reg[1]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[1]/Q
                         net (fo=12, routed)          0.202     0.343    IFetch/mem/Q[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.048     0.391 r  IFetch/mem/instr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    IFetch/mem/instr[1]_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  IFetch/mem/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.183ns (41.863%)  route 0.254ns (58.137%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          0.254     0.395    IFetch/mem/Q[0]
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.042     0.437 r  IFetch/mem/instr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.437    IFetch/mem/instr[11]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  IFetch/mem/instr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFetch/mem/instr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.260%)  route 0.254ns (57.740%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE                         0.000     0.000 r  IFetch/pc_reg[0]/C
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFetch/pc_reg[0]/Q
                         net (fo=15, routed)          0.254     0.395    IFetch/mem/Q[0]
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.440 r  IFetch/mem/instr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.440    IFetch/mem/instr[10]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  IFetch/mem/instr_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.382ns (48.887%)  route 4.582ns (51.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[0]/Q
                         net (fo=7, routed)           1.016     6.621    ssd/iesire_mux1_reg_n_0_[0]
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.153     6.774 r  ssd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.566    10.339    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.051 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.051    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 4.430ns (49.817%)  route 4.462ns (50.183%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.014     6.618    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.152     6.770 r  ssd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.448    10.218    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.978 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.978    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.173ns (47.444%)  route 4.623ns (52.556%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[2]/Q
                         net (fo=7, routed)           0.861     6.465    ssd/iesire_mux1_reg_n_0_[2]
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.589 r  ssd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.762    10.351    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.883 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.883    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.379ns (50.688%)  route 4.260ns (49.312%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.022     6.626    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.146     6.772 r  ssd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.238    10.010    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.725 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.725    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.162ns (48.417%)  route 4.434ns (51.583%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[0]/Q
                         net (fo=7, routed)           1.016     6.621    ssd/iesire_mux1_reg_n_0_[0]
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.745 r  ssd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.418    10.162    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.682 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.682    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.171ns (48.687%)  route 4.396ns (51.313%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.022     6.626    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  ssd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.375    10.124    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.654 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.654    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/iesire_mux1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.177ns (48.843%)  route 4.375ns (51.157%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  ssd/iesire_mux1_reg[1]/Q
                         net (fo=7, routed)           1.014     6.618    ssd/iesire_mux1_reg_n_0_[1]
    SLICE_X30Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.742 r  ssd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.361    10.103    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.638 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.638    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.104ns (54.407%)  route 3.439ns (45.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  ssd/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           3.439     8.945    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.685    12.630 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.630    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 3.979ns (55.782%)  route 3.154ns (44.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  ssd/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           3.154     8.696    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.219 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.219    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 3.955ns (55.575%)  route 3.162ns (44.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.565     5.086    ssd/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  ssd/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ssd/an_reg[1]/Q
                         net (fo=1, routed)           3.162     8.704    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.203 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.203    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.162%)  route 0.358ns (65.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.202     1.992    IFetch/AR[0]
    SLICE_X33Y47         FDCE                                         f  IFetch/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.162%)  route 0.358ns (65.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.202     1.992    IFetch/AR[0]
    SLICE_X33Y47         FDCE                                         f  IFetch/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.186ns (30.237%)  route 0.429ns (69.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.273     2.062    IFetch/AR[0]
    SLICE_X33Y45         FDCE                                         f  IFetch/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.186ns (30.100%)  route 0.432ns (69.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.275     2.065    IFetch/AR[0]
    SLICE_X32Y49         FDCE                                         f  IFetch/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.102%)  route 0.476ns (71.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.319     2.109    IFetch/AR[0]
    SLICE_X31Y48         FDCE                                         f  IFetch/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.102%)  route 0.476ns (71.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.319     2.109    IFetch/AR[0]
    SLICE_X31Y48         FDCE                                         f  IFetch/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.102%)  route 0.476ns (71.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.319     2.109    IFetch/AR[0]
    SLICE_X31Y48         FDCE                                         f  IFetch/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.102%)  route 0.476ns (71.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.319     2.109    IFetch/AR[0]
    SLICE_X30Y48         FDCE                                         f  IFetch/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.102%)  route 0.476ns (71.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.319     2.109    IFetch/AR[0]
    SLICE_X31Y48         FDCE                                         f  IFetch/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/pc_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.466%)  route 0.491ns (72.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    deb2/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  deb2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  deb2/Q2_reg/Q
                         net (fo=2, routed)           0.156     1.745    deb2/Q2
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.790 f  deb2/pc[15]_i_2/O
                         net (fo=16, routed)          0.335     2.124    IFetch/AR[0]
    SLICE_X29Y45         FDCE                                         f  IFetch/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.142ns  (logic 1.831ns (25.635%)  route 5.311ns (74.365%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.846     5.304    IFetch/mem/sw_IBUF[2]
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.428 r  IFetch/mem/iesire_mux1[0]_i_7/O
                         net (fo=1, routed)           0.802     6.230    IDecode/regFile/iesire_mux1_reg[0]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.354 r  IDecode/regFile/iesire_mux1[0]_i_4/O
                         net (fo=1, routed)           0.664     7.018    IFetch/mem/iesire_mux1_reg[0]_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.142 r  IFetch/mem/iesire_mux1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.142    ssd/iesire_mux1_reg[3]_1[0]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.879ns  (logic 1.831ns (26.614%)  route 5.049ns (73.386%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.731     5.190    IFetch/mem/sw_IBUF[2]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.314 f  IFetch/mem/iesire_mux1[1]_i_6/O
                         net (fo=1, routed)           1.013     6.326    IDecode/regFile/iesire_mux1_reg[1]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.450 r  IDecode/regFile/iesire_mux1[1]_i_2/O
                         net (fo=1, routed)           0.305     6.755    IFetch/mem/iesire_mux1_reg[1]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.879 r  IFetch/mem/iesire_mux1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.879    ssd/iesire_mux1_reg[3]_1[1]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 2.074ns (31.240%)  route 4.565ns (68.760%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          3.314     4.780    ssd/sw_IBUF[0]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.152     4.932 f  ssd/iesire_mux1[2]_i_5/O
                         net (fo=1, routed)           0.283     5.215    IFetch/mem/iesire_mux1_reg[2]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.547 f  IFetch/mem/iesire_mux1[2]_i_4/O
                         net (fo=1, routed)           0.968     6.515    IFetch/mem/iesire_mux1[2]_i_4_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.639 r  IFetch/mem/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.639    ssd/iesire_mux1_reg[3]_1[2]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            ssd/iesire_mux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.714ns (29.553%)  route 4.086ns (70.447%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          3.271     4.737    IFetch/mem/sw_IBUF[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.861 r  IFetch/mem/iesire_mux1[3]_i_2/O
                         net (fo=1, routed)           0.815     5.676    IFetch/mem/iesire_mux1[3]_i_2_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.800 r  IFetch/mem/iesire_mux1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.800    ssd/iesire_mux1_reg[3]_1[3]
    SLICE_X33Y44         FDRE                                         r  ssd/iesire_mux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    ssd/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  ssd/iesire_mux1_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            deb2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.454ns (32.839%)  route 2.973ns (67.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.973     4.427    deb2/btn_IBUF[0]
    SLICE_X31Y46         FDRE                                         r  deb2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    deb2/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            deb1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.441ns (33.649%)  route 2.842ns (66.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.842     4.283    deb1/btn_IBUF[0]
    SLICE_X31Y46         FDRE                                         r  deb1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    deb1/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  deb1/Q1_reg/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.671ns (27.167%)  route 1.799ns (72.833%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IFetch/mem/instr_reg[15]/Q
                         net (fo=38, routed)          1.314     1.832    IFetch/mem/instruction[15]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.153     1.985 r  IFetch/mem/regArr_reg_0_7_1_1_i_1/O
                         net (fo=2, routed)           0.485     2.470    IDecode/regFile/regArr_reg_0_7_1_1/D
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.671ns (27.167%)  route 1.799ns (72.833%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IFetch/mem/instr_reg[15]/Q
                         net (fo=38, routed)          1.314     1.832    IFetch/mem/instruction[15]
    SLICE_X30Y45         LUT5 (Prop_lut5_I1_O)        0.153     1.985 r  IFetch/mem/regArr_reg_0_7_1_1_i_1/O
                         net (fo=2, routed)           0.485     2.470    IDecode/regFile/regArr_reg_0_7_1_1/D
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MemUnit/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.718ns (29.357%)  route 1.728ns (70.643%))
  Logic Levels:           2  (FDRE=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[8]/C
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  IFetch/mem/instr_reg[8]/Q
                         net (fo=4, routed)           1.233     1.652    IDecode/regFile/regArr_reg_0_7_0_0/DPRA1
    SLICE_X30Y46         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     1.951 r  IDecode/regFile/regArr_reg_0_7_0_0/DP/O
                         net (fo=4, routed)           0.495     2.446    MemUnit/RAM_reg_0_15_0_0/D
    SLICE_X30Y47         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     4.787    MemUnit/RAM_reg_0_15_0_0/WCLK
    SLICE_X30Y47         RAMS32                                       r  MemUnit/RAM_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.413ns  (logic 0.642ns (26.605%)  route 1.771ns (73.395%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[15]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IFetch/mem/instr_reg[15]/Q
                         net (fo=38, routed)          1.055     1.573    IFetch/mem/instruction[15]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.124     1.697 r  IFetch/mem/regArr_reg_0_7_0_0_i_1/O
                         net (fo=2, routed)           0.716     2.413    IDecode/regFile/regArr_reg_0_7_0_0/D
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     4.786    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/mem/instr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/iesire_mux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[2]/C
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[2]/Q
                         net (fo=5, routed)           0.160     0.301    IFetch/mem/instruction[2]
    SLICE_X30Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  IFetch/mem/iesire_mux1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    ssd/iesire_mux1_reg[3]_1[2]
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    ssd/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  ssd/iesire_mux1_reg[2]/C

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.607%)  route 0.253ns (66.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.253     0.381    IDecode/regFile/regArr_reg_0_7_0_0/A1
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.607%)  route 0.253ns (66.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.253     0.381    IDecode/regFile/regArr_reg_0_7_0_0/A1
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.607%)  route 0.253ns (66.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.253     0.381    IDecode/regFile/regArr_reg_0_7_1_1/A1
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.607%)  route 0.253ns (66.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[11]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IFetch/mem/instr_reg[11]/Q
                         net (fo=7, routed)           0.253     0.381    IDecode/regFile/regArr_reg_0_7_1_1/A1
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.253     0.394    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.253     0.394    IDecode/regFile/regArr_reg_0_7_0_0/A0
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.253     0.394    IDecode/regFile/regArr_reg_0_7_1_1/A0
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/DP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.225%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[10]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[10]/Q
                         net (fo=7, routed)           0.253     0.394    IDecode/regFile/regArr_reg_0_7_1_1/A0
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_1_1/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 IFetch/mem/instr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.986%)  route 0.363ns (72.014%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  IFetch/mem/instr_reg[12]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IFetch/mem/instr_reg[12]/Q
                         net (fo=7, routed)           0.363     0.504    IDecode/regFile/regArr_reg_0_7_0_0/A2
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    IDecode/regFile/regArr_reg_0_7_0_0/WCLK
    SLICE_X30Y46         RAMD32                                       r  IDecode/regFile/regArr_reg_0_7_0_0/DP/CLK





