[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14260       tick       2279682       1033909        983552       2279682 
      2  14260       tick       4379136       2133281       2102400       4379136 
      3  14260       tick       4300326       2095692       2077560       4300326 
      4  14260       tick       4300094       2095106       2072520       4300094 
      5  14260       tick       4297076       2093563       2076428       4297076 
      6  14260       tick       4294341       2092755       2075153       4294341 
      7  14260       tick       4303924       2096206       2076880       4303924 
      8  14260       tick       4292188       2089940       2068649       4292188 
      9  14260       tick       4301160       2095028       2078404       4301160 
     10  14260       tick       4303428       2096587       2076848       4303428 
     11  14260       tick       4297380       2093479       2077541       4297380 
     12  14260       tick       4295777       2093717       2078383       4295777 
     13  14260       tick       4301704       2095497       2077345       4301704 
     14  14260       tick       4294342       2092543       2071766       4294342 
     15  14260       tick       4295717       2092197       2076601       4295717 
     16  14260       tick       4301687       2096026       2079362       4301687 
     17  14260       tick       4296677       2093250       2070605       4296677 
     18  14260       tick       4298882       2094350       2075890       4298882 
     19  14260       tick       4300425       2094944       2075788       4300425 
     20  14260       tick       4295584       2093153       2075891       4295584 
     21  14260       tick       4299062       2094258       2077998       4299062 
     22  14260       exit       2017337        983036        974775       2017337 
