[INF:CM0023] Creating log file ../../build/tests/TypedefAlias/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/TypedefAlias/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@test)
|vpiName:work@test
|uhdmallModules:
\_module: work@test (work@test) dut.sv:1: , parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiNet:
  \_logic_net: (work@test.kkkk), line:4, parent:work@test
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@test.zzzz), line:5, parent:work@test
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiNetType:36
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), line:2
    |vpiName:t_two_bits
    |vpiRange:
    \_range: , line:2
      |vpiLeftRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:32
        |INT:1
      |vpiRightRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:32
        |INT:0
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), line:2
    |vpiName:t_two_bits_copy
    |vpiRange:
    \_range: , line:2, parent:t_two_bits_copy
      |vpiLeftRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:32
        |INT:1
      |vpiRightRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:32
        |INT:0
    |vpiTypedefAlias:
    \_logic_typespec: (t_two_bits), line:2
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:1: 
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiNet:
  \_logic_net: (work@test.kkkk), line:4, parent:work@test
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiNetType:36
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), line:2
      |vpiName:t_two_bits
      |vpiRange:
      \_range: , line:2
        |vpiLeftRange:
        \_constant: , line:2
          |vpiConstType:7
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
        |vpiRightRange:
        \_constant: , line:2
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
  |vpiNet:
  \_logic_net: (work@test.zzzz), line:5, parent:work@test
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiNetType:36
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), line:2
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), line:2, parent:work@test
    |vpiName:t_two_bits
    |vpiRange:
    \_range: , line:2, parent:t_two_bits
      |vpiLeftRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:32
        |INT:1
      |vpiRightRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:32
        |INT:0
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), line:2, parent:work@test
    |vpiName:t_two_bits_copy
    |vpiRange:
    \_range: , line:2, parent:t_two_bits_copy
      |vpiLeftRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:32
        |INT:1
      |vpiRightRange:
      \_constant: , line:2
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:32
        |INT:0
    |vpiTypedefAlias:
    \_logic_typespec: (t_two_bits), line:2, parent:t_two_bits_copy
      |vpiName:t_two_bits
      |vpiRange:
      \_range: , line:2, parent:t_two_bits
        |vpiLeftRange:
        \_constant: , line:2
          |vpiConstType:7
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
        |vpiRightRange:
        \_constant: , line:2
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

