verilog-directive-middle is a variable defined in `verilog-mode.el'.<br/>Its value is "\\<`\\(else\\|elsif\\|default\\|case\\)\\>"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.