# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap polarfire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library CORECORDIC_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap CORECORDIC_LIB CORECORDIC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREFIR_PF_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap COREFIR_PF_LIB COREFIR_PF_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:16 on Aug 20,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# End time: 14:31:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:16 on Aug 20,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v 
# -- Compiling module cordic_kitDelay_bit_reg
# -- Compiling module cordic_kitDelay_reg
# -- Compiling module cordic_countS
# -- Compiling module cordicSm
# -- Compiling module cordic_kitRndUp
# -- Compiling module cordic_kitRndSymm
# -- Compiling module cordic_kitRndEven
# -- Compiling module cordic_kitRoundTop
# -- Compiling module cordic_init_kickstart
# -- Compiling module cordic_dp_bits_trans
# -- Compiling module cordic_coarse_pre_rotator
# -- Compiling module cordic_coarse_post_rotator
# -- Compiling module cordic_signExt
# -- Compiling module cordic_word_calc
# -- Compiling module cordic_par_calc
# 
# Top level modules:
# 	cordicSm
# 	cordic_kitRoundTop
# 	cordic_init_kickstart
# 	cordic_dp_bits_trans
# 	cordic_coarse_pre_rotator
# 	cordic_coarse_post_rotator
# 	cordic_word_calc
# 	cordic_par_calc
# End time: 14:31:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:16 on Aug 20,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v 
# -- Compiling module CORECORDIC_C0
# 
# Top level modules:
# 	CORECORDIC_C0
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(20): (vcom-1615) Existing package 'corefir_rtl_pack' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(20) will be overwritten.
# -- Compiling package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(132): (vcom-1615) Existing package body 'corefir_rtl_pack(body)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(132) will be overwritten.
# -- Compiling package body corefir_rtl_pack
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(469): Function 'running_sum_basic' may complete without a RETURN at line 466.
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(29): (vcom-1615) Existing entity 'corefir_kitDelay_bit_reg' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(29) will be overwritten.
# -- Compiling entity corefir_kitDelay_bit_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(36): (vcom-1615) Existing architecture 'corefir_kitDelay_bit_reg(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(36) will be overwritten.
# -- Compiling architecture rtl of corefir_kitDelay_bit_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(78): (vcom-1615) Existing entity 'corefir_kitDelay_reg' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(78) will be overwritten.
# -- Compiling entity corefir_kitDelay_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(87): (vcom-1615) Existing architecture 'corefir_kitDelay_reg(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(87) will be overwritten.
# -- Compiling architecture rtl of corefir_kitDelay_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(151): (vcom-1615) Existing entity 'corefir_kitRndUp' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(151) will be overwritten.
# -- Compiling entity corefir_kitRndUp
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(166): (vcom-1615) Existing architecture 'corefir_kitRndUp(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(166) will be overwritten.
# -- Compiling architecture rtl of corefir_kitRndUp
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(220): (vcom-1615) Existing entity 'corefir_kitRndEven' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(220) will be overwritten.
# -- Compiling entity corefir_kitRndEven
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(234): (vcom-1615) Existing architecture 'corefir_kitRndEven(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(234) will be overwritten.
# -- Compiling architecture rtl of corefir_kitRndEven
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(279): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(317): (vcom-1615) Existing entity 'corefir_kitRoundTop' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(317) will be overwritten.
# -- Compiling entity corefir_kitRoundTop
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(333): (vcom-1615) Existing architecture 'corefir_kitRoundTop(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(333) will be overwritten.
# -- Compiling architecture rtl of corefir_kitRoundTop
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd(32): (vcom-1615) Existing package 'enum_rtl_pack' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd(32) will be overwritten.
# -- Compiling package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd(167): (vcom-1615) Existing package body 'enum_rtl_pack(body)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd(167) will be overwritten.
# -- Compiling package body enum_rtl_pack
# -- Loading package enum_rtl_pack
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(42): (vcom-1615) Existing entity 'enum_kitDelay_bit_reg' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(42) will be overwritten.
# -- Compiling entity enum_kitDelay_bit_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(49): (vcom-1615) Existing architecture 'enum_kitDelay_bit_reg(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(49) will be overwritten.
# -- Compiling architecture rtl of enum_kitDelay_bit_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(91): (vcom-1615) Existing entity 'enum_kitDelay_reg' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(91) will be overwritten.
# -- Compiling entity enum_kitDelay_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(100): (vcom-1615) Existing architecture 'enum_kitDelay_reg(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(100) will be overwritten.
# -- Compiling architecture rtl of enum_kitDelay_reg
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(153): (vcom-1615) Existing entity 'enum_kitDelay_bit_reg_attr' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(153) will be overwritten.
# -- Compiling entity enum_kitDelay_bit_reg_attr
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(160): (vcom-1615) Existing architecture 'enum_kitDelay_bit_reg_attr(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(160) will be overwritten.
# -- Compiling architecture rtl of enum_kitDelay_bit_reg_attr
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(204): (vcom-1615) Existing entity 'enum_kitDelay_reg_attr' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(204) will be overwritten.
# -- Compiling entity enum_kitDelay_reg_attr
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(213): (vcom-1615) Existing architecture 'enum_kitDelay_reg_attr(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(213) will be overwritten.
# -- Compiling architecture rtl of enum_kitDelay_reg_attr
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(257): (vcom-1615) Existing entity 'enum_kitDelay_reg_cond' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(257) will be overwritten.
# -- Compiling entity enum_kitDelay_reg_cond
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(267): (vcom-1615) Existing architecture 'enum_kitDelay_reg_cond(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(267) will be overwritten.
# -- Compiling architecture rtl of enum_kitDelay_reg_cond
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(297): (vcom-1615) Existing entity 'enum_kitCountS' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(297) will be overwritten.
# -- Compiling entity enum_kitCountS
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(306): (vcom-1615) Existing architecture 'enum_kitCountS(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(306) will be overwritten.
# -- Compiling architecture rtl of enum_kitCountS
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(345): (vcom-1615) Existing entity 'enum_signExt' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(345) will be overwritten.
# -- Compiling entity enum_signExt
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(355): (vcom-1615) Existing architecture 'enum_signExt(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(355) will be overwritten.
# -- Compiling architecture rtl of enum_signExt
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(386): (vcom-1615) Existing entity 'enum_kitEdge' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(386) will be overwritten.
# -- Compiling entity enum_kitEdge
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(393): (vcom-1615) Existing architecture 'enum_kitEdge(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(393) will be overwritten.
# -- Compiling architecture rtl of enum_kitEdge
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(434): (vcom-1615) Existing entity 'debug_INIT' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(434) will be overwritten.
# -- Compiling entity debug_INIT
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(440): (vcom-1615) Existing architecture 'debug_INIT(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd(440) will be overwritten.
# -- Compiling architecture rtl of debug_INIT
# End time: 14:31:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:17 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(35): (vcom-1615) Existing entity 'enum_dly_line_18x192' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(35) will be overwritten.
# -- Compiling entity enum_dly_line_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(50): (vcom-1615) Existing architecture 'enum_dly_line_18x192(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(50) will be overwritten.
# -- Compiling architecture rtl of enum_dly_line_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(147): (vcom-1615) Existing entity 'enum_uram_shift_reg_18x192' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(147) will be overwritten.
# -- Compiling entity enum_uram_shift_reg_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(160): (vcom-1615) Existing architecture 'enum_uram_shift_reg_18x192(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(160) will be overwritten.
# -- Compiling architecture rtl of enum_uram_shift_reg_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(271): (vcom-1615) Existing entity 'uram_wrap' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(271) will be overwritten.
# -- Compiling entity uram_wrap
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(287): (vcom-1615) Existing architecture 'uram_wrap(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(287) will be overwritten.
# -- Compiling architecture rtl of uram_wrap
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(533): (vcom-1615) Existing entity 'infer_dly_line_18x192' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(533) will be overwritten.
# -- Compiling entity infer_dly_line_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(543): (vcom-1615) Existing architecture 'infer_dly_line_18x192(infer)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(543) will be overwritten.
# -- Compiling architecture infer of infer_dly_line_18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(582): (vcom-1615) Existing entity 'g5_uram12x64' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(582) will be overwritten.
# -- Compiling entity g5_uram12x64
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(598): (vcom-1615) Existing architecture 'g5_uram12x64(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(598) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram12x64
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(685): (vcom-1615) Existing entity 'g5_uram12x128' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(685) will be overwritten.
# -- Compiling entity g5_uram12x128
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(703): (vcom-1615) Existing architecture 'g5_uram12x128(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(703) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram12x128
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(921): (vcom-1615) Existing entity 'g5_uram12x192' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(921) will be overwritten.
# -- Compiling entity g5_uram12x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(937): (vcom-1615) Existing architecture 'g5_uram12x192(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(937) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram12x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1207): (vcom-1615) Existing entity 'g5_uram18x64' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1207) will be overwritten.
# -- Compiling entity g5_uram18x64
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1223): (vcom-1615) Existing architecture 'g5_uram18x64(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1223) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram18x64
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1337): (vcom-1615) Existing entity 'g5_uram18x128' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1337) will be overwritten.
# -- Compiling entity g5_uram18x128
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1355): (vcom-1615) Existing architecture 'g5_uram18x128(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1355) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram18x128
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1657): (vcom-1615) Existing entity 'g5_uram18x192' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1657) will be overwritten.
# -- Compiling entity g5_uram18x192
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1674): (vcom-1615) Existing architecture 'g5_uram18x192(DEF_ARCH)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd(1674) will be overwritten.
# -- Compiling architecture DEF_ARCH of g5_uram18x192
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd(23): (vcom-1615) Existing package 'COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd(23) will be overwritten.
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(55): (vcom-1615) Existing entity 'enum_fir_adv_g5' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(55) will be overwritten.
# -- Compiling entity enum_fir_adv_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(107): (vcom-1615) Existing architecture 'enum_fir_adv_g5(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(107) will be overwritten.
# -- Compiling architecture rtl of enum_fir_adv_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(471): (vcom-1615) Existing entity 'enum_g5_latency_adv' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(471) will be overwritten.
# -- Compiling entity enum_g5_latency_adv
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(490): (vcom-1615) Existing architecture 'enum_g5_latency_adv(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd(490) will be overwritten.
# -- Compiling architecture rtl of enum_g5_latency_adv
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd(46): (vcom-1615) Existing entity 'enum_pad_g5' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd(46) will be overwritten.
# -- Compiling entity enum_pad_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd(76): (vcom-1615) Existing architecture 'enum_pad_g5(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd(76) will be overwritten.
# -- Compiling architecture rtl of enum_pad_g5
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd(117): (vcom-1615) Existing entity 'MACC_PA_BC_ROM_wrap' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd(117) will be overwritten.
# -- Compiling entity MACC_PA_BC_ROM_wrap
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd(158): (vcom-1615) Existing architecture 'MACC_PA_BC_ROM_wrap(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd(158) will be overwritten.
# -- Compiling architecture rtl of MACC_PA_BC_ROM_wrap
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd(34): (vcom-1615) Existing entity 'enum_tap_g5' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd(34) will be overwritten.
# -- Compiling entity enum_tap_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd(71): (vcom-1615) Existing architecture 'enum_tap_g5(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd(71) will be overwritten.
# -- Compiling architecture rtl of enum_tap_g5
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(33): (vcom-1615) Existing entity 'enum_tap_undernibble_1' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(33) will be overwritten.
# -- Compiling entity enum_tap_undernibble_1
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(87): (vcom-1615) Existing architecture 'enum_tap_undernibble_1(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(87) will be overwritten.
# -- Compiling architecture rtl of enum_tap_undernibble_1
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(180): (vcom-1615) Existing entity 'enum_tap_undernibble_2' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(180) will be overwritten.
# -- Compiling entity enum_tap_undernibble_2
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(232): (vcom-1615) Existing architecture 'enum_tap_undernibble_2(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(232) will be overwritten.
# -- Compiling architecture rtl of enum_tap_undernibble_2
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(367): (vcom-1615) Existing entity 'enum_tap_undernibble_3' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(367) will be overwritten.
# -- Compiling entity enum_tap_undernibble_3
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(421): (vcom-1615) Existing architecture 'enum_tap_undernibble_3(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd(421) will be overwritten.
# -- Compiling architecture rtl of enum_tap_undernibble_3
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd(37): (vcom-1615) Existing entity 'enum_tap_nibble' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd(37) will be overwritten.
# -- Compiling entity enum_tap_nibble
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd(89): (vcom-1615) Existing architecture 'enum_tap_nibble(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd(89) will be overwritten.
# -- Compiling architecture rtl of enum_tap_nibble
# End time: 14:31:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:18 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd(39): (vcom-1615) Existing entity 'enum_row_g5' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd(39) will be overwritten.
# -- Compiling entity enum_row_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd(88): (vcom-1615) Existing architecture 'enum_row_g5(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd(88) will be overwritten.
# -- Compiling architecture rtl of enum_row_g5
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd(7): (vcom-1615) Existing package 'COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd(7) will be overwritten.
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd(33): (vcom-1615) Existing entity 'COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd(33) will be overwritten.
# -- Compiling entity COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd(69): (vcom-1615) Existing architecture 'COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd(69) will be overwritten.
# -- Compiling architecture rtl of COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd(20): (vcom-1615) Existing entity 'COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd(20) will be overwritten.
# -- Compiling entity COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd(91): (vcom-1615) Existing architecture 'COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF(rtl)' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd(91) will be overwritten.
# -- Compiling architecture rtl of COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd(87): (vcom-1615) Existing entity 'COREFIR_PF_C0' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd(87) will be overwritten.
# -- Compiling entity COREFIR_PF_C0
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd(104): (vcom-1615) Existing architecture 'COREFIR_PF_C0(RTL)' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd(104) will be overwritten.
# -- Compiling architecture RTL of COREFIR_PF_C0
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v 
# -- Compiling module combiner
# 
# Top level modules:
# 	combiner
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v 
# -- Compiling module four_pr
# 
# Top level modules:
# 	four_pr
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v 
# -- Compiling module modulator
# 
# Top level modules:
# 	modulator
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v 
# -- Compiling module phase_counter
# 
# Top level modules:
# 	phase_counter
# End time: 14:31:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:19 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v 
# -- Compiling module symmap
# 
# Top level modules:
# 	symmap
# End time: 14:31:20 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:20 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v 
# -- Compiling module upsampler
# 
# Top level modules:
# 	upsampler
# End time: 14:31:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:20 on Aug 20,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v 
# -- Compiling module my_design
# 
# Top level modules:
# 	my_design
# End time: 14:31:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:20 on Aug 20,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/test/user/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/test/user/coreparameters_tgi.vhd(5): (vcom-1615) Existing package 'coreparameters_tgi' at /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/test/user/coreparameters_tgi.vhd(5) will be overwritten.
# -- Compiling package coreparameters_tgi
# End time: 14:31:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:20 on Aug 20,2025
# vlog -reportprogress 300 "+incdir+/home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus" -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/qam_test.v 
# -- Compiling module my_design_tb
# 
# Top level modules:
# 	my_design_tb
# End time: 14:31:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L polarfire -L presynth -L CORECORDIC_LIB -L COREFIR_PF_LIB -t 1ps -pli "/usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so" presynth.my_design_tb 
# Start time: 14:31:20 on Aug 20,2025
# //  ModelSim Microsemi Pro 2024.2 May 20 2024 Linux 6.8.0-65-generic
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading presynth.my_design_tb
# Loading presynth.my_design
# Loading presynth.combiner
# Loading presynth.CORECORDIC_C0
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# Loading CORECORDIC_LIB.cordic_init_kickstart
# Loading CORECORDIC_LIB.cordic_countS
# Loading presynth.four_pr
# Loading presynth.modulator
# Loading presynth.phase_counter
# Loading presynth.symmap
# Loading presynth.upsampler
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# Loading CORECORDIC_LIB.cordic_coarse_pre_rotator
# Loading CORECORDIC_LIB.cordic_kitDelay_reg
# Loading CORECORDIC_LIB.cordic_dp_bits_trans
# Loading CORECORDIC_LIB.cordic_signExt
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# Loading CORECORDIC_LIB.cordic_kitDelay_bit_reg
# Loading CORECORDIC_LIB.cordic_kitRoundTop
# Loading CORECORDIC_LIB.cordic_coarse_post_rotator
# Loading CORECORDIC_LIB.cordic_par_calc
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# Loading CORECORDIC_LIB.cordic_kitRndEven
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.corefir_pf_c0(rtl)
# Loading ieee.numeric_std(body)
# Loading COREFIR_PF_LIB.corefir_rtl_pack(body)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_corefir_pf(rtl)
# Loading COREFIR_PF_LIB.enum_rtl_pack(body)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enum_params
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5(rtl)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enumfir_coefs
# Loading COREFIR_PF_LIB.enum_fir_adv_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg(rtl)
# Loading COREFIR_PF_LIB.enum_pad_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_reg(rtl)
# Loading COREFIR_PF_LIB.enum_row_g5(rtl)
# Loading COREFIR_PF_LIB.enum_tap_nibble(rtl)
# Loading COREFIR_PF_LIB.debug_init(rtl)
# Loading COREFIR_PF_LIB.enum_tap_undernibble_3(rtl)
# Loading COREFIR_PF_LIB.enum_tap_g5(rtl)
# Loading COREFIR_PF_LIB.macc_pa_bc_rom_wrap(rtl)
# Loading polarfire.MACC_PA_BC_ROM
# Loading polarfire.ROM16x18
# Loading polarfire.PIPE_REG_BYPASS
# Loading polarfire.MACC_IP
# Loading polarfire.OUTPUT_PMOS
# Loading polarfire.MACC_PA_COMB
# Loading polarfire.CFG4
# Loading polarfire.SLE_Prim
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg_attr(rtl)
# Loading COREFIR_PF_LIB.enum_dly_line_18x192(rtl)
# Loading COREFIR_PF_LIB.enum_g5_latency_adv(rtl)
# Loading COREFIR_PF_LIB.enum_kitedge(rtl)
# Loading COREFIR_PF_LIB.enum_kitcounts(rtl)
# Loading polarfire.UDP_MUX2
# Loading polarfire.UDP_DFF
# Loading polarfire.UDP_DL
# Loading /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so
# ** Warning: (vsim-8683) Uninitialized out port /my_design_tb/DUT/COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_dly(11 downto 0) has no driver.
# This port will contribute value (XXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /my_design_tb/DUT/COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_valid_minus_row has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /my_design_tb/DUT/COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_dly(11 downto 0) has no driver.
# This port will contribute value (XXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /my_design_tb/DUT/COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/enum_pad_g5_0/coefi_valid_minus_row has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /my_design_tb/DUT/COREFIR_PF_C0_1/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/latency_0/syst_counter_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /my_design_tb/DUT/COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5/enum_fir_g5/adv_enum/adv_enum_0/latency_0/syst_counter_0
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# Time: 0 | DOUT_VALID: x, FIRO_VALID: 0, FIRO_VALID_0: 0, combined_output: xxxxxxxxxxxxxxxxx
# Time: 5000 | DOUT_VALID: x, FIRO_VALID: 0, FIRO_VALID_0: 0, combined_output: 00000000000000000
# Time: 25000 | DOUT_VALID: x, FIRO_VALID: 0, FIRO_VALID_0: 0, combined_output: xxxxxxxxxxxxxxxxx
# Time: 195000 | DOUT_VALID: 1, FIRO_VALID: 0, FIRO_VALID_0: 0, combined_output: xxxxxxxxxxxxxxxxx
# Time: 235000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: xxxxxxxxxxxxxxxxx
# Time: 315000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffefd7a52
# Time: 325000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000ce9880
# Time: 335000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000010713f3
# Time: 345000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000013925a3
# Time: 355000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000162a1d0
# Time: 365000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000017f57be
# Time: 375000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000018dd4c0
# Time: 385000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000018d08de
# Time: 395000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000017ce986
# Time: 405000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000015eebe4
# Time: 415000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000134a74a
# Time: 425000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000010165b3
# Time: 435000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffbb4500
# Time: 445000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffa87d5e
# Time: 455000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff97d5b4
# Time: 465000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff8a0904
# Time: 475000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff807c27
# Time: 485000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff7ba640
# Time: 495000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff7bee3c
# Time: 505000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff814f24
# Time: 515000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff8b450f
# Time: 525000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff9957a6
# Time: 535000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffaa6130
# Time: 545000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff324370
# Time: 555000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffefa0c64
# Time: 565000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffec827db
# Time: 575000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffe9ee304
# Time: 585000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffe8240a8
# Time: 595000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffe73d330
# Time: 605000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffe74aab8
# Time: 615000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffe84b86d
# Time: 625000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffea2953f
# Time: 635000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffeccab80
# Time: 645000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1fffffffffeffb4e6
# Time: 655000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000ce6d60
# Time: 665000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000106e285
# Time: 675000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000138f7dd
# Time: 685000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000001627560
# Time: 695000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000017f37b6
# Time: 705000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000018dc420
# Time: 715000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000018d0092
# Time: 725000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000017ce58b
# Time: 735000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000015efa90
# Time: 745000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000134b76c
# Time: 755000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000001017dec
# Time: 765000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000045b748
# Time: 775000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000058cee9
# Time: 785000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000069bfb8
# Time: 795000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000077cd48
# Time: 805000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000818c5b
# Time: 815000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000867e60
# Time: 825000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 000000000008645f4
# Time: 835000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000080de20
# Time: 845000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000076c3cb
# Time: 855000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000687f6e
# Time: 865000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000572d24
# Time: 875000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffba2410
# Time: 885000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffa70268
# Time: 895000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff9608b3
# Time: 905000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff87f3c4
# Time: 915000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff7e2f94
# Time: 925000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff7936d0
# Time: 935000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff796f60
# Time: 945000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff7ede35
# Time: 955000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff88fa2f
# Time: 965000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffff9749b8
# Time: 975000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 1ffffffffffa8a26a
# Time: 985000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 00000000000d002c0
# Time: 995000 | DOUT_VALID: 1, FIRO_VALID: 1, FIRO_VALID_0: 1, combined_output: 0000000000108ec47
# End time: 14:31:39 on Aug 20,2025, Elapsed time: 0:00:19
# Errors: 118, Warnings: 6
