<stg><name>loadSlidingWindow</name>


<trans_list>

<trans id="415" from="1" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="26" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %n_samples_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:13 %sample_period = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %sample_period

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="64">
<![CDATA[
:15 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64">
<![CDATA[
:16 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="64">
<![CDATA[
:17 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="64">
<![CDATA[
:18 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="64">
<![CDATA[
:19 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="64">
<![CDATA[
:20 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="64">
<![CDATA[
:21 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="64">
<![CDATA[
:22 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="64">
<![CDATA[
:23 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="64">
<![CDATA[
:24 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
:25 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="64">
<![CDATA[
:26 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="64">
<![CDATA[
:27 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="64">
<![CDATA[
:28 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="64">
<![CDATA[
:29 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="64">
<![CDATA[
:30 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="64">
<![CDATA[
:31 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="64">
<![CDATA[
:32 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="64">
<![CDATA[
:33 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="64">
<![CDATA[
:34 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="64">
<![CDATA[
:35 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="64">
<![CDATA[
:36 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="64">
<![CDATA[
:37 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="64">
<![CDATA[
:38 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:39 %icmp_ln119 = icmp_eq  i6 %n_samples_read, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:40 %br_ln119 = br i1 %icmp_ln119, void %.lr.ph.preheader, void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i4 %add_ln119, void %.split16, i4 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:1 %add_ln119 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="4">
<![CDATA[
.lr.ph:2 %i_cast = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:4 %icmp_ln119_1 = icmp_eq  i6 %i_cast, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 63, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln119 = br i1 %icmp_ln119_1, void %.split16, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
.split16:0 %i_cast3 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
.split16:3 %buffer_in_0_load = load i4 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:4 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split16:5 %buffer_in_1_load = load i4 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:6 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.split16:7 %buffer_in_2_load = load i4 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:8 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split16:9 %buffer_in_3_load = load i4 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:10 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.split16:11 %buffer_in_4_load = load i4 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:12 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split16:13 %buffer_in_5_load = load i4 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:14 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.split16:15 %buffer_in_6_load = load i4 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split16:17 %buffer_in_7_load = load i4 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:18 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.split16:19 %buffer_in_8_load = load i4 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:20 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split16:21 %buffer_in_9_load = load i4 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:22 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
.split16:23 %buffer_in_10_load = load i4 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:24 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split16:25 %buffer_in_11_load = load i4 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
.split16:3 %buffer_in_0_load = load i4 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split16:5 %buffer_in_1_load = load i4 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.split16:7 %buffer_in_2_load = load i4 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split16:9 %buffer_in_3_load = load i4 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.split16:11 %buffer_in_4_load = load i4 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split16:13 %buffer_in_5_load = load i4 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.split16:15 %buffer_in_6_load = load i4 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split16:17 %buffer_in_7_load = load i4 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.split16:19 %buffer_in_8_load = load i4 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split16:21 %buffer_in_9_load = load i4 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
.split16:23 %buffer_in_10_load = load i4 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split16:25 %buffer_in_11_load = load i4 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32">
<![CDATA[
.split16:26 %trunc_ln302 = trunc i32 %buffer_in_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:27 %trunc_ln302_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_0_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32">
<![CDATA[
.split16:28 %trunc_ln302_2 = trunc i32 %buffer_in_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:29 %trunc_ln302_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_1_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_s"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32">
<![CDATA[
.split16:30 %trunc_ln302_3 = trunc i32 %buffer_in_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_3"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:31 %trunc_ln302_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_2_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32">
<![CDATA[
.split16:32 %trunc_ln302_5 = trunc i32 %buffer_in_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:33 %trunc_ln302_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_3_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_6"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32">
<![CDATA[
.split16:34 %trunc_ln302_7 = trunc i32 %buffer_in_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_7"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:35 %trunc_ln302_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_4_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_8"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32">
<![CDATA[
.split16:36 %trunc_ln302_9 = trunc i32 %buffer_in_5_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_9"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:37 %trunc_ln302_10 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_5_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_10"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32">
<![CDATA[
.split16:38 %trunc_ln302_11 = trunc i32 %buffer_in_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_11"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:39 %trunc_ln302_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_6_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_12"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32">
<![CDATA[
.split16:40 %trunc_ln302_13 = trunc i32 %buffer_in_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_13"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:41 %trunc_ln302_14 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_7_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_14"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32">
<![CDATA[
.split16:42 %trunc_ln302_15 = trunc i32 %buffer_in_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_15"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:43 %trunc_ln302_16 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_8_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_16"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32">
<![CDATA[
.split16:44 %trunc_ln302_17 = trunc i32 %buffer_in_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_17"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:45 %trunc_ln302_18 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_9_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_18"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32">
<![CDATA[
.split16:46 %trunc_ln302_19 = trunc i32 %buffer_in_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_19"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:47 %trunc_ln302_20 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_10_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_20"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32">
<![CDATA[
.split16:48 %trunc_ln302_21 = trunc i32 %buffer_in_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln302_21"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16:49 %trunc_ln302_22 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %buffer_in_11_load, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln302_22"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:50 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:51 %store_ln147 = store i12 %trunc_ln302, i4 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:52 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:53 %store_ln147 = store i12 %trunc_ln302_2, i4 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:54 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:55 %store_ln147 = store i12 %trunc_ln302_3, i4 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:56 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:57 %store_ln147 = store i12 %trunc_ln302_5, i4 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:58 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:59 %store_ln147 = store i12 %trunc_ln302_7, i4 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:60 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:61 %store_ln147 = store i12 %trunc_ln302_9, i4 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:62 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:63 %store_ln147 = store i12 %trunc_ln302_11, i4 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:64 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:65 %store_ln147 = store i12 %trunc_ln302_13, i4 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:66 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:67 %store_ln147 = store i12 %trunc_ln302_15, i4 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:68 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:69 %store_ln147 = store i12 %trunc_ln302_17, i4 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:70 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:71 %store_ln147 = store i12 %trunc_ln302_19, i4 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:72 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16:73 %store_ln147 = store i12 %trunc_ln302_21, i4 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:74 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:75 %store_ln147 = store i20 %trunc_ln302_1, i4 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:76 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:77 %store_ln147 = store i20 %trunc_ln302_s, i4 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:78 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:79 %store_ln147 = store i20 %trunc_ln302_4, i4 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:80 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:81 %store_ln147 = store i20 %trunc_ln302_6, i4 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:82 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:83 %store_ln147 = store i20 %trunc_ln302_8, i4 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:84 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:85 %store_ln147 = store i20 %trunc_ln302_10, i4 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:86 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:87 %store_ln147 = store i20 %trunc_ln302_12, i4 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:88 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:89 %store_ln147 = store i20 %trunc_ln302_14, i4 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:90 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:91 %store_ln147 = store i20 %trunc_ln302_16, i4 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:92 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:93 %store_ln147 = store i20 %trunc_ln302_18, i4 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:94 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:95 %store_ln147 = store i20 %trunc_ln302_20, i4 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:96 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_cast3

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16:97 %store_ln147 = store i20 %trunc_ln302_22, i4 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.split16:98 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:0 %i_1 = phi i4 %add_ln18, void %.split, i4 0, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:1 %add_ln18 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge:2 %i_1_cast133 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast133"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:4 %icmp_ln18 = icmp_eq  i6 %i_1_cast133, i6 %n_samples_read

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:5 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 15, i64 0

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6 %br_ln18 = br i1 %icmp_ln18, void %.split, void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="4">
<![CDATA[
.split:0 %i_1_cast4 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast4"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="4">
<![CDATA[
.split:3 %samples_0_sample_V_load = load i4 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="4">
<![CDATA[
.split:5 %samples_1_sample_V_load = load i4 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="4">
<![CDATA[
.split:7 %samples_2_sample_V_load = load i4 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="4">
<![CDATA[
.split:9 %samples_3_sample_V_load = load i4 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="4">
<![CDATA[
.split:11 %samples_4_sample_V_load = load i4 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="4">
<![CDATA[
.split:13 %samples_5_sample_V_load = load i4 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="4">
<![CDATA[
.split:15 %samples_6_sample_V_load = load i4 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="4">
<![CDATA[
.split:17 %samples_7_sample_V_load = load i4 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="4">
<![CDATA[
.split:19 %samples_8_sample_V_load = load i4 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:21 %samples_9_sample_V_load = load i4 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="4">
<![CDATA[
.split:23 %samples_10_sample_V_load = load i4 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:24 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="4">
<![CDATA[
.split:25 %samples_11_sample_V_load = load i4 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="20" op_0_bw="4">
<![CDATA[
.split:27 %samples_0_timestamp_V_load = load i4 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:28 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="4">
<![CDATA[
.split:29 %samples_1_timestamp_V_load = load i4 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="4">
<![CDATA[
.split:31 %samples_2_timestamp_V_load = load i4 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="4">
<![CDATA[
.split:33 %samples_3_timestamp_V_load = load i4 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="20" op_0_bw="4">
<![CDATA[
.split:35 %samples_4_timestamp_V_load = load i4 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:36 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="4">
<![CDATA[
.split:37 %samples_5_timestamp_V_load = load i4 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="4">
<![CDATA[
.split:39 %samples_6_timestamp_V_load = load i4 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:40 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="4">
<![CDATA[
.split:41 %samples_7_timestamp_V_load = load i4 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:42 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="4">
<![CDATA[
.split:43 %samples_8_timestamp_V_load = load i4 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:44 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="20" op_0_bw="4">
<![CDATA[
.split:45 %samples_9_timestamp_V_load = load i4 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:46 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="20" op_0_bw="4">
<![CDATA[
.split:47 %samples_10_timestamp_V_load = load i4 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:48 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %i_1_cast4

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="20" op_0_bw="4">
<![CDATA[
.split:49 %samples_11_timestamp_V_load = load i4 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="4">
<![CDATA[
.split:3 %samples_0_sample_V_load = load i4 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="4">
<![CDATA[
.split:5 %samples_1_sample_V_load = load i4 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="4">
<![CDATA[
.split:7 %samples_2_sample_V_load = load i4 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="4">
<![CDATA[
.split:9 %samples_3_sample_V_load = load i4 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="4">
<![CDATA[
.split:11 %samples_4_sample_V_load = load i4 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="4">
<![CDATA[
.split:13 %samples_5_sample_V_load = load i4 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="4">
<![CDATA[
.split:15 %samples_6_sample_V_load = load i4 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="4">
<![CDATA[
.split:17 %samples_7_sample_V_load = load i4 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="4">
<![CDATA[
.split:19 %samples_8_sample_V_load = load i4 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:21 %samples_9_sample_V_load = load i4 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="4">
<![CDATA[
.split:23 %samples_10_sample_V_load = load i4 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="4">
<![CDATA[
.split:25 %samples_11_sample_V_load = load i4 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="20" op_0_bw="4">
<![CDATA[
.split:27 %samples_0_timestamp_V_load = load i4 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="4">
<![CDATA[
.split:29 %samples_1_timestamp_V_load = load i4 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="4">
<![CDATA[
.split:31 %samples_2_timestamp_V_load = load i4 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="4">
<![CDATA[
.split:33 %samples_3_timestamp_V_load = load i4 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="20" op_0_bw="4">
<![CDATA[
.split:35 %samples_4_timestamp_V_load = load i4 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="4">
<![CDATA[
.split:37 %samples_5_timestamp_V_load = load i4 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="4">
<![CDATA[
.split:39 %samples_6_timestamp_V_load = load i4 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="4">
<![CDATA[
.split:41 %samples_7_timestamp_V_load = load i4 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="4">
<![CDATA[
.split:43 %samples_8_timestamp_V_load = load i4 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="20" op_0_bw="4">
<![CDATA[
.split:45 %samples_9_timestamp_V_load = load i4 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="20" op_0_bw="4">
<![CDATA[
.split:47 %samples_10_timestamp_V_load = load i4 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="20" op_0_bw="4">
<![CDATA[
.split:49 %samples_11_timestamp_V_load = load i4 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split:50 %shl_ln20_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln20_6"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split:51 %shl_ln20_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln20_7"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="7">
<![CDATA[
.split:52 %zext_ln20 = zext i7 %shl_ln20_7

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:53 %add_ln20_20 = add i10 %shl_ln20_6, i10 %zext_ln20

]]></Node>
<StgValue><ssdm name="add_ln20_20"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:54 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_20, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
.split:55 %zext_ln20_2 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:56 %sample_period_addr = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="sample_period_addr"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="4" op_3_bw="12">
<![CDATA[
.split:57 %tmp_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i4.i12, i12 %samples_1_sample_V_load, i4 0, i12 %samples_0_sample_V_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="28">
<![CDATA[
.split:58 %zext_ln20_1 = zext i28 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4">
<![CDATA[
.split:59 %store_ln20 = store void @_ssdm_op_Write.bram.i32, i8 %sample_period_addr, i32 %zext_ln20_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:60 %or_ln20 = or i8 %lshr_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
.split:61 %zext_ln20_5 = zext i8 %or_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_5"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:62 %sample_period_addr_1 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="sample_period_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="4" op_3_bw="12">
<![CDATA[
.split:63 %tmp_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i4.i12, i12 %samples_3_sample_V_load, i4 0, i12 %samples_2_sample_V_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="28">
<![CDATA[
.split:64 %zext_ln20_3 = zext i28 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4">
<![CDATA[
.split:65 %store_ln20 = store void @_ssdm_op_Write.bram.i32, i8 %sample_period_addr_1, i32 %zext_ln20_3, i4 15

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="285" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:66 %add_ln20 = add i10 %add_ln20_20, i10 8

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="12">
<![CDATA[
.split:67 %zext_ln20_4 = zext i12 %samples_4_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_4"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:68 %lshr_ln20_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="8">
<![CDATA[
.split:69 %zext_ln20_7 = zext i8 %lshr_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln20_7"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:70 %sample_period_addr_2 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_7

]]></Node>
<StgValue><ssdm name="sample_period_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:71 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_2, i32 %zext_ln20_4, i4 3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="291" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:72 %add_ln20_1 = add i10 %add_ln20_20, i10 10

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:73 %shl_ln20_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_5_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln20_2"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="28">
<![CDATA[
.split:74 %zext_ln20_9 = zext i28 %shl_ln20_2

]]></Node>
<StgValue><ssdm name="zext_ln20_9"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:75 %lshr_ln20_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_2"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
.split:76 %zext_ln20_11 = zext i8 %lshr_ln20_2

]]></Node>
<StgValue><ssdm name="zext_ln20_11"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_addr_3 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_11

]]></Node>
<StgValue><ssdm name="sample_period_addr_3"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:78 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_3, i32 %zext_ln20_9, i4 12

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="298" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:79 %add_ln20_2 = add i10 %add_ln20_20, i10 12

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="12">
<![CDATA[
.split:80 %zext_ln20_6 = zext i12 %samples_6_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_6"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:81 %lshr_ln20_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_3"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
.split:82 %zext_ln20_24 = zext i8 %lshr_ln20_3

]]></Node>
<StgValue><ssdm name="zext_ln20_24"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_addr_4 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_24

]]></Node>
<StgValue><ssdm name="sample_period_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:84 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_4, i32 %zext_ln20_6, i4 3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="304" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:85 %add_ln20_3 = add i10 %add_ln20_20, i10 14

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:86 %shl_ln20_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_7_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln20_3"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="28">
<![CDATA[
.split:87 %zext_ln20_25 = zext i28 %shl_ln20_3

]]></Node>
<StgValue><ssdm name="zext_ln20_25"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:88 %lshr_ln20_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_4"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="8">
<![CDATA[
.split:89 %zext_ln20_26 = zext i8 %lshr_ln20_4

]]></Node>
<StgValue><ssdm name="zext_ln20_26"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:90 %sample_period_addr_5 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_26

]]></Node>
<StgValue><ssdm name="sample_period_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:91 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_5, i32 %zext_ln20_25, i4 12

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="311" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:92 %add_ln20_4 = add i10 %add_ln20_20, i10 16

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="12">
<![CDATA[
.split:93 %zext_ln20_8 = zext i12 %samples_8_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_8"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:94 %lshr_ln20_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_5"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="8">
<![CDATA[
.split:95 %zext_ln20_27 = zext i8 %lshr_ln20_5

]]></Node>
<StgValue><ssdm name="zext_ln20_27"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:96 %sample_period_addr_6 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_27

]]></Node>
<StgValue><ssdm name="sample_period_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:97 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_6, i32 %zext_ln20_8, i4 3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="317" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:98 %add_ln20_5 = add i10 %add_ln20_20, i10 18

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:99 %shl_ln20_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_9_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln20_4"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="28">
<![CDATA[
.split:100 %zext_ln20_28 = zext i28 %shl_ln20_4

]]></Node>
<StgValue><ssdm name="zext_ln20_28"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:101 %lshr_ln20_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_6"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="8">
<![CDATA[
.split:102 %zext_ln20_29 = zext i8 %lshr_ln20_6

]]></Node>
<StgValue><ssdm name="zext_ln20_29"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:103 %sample_period_addr_7 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_29

]]></Node>
<StgValue><ssdm name="sample_period_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:104 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_7, i32 %zext_ln20_28, i4 12

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="324" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:105 %add_ln20_6 = add i10 %add_ln20_20, i10 20

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
.split:106 %zext_ln20_10 = zext i12 %samples_10_sample_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_10"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:107 %lshr_ln20_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_7"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="8">
<![CDATA[
.split:108 %zext_ln20_30 = zext i8 %lshr_ln20_7

]]></Node>
<StgValue><ssdm name="zext_ln20_30"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:109 %sample_period_addr_8 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_30

]]></Node>
<StgValue><ssdm name="sample_period_addr_8"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:110 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_8, i32 %zext_ln20_10, i4 3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="330" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:111 %add_ln20_7 = add i10 %add_ln20_20, i10 22

]]></Node>
<StgValue><ssdm name="add_ln20_7"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
.split:112 %shl_ln20_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %samples_11_sample_V_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln20_5"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="28">
<![CDATA[
.split:113 %zext_ln20_31 = zext i28 %shl_ln20_5

]]></Node>
<StgValue><ssdm name="zext_ln20_31"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:114 %lshr_ln20_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_7, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_8"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="8">
<![CDATA[
.split:115 %zext_ln20_32 = zext i8 %lshr_ln20_8

]]></Node>
<StgValue><ssdm name="zext_ln20_32"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:116 %sample_period_addr_9 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_32

]]></Node>
<StgValue><ssdm name="sample_period_addr_9"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:117 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_9, i32 %zext_ln20_31, i4 12

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:118 %add_ln20_8 = add i10 %add_ln20_20, i10 24

]]></Node>
<StgValue><ssdm name="add_ln20_8"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="20">
<![CDATA[
.split:119 %zext_ln20_12 = zext i20 %samples_0_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_12"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:120 %lshr_ln20_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_8, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_9"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="8">
<![CDATA[
.split:121 %zext_ln20_33 = zext i8 %lshr_ln20_9

]]></Node>
<StgValue><ssdm name="zext_ln20_33"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:122 %sample_period_addr_10 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_33

]]></Node>
<StgValue><ssdm name="sample_period_addr_10"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:123 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_10, i32 %zext_ln20_12, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="343" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:124 %add_ln20_9 = add i10 %add_ln20_20, i10 28

]]></Node>
<StgValue><ssdm name="add_ln20_9"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="20">
<![CDATA[
.split:125 %zext_ln20_13 = zext i20 %samples_1_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_13"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:126 %lshr_ln20_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_9, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_s"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
.split:127 %zext_ln20_34 = zext i8 %lshr_ln20_s

]]></Node>
<StgValue><ssdm name="zext_ln20_34"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:128 %sample_period_addr_11 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_34

]]></Node>
<StgValue><ssdm name="sample_period_addr_11"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:129 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_11, i32 %zext_ln20_13, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="349" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:130 %add_ln20_10 = add i10 %add_ln20_20, i10 32

]]></Node>
<StgValue><ssdm name="add_ln20_10"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="20">
<![CDATA[
.split:131 %zext_ln20_14 = zext i20 %samples_2_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_14"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:132 %lshr_ln20_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_10, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_10"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
.split:133 %zext_ln20_35 = zext i8 %lshr_ln20_10

]]></Node>
<StgValue><ssdm name="zext_ln20_35"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:134 %sample_period_addr_12 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_35

]]></Node>
<StgValue><ssdm name="sample_period_addr_12"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:135 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_12, i32 %zext_ln20_14, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="355" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:136 %add_ln20_11 = add i10 %add_ln20_20, i10 36

]]></Node>
<StgValue><ssdm name="add_ln20_11"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="20">
<![CDATA[
.split:137 %zext_ln20_15 = zext i20 %samples_3_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_15"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:138 %lshr_ln20_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_11, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_11"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
.split:139 %zext_ln20_36 = zext i8 %lshr_ln20_11

]]></Node>
<StgValue><ssdm name="zext_ln20_36"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:140 %sample_period_addr_13 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_36

]]></Node>
<StgValue><ssdm name="sample_period_addr_13"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:141 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_13, i32 %zext_ln20_15, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="361" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:142 %add_ln20_12 = add i10 %add_ln20_20, i10 40

]]></Node>
<StgValue><ssdm name="add_ln20_12"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="20">
<![CDATA[
.split:143 %zext_ln20_16 = zext i20 %samples_4_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_16"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:144 %lshr_ln20_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_12, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_12"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="8">
<![CDATA[
.split:145 %zext_ln20_37 = zext i8 %lshr_ln20_12

]]></Node>
<StgValue><ssdm name="zext_ln20_37"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:146 %sample_period_addr_14 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_37

]]></Node>
<StgValue><ssdm name="sample_period_addr_14"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:147 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_14, i32 %zext_ln20_16, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="367" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:148 %add_ln20_13 = add i10 %add_ln20_20, i10 44

]]></Node>
<StgValue><ssdm name="add_ln20_13"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="20">
<![CDATA[
.split:149 %zext_ln20_17 = zext i20 %samples_5_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_17"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:150 %lshr_ln20_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_13, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_13"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="8">
<![CDATA[
.split:151 %zext_ln20_38 = zext i8 %lshr_ln20_13

]]></Node>
<StgValue><ssdm name="zext_ln20_38"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:152 %sample_period_addr_15 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_38

]]></Node>
<StgValue><ssdm name="sample_period_addr_15"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:153 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_15, i32 %zext_ln20_17, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="373" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:154 %add_ln20_14 = add i10 %add_ln20_20, i10 48

]]></Node>
<StgValue><ssdm name="add_ln20_14"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="20">
<![CDATA[
.split:155 %zext_ln20_18 = zext i20 %samples_6_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_18"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:156 %lshr_ln20_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_14, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_14"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="8">
<![CDATA[
.split:157 %zext_ln20_39 = zext i8 %lshr_ln20_14

]]></Node>
<StgValue><ssdm name="zext_ln20_39"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:158 %sample_period_addr_16 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_39

]]></Node>
<StgValue><ssdm name="sample_period_addr_16"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:159 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_16, i32 %zext_ln20_18, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="379" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:160 %add_ln20_15 = add i10 %add_ln20_20, i10 52

]]></Node>
<StgValue><ssdm name="add_ln20_15"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="20">
<![CDATA[
.split:161 %zext_ln20_19 = zext i20 %samples_7_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_19"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:162 %lshr_ln20_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_15, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_15"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="8">
<![CDATA[
.split:163 %zext_ln20_40 = zext i8 %lshr_ln20_15

]]></Node>
<StgValue><ssdm name="zext_ln20_40"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:164 %sample_period_addr_17 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_40

]]></Node>
<StgValue><ssdm name="sample_period_addr_17"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:165 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_17, i32 %zext_ln20_19, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="385" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:166 %add_ln20_16 = add i10 %add_ln20_20, i10 56

]]></Node>
<StgValue><ssdm name="add_ln20_16"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="20">
<![CDATA[
.split:167 %zext_ln20_20 = zext i20 %samples_8_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_20"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:168 %lshr_ln20_16 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_16, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_16"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="8">
<![CDATA[
.split:169 %zext_ln20_41 = zext i8 %lshr_ln20_16

]]></Node>
<StgValue><ssdm name="zext_ln20_41"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:170 %sample_period_addr_18 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_41

]]></Node>
<StgValue><ssdm name="sample_period_addr_18"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:171 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_18, i32 %zext_ln20_20, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="391" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:172 %add_ln20_17 = add i10 %add_ln20_20, i10 60

]]></Node>
<StgValue><ssdm name="add_ln20_17"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="20">
<![CDATA[
.split:173 %zext_ln20_21 = zext i20 %samples_9_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_21"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:174 %lshr_ln20_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_17, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_17"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="8">
<![CDATA[
.split:175 %zext_ln20_42 = zext i8 %lshr_ln20_17

]]></Node>
<StgValue><ssdm name="zext_ln20_42"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:176 %sample_period_addr_19 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_42

]]></Node>
<StgValue><ssdm name="sample_period_addr_19"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:177 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_19, i32 %zext_ln20_21, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="397" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:178 %add_ln20_18 = add i10 %add_ln20_20, i10 64

]]></Node>
<StgValue><ssdm name="add_ln20_18"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="20">
<![CDATA[
.split:179 %zext_ln20_22 = zext i20 %samples_10_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_22"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:180 %lshr_ln20_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_18, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_18"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="8">
<![CDATA[
.split:181 %zext_ln20_43 = zext i8 %lshr_ln20_18

]]></Node>
<StgValue><ssdm name="zext_ln20_43"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:182 %sample_period_addr_20 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_43

]]></Node>
<StgValue><ssdm name="sample_period_addr_20"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:183 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_20, i32 %zext_ln20_22, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:184 %add_ln20_19 = add i10 %add_ln20_20, i10 68

]]></Node>
<StgValue><ssdm name="add_ln20_19"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:186 %lshr_ln20_19 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln20_19, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln20_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="405" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="406" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="20">
<![CDATA[
.split:185 %zext_ln20_23 = zext i20 %samples_11_timestamp_V_load

]]></Node>
<StgValue><ssdm name="zext_ln20_23"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="8">
<![CDATA[
.split:187 %zext_ln20_44 = zext i8 %lshr_ln20_19

]]></Node>
<StgValue><ssdm name="zext_ln20_44"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:188 %sample_period_addr_21 = getelementptr i32 %sample_period, i64 0, i64 %zext_ln20_44

]]></Node>
<StgValue><ssdm name="sample_period_addr_21"/></StgValue>
</operation>

<operation id="409" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:189 %store_ln20 = store void @_ssdm_op_Write.bram.p0i32, i8 %sample_period_addr_21, i32 %zext_ln20_23, i4 7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.split:190 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit.loopexit:0 %br_ln0 = br void %_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:0 %sliding_window_buffer_1_addr = getelementptr i6 %sliding_window_buffer_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_1_addr"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:1 %store_ln42 = store i6 %n_samples_read, i5 %sliding_window_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0">
<![CDATA[
_ZN12SamplePeriodILi10EEC2EP8sample_ti.exit:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
