set ::env(PROJECT_NAME) adder_tree
set ::env(DESIGN_TOP) adder_tree
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/adder_tree/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/adder_tree/rtl/adder_tree.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
