Running : /softwares/Linux/xilinx/10.1/ISE/bin/lin64/unwrapped/fuse -ise
/homes/ugrad/billlipeng/ECEN449/HW/HW2/hw2a/hw2aa/hw2aa.ise -intstyle ise
-incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o
testbench_isim_beh.exe -prj testbench_beh.prj -top testbench -top glbl
Determining compilation order of HDL files
Analyzing Verilog file ALU_3_bit.v
Analyzing Verilog file testbench.v
Analyzing Verilog file /softwares/Linux/xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.ALU_3_bit into
/homes/ugrad/billlipeng/ECEN449/HW/HW2/hw2a/hw2aa/isim/work/@a@l@u_3_bit.sdb
Saving Verilog parse-tree work.testbench into
/homes/ugrad/billlipeng/ECEN449/HW/HW2/hw2a/hw2aa/isim/work/testbench.sdb
Saving Verilog parse-tree work.glbl into
/homes/ugrad/billlipeng/ECEN449/HW/HW2/hw2a/hw2aa/isim/work/glbl.sdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65972 Kb
Fuse CPU Usage: 40 ms
Compiling module glbl
Compiling module ALU_3_bit
Compiling module testbench
Compiled 3 Verilog Units
Built simulation executable testbench_isim_beh.exe
Fuse Memory Usage: 67164 Kb
Fuse CPU Usage: 50 ms
GCC CPU Usage: 70 ms
