#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\SAMUEL~2\DOCUME~1\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\SAMUEL~2\DOCUME~1\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\SAMUEL~2\DOCUME~1\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\SAMUEL~2\DOCUME~1\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\SAMUEL~2\DOCUME~1\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021772773dd0 .scope module, "Simulador" "Simulador" 2 3;
 .timescale -9 -12;
P_0000021772773f60 .param/l "OP_ADD" 1 2 45, C4<000001>;
P_0000021772773f98 .param/l "OP_JE" 1 2 47, C4<001000>;
P_0000021772773fd0 .param/l "OP_JLE" 1 2 48, C4<001101>;
P_0000021772774008 .param/l "OP_JMP" 1 2 49, C4<001110>;
P_0000021772774040 .param/l "OP_LDCTH" 1 2 52, C4<010001>;
P_0000021772774078 .param/l "OP_LDCTL" 1 2 53, C4<010010>;
P_00000217727740b0 .param/l "OP_LDEXT" 1 2 54, C4<010011>;
P_00000217727740e8 .param/l "OP_LOAD" 1 2 50, C4<001111>;
P_0000021772774120 .param/l "OP_STEXT" 1 2 55, C4<010100>;
P_0000021772774158 .param/l "OP_STORE" 1 2 51, C4<010000>;
P_0000021772774190 .param/l "OP_SUB" 1 2 46, C4<000010>;
v0000021772808e70_0 .net "MAR", 31 0, v0000021772805f60_0;  1 drivers
v0000021772807250_0 .var "MBR_in", 31 0;
v00000217728072f0_0 .net "MBR_out", 31 0, v0000021772805920_0;  1 drivers
v00000217728074d0 .array "RAM", 1023 0, 31 0;
v0000021772808650_0 .var "clock", 0 0;
v0000021772808a10_0 .var/i "i", 31 0;
v0000021772807570_0 .var "input_data", 31 0;
v0000021772807610_0 .net "mem_enable", 0 0, v0000021772806500_0;  1 drivers
v00000217728076b0_0 .net "mem_op", 0 0, v00000217728065a0_0;  1 drivers
v0000021772807390_0 .net "output_data", 31 0, v0000021772806640_0;  1 drivers
v0000021772807110_0 .var "reset", 0 0;
E_00000217727a8770 .event posedge, v0000021772792010_0;
S_000002177277b4a0 .scope module, "cpu" "Processador" 2 24, 3 27 0, S_0000021772773dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "MBR_in";
    .port_info 3 /OUTPUT 32 "MBR_out";
    .port_info 4 /OUTPUT 32 "MAR";
    .port_info 5 /OUTPUT 1 "mem_enable";
    .port_info 6 /OUTPUT 1 "mem_op";
    .port_info 7 /INPUT 32 "input_data";
    .port_info 8 /OUTPUT 32 "output_data";
P_000002177278f660 .param/l "FASE_DECODE" 1 3 44, C4<001>;
P_000002177278f698 .param/l "FASE_EXECUTE" 1 3 45, C4<010>;
P_000002177278f6d0 .param/l "FASE_FETCH" 1 3 43, C4<000>;
P_000002177278f708 .param/l "FASE_MEM" 1 3 46, C4<011>;
P_000002177278f740 .param/l "FASE_WB" 1 3 47, C4<100>;
v0000021772806aa0_0 .var "IR", 31 0;
v0000021772805f60_0 .var "MAR", 31 0;
v0000021772806f00_0 .net "MBR_in", 31 0, v0000021772807250_0;  1 drivers
v0000021772805920_0 .var "MBR_out", 31 0;
v0000021772805880_0 .var "PC", 31 0;
v0000021772806000_0 .net *"_ivl_11", 0 0, L_0000021772808290;  1 drivers
v0000021772805d80_0 .net *"_ivl_12", 15 0, L_0000021772807430;  1 drivers
L_0000021772810088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217728056a0_0 .net/2u *"_ivl_16", 15 0, L_0000021772810088;  1 drivers
L_00000217728100d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021772805060_0 .net/2u *"_ivl_20", 15 0, L_00000217728100d0;  1 drivers
v0000021772806320_0 .net "alu_n_wire", 0 0, L_0000021772808830;  1 drivers
v00000217728051a0_0 .var "alu_op1", 31 0;
v0000021772805b00_0 .var "alu_op2", 31 0;
v00000217728059c0_0 .net "alu_res", 31 0, v00000217728057e0_0;  1 drivers
v0000021772806460_0 .net "alu_z_wire", 0 0, L_00000217728077f0;  1 drivers
v0000021772805240_0 .net "clock", 0 0, v0000021772808650_0;  1 drivers
v0000021772805ce0_0 .var "fase", 2 0;
v00000217728060a0_0 .var "flag_n", 0 0;
v0000021772806e60_0 .var "flag_z", 0 0;
v0000021772806140_0 .net "imm16", 15 0, L_0000021772807cf0;  1 drivers
v0000021772806b40_0 .net "imm_high", 31 0, L_0000021772807750;  1 drivers
v00000217728061e0_0 .net "imm_low", 31 0, L_0000021772808330;  1 drivers
v0000021772806280_0 .net "input_data", 31 0, v0000021772807570_0;  1 drivers
v0000021772806500_0 .var "mem_enable", 0 0;
v00000217728065a0_0 .var "mem_op", 0 0;
v0000021772805600_0 .net "opcode", 5 0, L_0000021772808790;  1 drivers
v0000021772806640_0 .var "output_data", 31 0;
v00000217728066e0_0 .net "r_dest", 4 0, L_00000217728080b0;  1 drivers
v00000217728052e0_0 .net "r_src1", 4 0, L_00000217728081f0;  1 drivers
v0000021772806be0_0 .net "r_src2", 4 0, L_0000021772807f70;  1 drivers
v0000021772805ba0_0 .net "reset", 0 0, v0000021772807110_0;  1 drivers
v0000021772806820_0 .net "rf_rdata1", 31 0, L_000002177278c7a0;  1 drivers
v00000217728068c0_0 .net "rf_rdata2", 31 0, L_000002177278cea0;  1 drivers
v0000021772805380_0 .var "rf_wdata", 31 0;
v0000021772805420_0 .var "rf_we", 0 0;
v0000021772806960_0 .net "s_imm", 31 0, L_0000021772808010;  1 drivers
E_00000217727a8c70 .event negedge, v0000021772791890_0, v0000021772792010_0;
L_0000021772808790 .part v0000021772806aa0_0, 26, 6;
L_00000217728080b0 .part v0000021772806aa0_0, 21, 5;
L_00000217728081f0 .part v0000021772806aa0_0, 16, 5;
L_0000021772807f70 .part v0000021772806aa0_0, 11, 5;
L_0000021772807cf0 .part v0000021772806aa0_0, 0, 16;
L_0000021772808290 .part L_0000021772807cf0, 15, 1;
LS_0000021772807430_0_0 .concat [ 1 1 1 1], L_0000021772808290, L_0000021772808290, L_0000021772808290, L_0000021772808290;
LS_0000021772807430_0_4 .concat [ 1 1 1 1], L_0000021772808290, L_0000021772808290, L_0000021772808290, L_0000021772808290;
LS_0000021772807430_0_8 .concat [ 1 1 1 1], L_0000021772808290, L_0000021772808290, L_0000021772808290, L_0000021772808290;
LS_0000021772807430_0_12 .concat [ 1 1 1 1], L_0000021772808290, L_0000021772808290, L_0000021772808290, L_0000021772808290;
L_0000021772807430 .concat [ 4 4 4 4], LS_0000021772807430_0_0, LS_0000021772807430_0_4, LS_0000021772807430_0_8, LS_0000021772807430_0_12;
L_0000021772808010 .concat [ 16 16 0 0], L_0000021772807cf0, L_0000021772807430;
L_0000021772807750 .concat [ 16 16 0 0], L_0000021772810088, L_0000021772807cf0;
L_0000021772808330 .concat [ 16 16 0 0], L_0000021772807cf0, L_00000217728100d0;
S_000002177277b630 .scope module, "regs" "BRegistradores" 3 81, 3 228 0, S_000002177277b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "r_addr1";
    .port_info 4 /INPUT 5 "r_addr2";
    .port_info 5 /INPUT 5 "w_addr";
    .port_info 6 /INPUT 32 "w_data";
    .port_info 7 /OUTPUT 32 "r_data1";
    .port_info 8 /OUTPUT 32 "r_data2";
L_000002177278c7a0 .functor BUFZ 32, L_0000021772807c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002177278cea0 .functor BUFZ 32, L_0000021772808b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021772791cf0 .array "REGS", 31 0, 31 0;
v0000021772791b10_0 .net *"_ivl_0", 31 0, L_0000021772807c50;  1 drivers
v00000217727914d0_0 .net *"_ivl_10", 6 0, L_0000021772807ed0;  1 drivers
L_0000021772810160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217727920b0_0 .net *"_ivl_13", 1 0, L_0000021772810160;  1 drivers
v0000021772791d90_0 .net *"_ivl_2", 6 0, L_00000217728086f0;  1 drivers
L_0000021772810118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021772791ed0_0 .net *"_ivl_5", 1 0, L_0000021772810118;  1 drivers
v0000021772791f70_0 .net *"_ivl_8", 31 0, L_0000021772808b50;  1 drivers
v0000021772792010_0 .net "clock", 0 0, v0000021772808650_0;  alias, 1 drivers
v0000021772791570_0 .var/i "i", 31 0;
v0000021772791750_0 .net "r_addr1", 4 0, L_00000217728081f0;  alias, 1 drivers
v00000217727917f0_0 .net "r_addr2", 4 0, L_0000021772807f70;  alias, 1 drivers
v0000021772791610_0 .net "r_data1", 31 0, L_000002177278c7a0;  alias, 1 drivers
v00000217727916b0_0 .net "r_data2", 31 0, L_000002177278cea0;  alias, 1 drivers
v0000021772791890_0 .net "reset", 0 0, v0000021772807110_0;  alias, 1 drivers
v0000021772791930_0 .net "w_addr", 4 0, L_00000217728080b0;  alias, 1 drivers
v0000021772791bb0_0 .net "w_data", 31 0, v0000021772805380_0;  1 drivers
v0000021772806a00_0 .net "write_enable", 0 0, v0000021772805420_0;  1 drivers
E_00000217727a8970 .event posedge, v0000021772791890_0, v0000021772792010_0;
L_0000021772807c50 .array/port v0000021772791cf0, L_00000217728086f0;
L_00000217728086f0 .concat [ 5 2 0 0], L_00000217728081f0, L_0000021772810118;
L_0000021772808b50 .array/port v0000021772791cf0, L_0000021772807ed0;
L_0000021772807ed0 .concat [ 5 2 0 0], L_0000021772807f70, L_0000021772810160;
S_000002177276be80 .scope module, "ula" "ULA" 3 88, 3 262 0, S_000002177277b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /INPUT 32 "resultf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "neg";
P_000002177276c010 .param/l "OP_ADD" 1 3 273, C4<000001>;
P_000002177276c048 .param/l "OP_AND" 1 3 277, C4<000101>;
P_000002177276c080 .param/l "OP_DIV" 1 3 276, C4<000100>;
P_000002177276c0b8 .param/l "OP_LOAD" 1 3 280, C4<001111>;
P_000002177276c0f0 .param/l "OP_LOADCTEH" 1 3 281, C4<010001>;
P_000002177276c128 .param/l "OP_LOADCTEL" 1 3 282, C4<010010>;
P_000002177276c160 .param/l "OP_LOADEXT" 1 3 283, C4<010011>;
P_000002177276c198 .param/l "OP_MUL" 1 3 275, C4<000011>;
P_000002177276c1d0 .param/l "OP_NOT" 1 3 279, C4<000111>;
P_000002177276c208 .param/l "OP_OR" 1 3 278, C4<000110>;
P_000002177276c240 .param/l "OP_SUB" 1 3 274, C4<000010>;
L_00000217728101a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021772806780_0 .net/2u *"_ivl_0", 31 0, L_00000217728101a8;  1 drivers
v0000021772805e20_0 .net "a", 31 0, v00000217728051a0_0;  1 drivers
v0000021772806d20_0 .net "b", 31 0, v0000021772805b00_0;  1 drivers
v0000021772805100_0 .net "neg", 0 0, L_0000021772808830;  alias, 1 drivers
v0000021772805a60_0 .net "opcode", 5 0, L_0000021772808790;  alias, 1 drivers
v00000217728057e0_0 .var "result", 31 0;
v0000021772805c40_0 .net "resultf", 31 0, v0000021772805380_0;  alias, 1 drivers
v00000217728063c0_0 .net "zero", 0 0, L_00000217728077f0;  alias, 1 drivers
E_00000217727a8830 .event anyedge, v0000021772805a60_0, v0000021772805e20_0, v0000021772806d20_0;
L_00000217728077f0 .cmp/eq 32, v0000021772805380_0, L_00000217728101a8;
L_0000021772808830 .part v0000021772805380_0, 31, 1;
S_0000021772722d20 .scope task, "load_inst" "load_inst" 2 60, 2 60 0, S_0000021772773dd0;
 .timescale -9 -12;
v00000217728054c0_0 .var "addr", 31 0;
v0000021772806c80_0 .var "final_imm", 15 0;
v0000021772805560_0 .var "imm_val", 15 0;
v0000021772806dc0_0 .var "opcode", 5 0;
v0000021772805ec0_0 .var "r_dest", 4 0;
v0000021772805740_0 .var "r_src1", 4 0;
v0000021772808bf0_0 .var "r_src2", 4 0;
TD_Simulador.load_inst ;
    %load/vec4 v0000021772806dc0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.2, 5;
    %load/vec4 v0000021772806dc0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021772808bf0_0;
    %concati/vec4 0, 0, 11;
    %store/vec4 v0000021772806c80_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021772806dc0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_0.3, 4;
    %load/vec4 v0000021772808bf0_0;
    %concati/vec4 0, 0, 11;
    %store/vec4 v0000021772806c80_0, 0, 16;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000021772806dc0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v0000021772808bf0_0;
    %concati/vec4 0, 0, 11;
    %store/vec4 v0000021772806c80_0, 0, 16;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000021772805560_0;
    %store/vec4 v0000021772806c80_0, 0, 16;
T_0.6 ;
T_0.4 ;
T_0.1 ;
    %load/vec4 v0000021772806dc0_0;
    %load/vec4 v0000021772805ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021772805740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021772806c80_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000217728054c0_0;
    %store/vec4a v00000217728074d0, 4, 0;
    %end;
    .scope S_000002177277b630;
T_1 ;
    %wait E_00000217727a8970;
    %load/vec4 v0000021772791890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021772791570_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000021772791570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021772791570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021772791cf0, 0, 4;
    %load/vec4 v0000021772791570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021772791570_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021772806a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000021772791bb0_0;
    %load/vec4 v0000021772791930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021772791cf0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002177276be80;
T_2 ;
    %wait E_00000217727a8830;
    %load/vec4 v0000021772805a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %add;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %sub;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %mul;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0000021772806d20_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %div;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %and;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0000021772805e20_0;
    %load/vec4 v0000021772806d20_0;
    %or;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0000021772806d20_0;
    %inv;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0000021772805e20_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v0000021772806d20_0;
    %or;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0000021772805e20_0;
    %pushi/vec4 4294901760, 0, 32;
    %and;
    %load/vec4 v0000021772806d20_0;
    %or;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0000021772806d20_0;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0000021772806d20_0;
    %store/vec4 v00000217728057e0_0, 0, 32;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002177277b4a0;
T_3 ;
    %wait E_00000217727a8c70;
    %load/vec4 v0000021772805ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021772806640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772806e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217728060a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772805420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772805420_0, 0;
    %load/vec4 v0000021772805ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000021772805880_0;
    %assign/vec4 v0000021772805f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217728065a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %load/vec4 v0000021772806f00_0;
    %assign/vec4 v0000021772806aa0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000021772806820_0;
    %assign/vec4 v00000217728051a0_0, 0;
    %load/vec4 v0000021772805600_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %load/vec4 v00000217728068c0_0;
    %assign/vec4 v0000021772805b00_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0000021772806b40_0;
    %assign/vec4 v0000021772805b00_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v00000217728061e0_0;
    %assign/vec4 v0000021772805b00_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0000021772806280_0;
    %assign/vec4 v0000021772805b00_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v0000021772805600_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.15, 5;
    %load/vec4 v0000021772805600_0;
    %cmpi/u 14, 0, 6;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0000021772805600_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %jmp T_3.23;
T_3.16 ;
    %load/vec4 v0000021772806460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.25 ;
    %jmp T_3.23;
T_3.17 ;
    %load/vec4 v0000021772806460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.27 ;
    %jmp T_3.23;
T_3.18 ;
    %load/vec4 v0000021772806320_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.30, 9;
    %load/vec4 v0000021772806460_0;
    %nor/r;
    %and;
T_3.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.29 ;
    %jmp T_3.23;
T_3.19 ;
    %load/vec4 v0000021772806320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.32 ;
    %jmp T_3.23;
T_3.20 ;
    %load/vec4 v0000021772806320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_3.35, 8;
    %load/vec4 v0000021772806460_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.35;
    %jmp/0xz  T_3.33, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.34 ;
    %jmp T_3.23;
T_3.21 ;
    %load/vec4 v0000021772806320_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.38, 8;
    %load/vec4 v0000021772806460_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.38;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
T_3.37 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0000021772805880_0;
    %load/vec4 v0000021772806960_0;
    %add;
    %assign/vec4 v0000021772805880_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0000021772805600_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_3.39, 4;
    %load/vec4 v0000021772806820_0;
    %assign/vec4 v0000021772805f60_0, 0;
    %load/vec4 v00000217728068c0_0;
    %assign/vec4 v0000021772805920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217728065a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.40;
T_3.39 ;
    %load/vec4 v0000021772805600_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0000021772806820_0;
    %assign/vec4 v0000021772806640_0, 0;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0000021772805600_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_3.43, 4;
    %load/vec4 v00000217728068c0_0;
    %assign/vec4 v0000021772805f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217728065a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0000021772805600_0;
    %cmpi/u 1, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.47, 5;
    %load/vec4 v0000021772805600_0;
    %cmpi/u 7, 0, 6;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.46;
T_3.45 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
T_3.46 ;
T_3.44 ;
T_3.42 ;
T_3.40 ;
T_3.14 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021772806500_0, 0;
    %load/vec4 v0000021772805600_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_3.48, 4;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
T_3.49 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021772805420_0, 0;
    %load/vec4 v0000021772805600_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_3.50, 4;
    %load/vec4 v0000021772806f00_0;
    %assign/vec4 v0000021772805380_0, 0;
    %jmp T_3.51;
T_3.50 ;
    %load/vec4 v00000217728059c0_0;
    %assign/vec4 v0000021772805380_0, 0;
T_3.51 ;
    %load/vec4 v0000021772805880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021772805880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021772805ce0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021772773dd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021772808650_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021772808650_0;
    %inv;
    %store/vec4 v0000021772808650_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000021772773dd0;
T_5 ;
    %wait E_00000217727a8770;
    %load/vec4 v0000021772807610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000217728076b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %ix/getv 4, v0000021772808e70_0;
    %load/vec4a v00000217728074d0, 4;
    %assign/vec4 v0000021772807250_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000217728072f0_0;
    %ix/getv 3, v0000021772808e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217728074d0, 0, 4;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021772773dd0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021772807110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021772807250_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000021772807570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021772808a10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021772808a10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021772808a10_0;
    %store/vec4a v00000217728074d0, 4, 0;
    %load/vec4 v0000021772808a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021772808a10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000217728074d0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000217728074d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v00000217728054c0_0, 0, 32;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000021772806dc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805ec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772805740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021772808bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021772805560_0, 0, 16;
    %fork TD_Simulador.load_inst, S_0000021772722d20;
    %join;
    %vpi_call 2 189 "$display", "______Inicio da Simulacao (Input = %3d)___________________________", v0000021772807570_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021772807110_0, 0, 1;
    %delay 800000, 0;
    %vpi_call 2 195 "$display", "______Fim da Simulacao__________________________" {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021772773dd0;
T_7 ;
    %wait E_00000217727a8770;
    %load/vec4 v0000021772807110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021772805ce0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021772791cf0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000217728074d0, 4;
    %vpi_call 2 203 "$display", "PC:%2d |fase:%2d |R0:%3d |R1:%3d | R2:%3d | R3:%3d | R4:%3d | R5:%3d | M1:%2d | M2:%3d| output:%3d", v0000021772805880_0, S<7,vec4,u32>, S<6,vec4,s32>, S<5,vec4,s32>, S<4,vec4,s32>, S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, &A<v00000217728074d0, 2>, v0000021772807390_0 {8 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021772773dd0;
T_8 ;
    %vpi_call 2 212 "$dumpfile", "ondas.vcd" {0 0 0};
    %vpi_call 2 216 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021772773dd0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mod_simulador.v";
    "processador.v";
