# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_2/Lab2 student/Lab1_2_3/mux_2bit_2_to_1_dataflow_tb.vhd" \

# Do not sort compile order
nosort
