Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Dec  4 17:02:10 2025
| Host         : MBP running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.838        0.000                      0                  141        0.173        0.000                      0                  141        3.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.838        0.000                      0                  141        0.173        0.000                      0                  141        3.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][0]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][0]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][1]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][2]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][2]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][4]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][6]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][6]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][7]/C
                         clock pessimism              0.430    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X39Y67         FDRE (Setup_fdre_C_CE)      -0.413    12.893    debouncer_inst/gen_bits[1].count_reg[1][7]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][3]/C
                         clock pessimism              0.452    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X38Y67         FDRE (Setup_fdre_C_CE)      -0.377    12.951    debouncer_inst/gen_bits[1].count_reg[1][3]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
                         clock pessimism              0.452    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X38Y67         FDRE (Setup_fdre_C_CE)      -0.377    12.951    debouncer_inst/gen_bits[1].count_reg[1][5]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][8]/C
                         clock pessimism              0.452    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X38Y67         FDRE (Setup_fdre_C_CE)      -0.377    12.951    debouncer_inst/gen_bits[1].count_reg[1][8]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.117ns (30.257%)  route 2.575ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.363ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.729     5.363    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.881 f  debouncer_inst/gen_bits[1].count_reg[1][5]/Q
                         net (fo=3, routed)           1.106     6.987    debouncer_inst/gen_bits[1].count_reg[1]_3[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.111 f  debouncer_inst/gen_bits[1].data[1]_i_3/O
                         net (fo=1, routed)           0.500     7.611    debouncer_inst/gen_bits[1].data[1]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.153     7.764 f  debouncer_inst/gen_bits[1].data[1]_i_2/O
                         net (fo=3, routed)           0.471     8.235    debouncer_inst/count[1]1__0
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.322     8.557 r  debouncer_inst/gen_bits[1].count[1][9]_i_2/O
                         net (fo=10, routed)          0.498     9.055    debouncer_inst/count[1]_1
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    12.912    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][9]/C
                         clock pessimism              0.452    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X38Y67         FDRE (Setup_fdre_C_CE)      -0.377    12.951    debouncer_inst/gen_bits[1].count_reg[1][9]
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pwm_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.794%)  route 0.092ns (33.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  pwm_inst/count_reg[3]/Q
                         net (fo=8, routed)           0.092     1.694    pwm_inst/count_reg[3]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  pwm_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.739    pwm_inst/plusOp__0[5]
    SLICE_X36Y65         FDRE                                         r  pwm_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    pwm_inst/CLK
    SLICE_X36Y65         FDRE                                         r  pwm_inst/count_reg[5]/C
                         clock pessimism             -0.502     1.473    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.092     1.565    pwm_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 debouncer_inst/gen_bits[0].data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[0].transitioning_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    debouncer_inst/CLK
    SLICE_X43Y67         FDRE                                         r  debouncer_inst/gen_bits[0].data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  debouncer_inst/gen_bits[0].data_reg[0]/Q
                         net (fo=7, routed)           0.123     1.724    debouncer_inst/db_btn[0]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.769 r  debouncer_inst/gen_bits[0].transitioning[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    debouncer_inst/gen_bits[0].transitioning[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  debouncer_inst/gen_bits[0].transitioning_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    debouncer_inst/CLK
    SLICE_X42Y67         FDRE                                         r  debouncer_inst/gen_bits[0].transitioning_reg[0]/C
                         clock pessimism             -0.502     1.473    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.593    debouncer_inst/gen_bits[0].transitioning_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 debouncer_inst/gen_bits[1].count_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.580     1.458    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  debouncer_inst/gen_bits[1].count_reg[1][0]/Q
                         net (fo=8, routed)           0.136     1.735    debouncer_inst/gen_bits[1].count_reg[1]_3[0]
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  debouncer_inst/gen_bits[1].count[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    debouncer_inst/plusOp__2[5]
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][5]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     1.592    debouncer_inst/gen_bits[1].count_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 led_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  led_shift_reg[3]/Q
                         net (fo=1, routed)           0.112     1.738    led_shift_reg_n_0_[3]
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.059     1.521    led_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 debouncer_inst/gen_bits[0].count_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    debouncer_inst/CLK
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  debouncer_inst/gen_bits[0].count_reg[0][0]/Q
                         net (fo=8, routed)           0.116     1.741    debouncer_inst/gen_bits[0].count_reg[0]_2[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  debouncer_inst/gen_bits[0].count[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    debouncer_inst/plusOp__1[5]
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    debouncer_inst/CLK
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][5]/C
                         clock pessimism             -0.502     1.474    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.092     1.566    debouncer_inst/gen_bits[0].count_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pwm_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_inst/r_duty_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.878%)  route 0.134ns (37.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.460    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.128     1.588 f  pwm_inst/count_reg[7]/Q
                         net (fo=5, routed)           0.134     1.722    pwm_inst/count_reg[7]
    SLICE_X38Y64         LUT6 (Prop_lut6_I1_O)        0.099     1.821 r  pwm_inst/r_duty[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    pwm_inst/r_duty[6]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  pwm_inst/r_duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    pwm_inst/CLK
    SLICE_X38Y64         FDRE                                         r  pwm_inst/r_duty_reg[6]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.120     1.595    pwm_inst/r_duty_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  cd_count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.720    cd_count[12]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  cd_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    plusOp[12]
    SLICE_X41Y65         FDRE                                         r  cd_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     1.977    clk_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  cd_count_reg[12]/C
                         clock pessimism             -0.515     1.462    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.105     1.567    cd_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.461    clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  cd_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  cd_count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.721    cd_count[16]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  cd_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    plusOp[16]
    SLICE_X41Y66         FDRE                                         r  cd_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  cd_count_reg[16]/C
                         clock pessimism             -0.515     1.461    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.105     1.566    cd_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cd_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  cd_count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.719    cd_count[24]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  cd_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    plusOp[24]
    SLICE_X41Y68         FDRE                                         r  cd_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  cd_count_reg[24]/C
                         clock pessimism             -0.515     1.459    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.105     1.564    cd_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.723    cd_count[4]
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  cd_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    plusOp[4]
    SLICE_X41Y63         FDRE                                         r  cd_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.978    clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  cd_count_reg[4]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.105     1.567    cd_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y64    cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y65    cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y65    cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y65    cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y66    cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y66    cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y66    cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y66    cd_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y67    cd_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y66    cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y66    cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    cd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    cd_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y65    cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y66    cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y66    cd_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 4.569ns (46.848%)  route 5.184ns (53.152%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           1.257     8.763    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.887 r  debouncer_inst/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.747    11.634    led1_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485    15.119 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    15.119    led1_b
    G14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 4.860ns (51.770%)  route 4.528ns (48.230%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           1.282     8.788    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.150     8.938 r  debouncer_inst/led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065    11.003    led0_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.750    14.753 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    14.753    led0_b
    L15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 4.867ns (52.805%)  route 4.350ns (47.195%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           1.257     8.763    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.153     8.916 r  debouncer_inst/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.912    10.828    led1_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.754    14.581 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.581    led1_g
    L14                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 4.840ns (53.881%)  route 4.143ns (46.119%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           0.894     8.400    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.117     8.517 r  debouncer_inst/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.068    10.585    led1_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.763    14.348 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.348    led1_r
    M15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.610ns (51.604%)  route 4.324ns (48.396%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           1.282     8.788    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.912 r  debouncer_inst/led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.861    10.773    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526    14.299 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.299    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 4.616ns (54.813%)  route 3.805ns (45.187%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.731     5.365    pwm_inst/CLK
    SLICE_X37Y65         FDRE                                         r  pwm_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.821 r  pwm_inst/count_reg[4]/Q
                         net (fo=7, routed)           1.181     7.002    pwm_inst/count_reg[4]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     7.126 r  pwm_inst/pwm_out0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.126    pwm_inst/pwm_out0_carry_i_6_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.506 r  pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=6, routed)           0.894     8.400    debouncer_inst/CO[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124     8.524 r  debouncer_inst/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.730    10.254    led0_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    13.786 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.786    led0_r
    N15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.436ns (71.061%)  route 0.585ns (28.939%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  led_shift_reg[1]/Q
                         net (fo=3, routed)           0.171     1.797    debouncer_inst/Q[1]
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  debouncer_inst/led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     2.256    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     3.483 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.483    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.441ns (70.586%)  route 0.601ns (29.414%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  led_shift_reg[2]/Q
                         net (fo=3, routed)           0.235     1.861    debouncer_inst/Q[2]
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  debouncer_inst/led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.366     2.272    led0_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.504 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    led0_r
    N15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/gen_bits[1].data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.505ns (69.853%)  route 0.650ns (30.147%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.459    debouncer_inst/CLK
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  debouncer_inst/gen_bits[1].data_reg[1]/Q
                         net (fo=7, routed)           0.210     1.810    debouncer_inst/db_btn[1]
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.049     1.859 r  debouncer_inst/led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.440     2.299    led1_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.315     3.614 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    led1_g
    L14                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.520ns (69.179%)  route 0.677ns (30.821%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  led_shift_reg[0]/Q
                         net (fo=3, routed)           0.175     1.801    debouncer_inst/Q[0]
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.844 r  debouncer_inst/led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.502     2.346    led0_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.313     3.659 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.659    led0_b
    L15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.520ns (67.240%)  route 0.741ns (32.760%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  led_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  led_shift_reg[2]/Q
                         net (fo=3, routed)           0.235     1.861    debouncer_inst/Q[2]
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.043     1.904 r  debouncer_inst/led1_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.506     2.410    led1_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.313     3.723 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.723    led1_r
    M15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_inst/gen_bits[1].data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.373ns (57.338%)  route 1.021ns (42.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.459    debouncer_inst/CLK
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  debouncer_inst/gen_bits[1].data_reg[1]/Q
                         net (fo=7, routed)           0.210     1.810    debouncer_inst/db_btn[1]
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.855 r  debouncer_inst/led1_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.812     2.667    led1_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.853 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.853    led1_b
    G14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.627ns (36.846%)  route 2.789ns (63.154%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.682     4.416    debouncer_inst/transitioning
    SLICE_X43Y65         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.557     4.915    debouncer_inst/CLK
    SLICE_X43Y65         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.627ns (36.846%)  route 2.789ns (63.154%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.682     4.416    debouncer_inst/transitioning
    SLICE_X43Y65         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.557     4.915    debouncer_inst/CLK
    SLICE_X43Y65         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X42Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].count_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.627ns (37.968%)  route 2.658ns (62.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.107     3.582    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     3.734 r  debouncer_inst/gen_bits[0].count[0][9]_i_1/O
                         net (fo=10, routed)          0.552     4.285    debouncer_inst/transitioning
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556     4.914    debouncer_inst/CLK
    SLICE_X43Y66         FDRE                                         r  debouncer_inst/gen_bits[0].count_reg[0][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.245ns (26.711%)  route 0.672ns (73.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.672     0.917    debouncer_inst/btn_IBUF[1]
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    debouncer_inst/CLK
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.243ns (24.083%)  route 0.766ns (75.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.766     1.009    debouncer_inst/btn_IBUF[0]
    SLICE_X43Y67         FDRE                                         r  debouncer_inst/gen_bits[0].data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    debouncer_inst/CLK
    SLICE_X43Y67         FDRE                                         r  debouncer_inst/gen_bits[0].data_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].transitioning_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.290ns (26.994%)  route 0.784ns (73.006%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.784     1.029    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.074 r  debouncer_inst/gen_bits[1].transitioning[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    debouncer_inst/gen_bits[1].transitioning[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  debouncer_inst/gen_bits[1].transitioning_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.976    debouncer_inst/CLK
    SLICE_X40Y66         FDRE                                         r  debouncer_inst/gen_bits[1].transitioning_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debouncer_inst/gen_bits[0].transitioning_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.288ns (24.812%)  route 0.873ns (75.188%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.873     1.116    debouncer_inst/btn_IBUF[0]
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.161 r  debouncer_inst/gen_bits[0].transitioning[0]_i_1/O
                         net (fo=1, routed)           0.000     1.161    debouncer_inst/gen_bits[0].transitioning[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  debouncer_inst/gen_bits[0].transitioning_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.975    debouncer_inst/CLK
    SLICE_X42Y67         FDRE                                         r  debouncer_inst/gen_bits[0].transitioning_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.290ns (24.696%)  route 0.884ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.661     0.906    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT4 (Prop_lut4_I1_O)        0.045     0.951 r  debouncer_inst/gen_bits[1].data[1]_i_1/O
                         net (fo=1, routed)           0.223     1.174    debouncer_inst/data2_out
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     1.974    debouncer_inst/CLK
    SLICE_X39Y66         FDRE                                         r  debouncer_inst/gen_bits[1].data_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.224%)  route 0.959ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.775     1.020    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  debouncer_inst/gen_bits[1].count[1][9]_i_1/O
                         net (fo=10, routed)          0.184     1.249    debouncer_inst/transitioning5_out
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.224%)  route 0.959ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.775     1.020    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  debouncer_inst/gen_bits[1].count[1][9]_i_1/O
                         net (fo=10, routed)          0.184     1.249    debouncer_inst/transitioning5_out
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.224%)  route 0.959ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.775     1.020    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  debouncer_inst/gen_bits[1].count[1][9]_i_1/O
                         net (fo=10, routed)          0.184     1.249    debouncer_inst/transitioning5_out
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.224%)  route 0.959ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.775     1.020    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  debouncer_inst/gen_bits[1].count[1][9]_i_1/O
                         net (fo=10, routed)          0.184     1.249    debouncer_inst/transitioning5_out
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X38Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debouncer_inst/gen_bits[1].count_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.224%)  route 0.959ns (76.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.775     1.020    debouncer_inst/btn_IBUF[1]
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.065 r  debouncer_inst/gen_bits[1].count[1][9]_i_1/O
                         net (fo=10, routed)          0.184     1.249    debouncer_inst/transitioning5_out
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     1.973    debouncer_inst/CLK
    SLICE_X39Y67         FDRE                                         r  debouncer_inst/gen_bits[1].count_reg[1][4]/C





