Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 14:20:01 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                 9930        0.066        0.000                      0                 9930        1.646        0.000                       0                  9295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.131        0.000                      0                 9930        0.066        0.000                      0                 9930        1.646        0.000                       0                  9295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 4.244ns (87.926%)  route 0.583ns (12.074%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.886 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.886    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.151 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.151    sum_cm_ch_cl00_out[129]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 4.239ns (87.914%)  route 0.583ns (12.087%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.886 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.886    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.146 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.146    sum_cm_ch_cl00_out[131]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 4.179ns (87.761%)  route 0.583ns (12.239%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.886 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.886    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.086 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.086    sum_cm_ch_cl00_out[130]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 4.160ns (87.712%)  route 0.583ns (12.288%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.886 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.886    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.067 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.067    sum_cm_ch_cl00_out[128]
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 4.146ns (87.676%)  route 0.583ns (12.324%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.053 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.053    sum_cm_ch_cl00_out[125]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 4.141ns (87.663%)  route 0.583ns (12.337%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.048 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.048    sum_cm_ch_cl00_out[127]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 4.227ns (90.140%)  route 0.462ns (9.860%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.454     5.158    u_kara_mult_66bit_cm/mult_cm_out[0]
    SLICE_X41Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.263 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.263    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_5_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.703 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.703    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.801 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.801    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.899 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.899    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.997 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.997    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.095    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.193 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.291 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.389 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.487 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.585 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.585    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.683 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.683    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.781 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.879 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.977 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.075 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.663 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.761 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.859 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.957 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.055 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.063    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.455 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.553 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.651 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.749 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.014 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.014    sum_cm_ch01_out[129]
    SLICE_X41Y32         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 4.222ns (90.130%)  route 0.462ns (9.871%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X40Y1          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.454     5.158    u_kara_mult_66bit_cm/mult_cm_out[0]
    SLICE_X41Y0          LUT2 (Prop_lut2_I0_O)        0.105     5.263 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.263    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_5_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.703 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.703    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.801 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.801    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.899 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.899    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.997 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.997    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.095    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.193 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.291 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.389 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.487 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.487    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.585 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.585    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.683 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.683    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.781 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.879 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.879    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.977 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.075 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.173 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.271 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.369 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.467 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.467    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.565 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.565    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.663 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.663    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.761 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.859 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.859    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.957 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.055 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.063    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.161 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.259 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.259    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.357 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.357    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.455 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.455    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.553 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.553    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.651 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.749 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.009 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.009    sum_cm_ch01_out[131]
    SLICE_X41Y32         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 4.081ns (87.504%)  route 0.583ns (12.496%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.988 r  sum_cm_ch_cl_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.988    sum_cm_ch_cl00_out[126]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[126]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 4.062ns (87.453%)  route 0.583ns (12.547%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.575     5.278    sum_cm_ch[1]
    SLICE_X45Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.383 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.383    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.840 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.840    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.938 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.938    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.036 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.036    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.134 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.232 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.232    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.330 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.428 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.428    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.526 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.722 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.722    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.820 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.114    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.408    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.604    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.702    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.996    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.102    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.200 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.298 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.396 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.396    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.494 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.494    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.592 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.592    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.690 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.788 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.969 r  sum_cm_ch_cl_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.969    sum_cm_ch_cl00_out[124]
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[124]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.464%)  route 0.213ns (56.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.558     1.533    clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  sum_1_tmp_1r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sum_1_tmp_1r_reg[41]/Q
                         net (fo=1, routed)           0.213     1.910    sum_1_tmp_1r[41]
    SLICE_X50Y10         FDRE                                         r  mult_out_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.821     2.045    clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  mult_out_reg[105]/C
                         clock pessimism             -0.254     1.791    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.053     1.844    mult_out_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.232%)  route 0.215ns (56.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.559     1.534    clk_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  sum_1_tmp_1r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  sum_1_tmp_1r_reg[27]/Q
                         net (fo=1, routed)           0.215     1.913    sum_1_tmp_1r[27]
    SLICE_X50Y8          FDRE                                         r  mult_out_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  mult_out_reg[91]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.052     1.844    mult_out_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.815%)  route 0.228ns (58.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.558     1.533    clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  sum_1_tmp_1r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  sum_1_tmp_1r_reg[40]/Q
                         net (fo=1, routed)           0.228     1.925    sum_1_tmp_1r[40]
    SLICE_X50Y10         FDRE                                         r  mult_out_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.821     2.045    clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  mult_out_reg[104]/C
                         clock pessimism             -0.254     1.791    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.060     1.851    mult_out_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.199%)  route 0.216ns (62.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.561     1.536    clk_IBUF_BUFG
    SLICE_X45Y2          FDRE                                         r  sum_1_tmp_1r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.128     1.664 r  sum_1_tmp_1r_reg[4]/Q
                         net (fo=1, routed)           0.216     1.880    sum_1_tmp_1r[4]
    SLICE_X50Y2          FDRE                                         r  mult_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.824     2.048    clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  mult_out_reg[68]/C
                         clock pessimism             -0.254     1.794    
    SLICE_X50Y2          FDRE (Hold_fdre_C_D)         0.010     1.804    mult_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mult_ch_out_4r_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_chh_carry_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.289ns (65.726%)  route 0.151ns (34.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  mult_ch_out_4r_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  mult_ch_out_4r_reg[119]/Q
                         net (fo=1, routed)           0.151     1.808    mult_ch_out_4r[119]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.161     1.969 r  sum_chh_carry_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    sum_chh_carry_reg[55]_i_1_n_4
    SLICE_X51Y32         FDRE                                         r  sum_chh_carry_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.815     2.039    clk_IBUF_BUFG
    SLICE_X51Y32         FDRE                                         r  sum_chh_carry_reg[55]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.105     1.890    sum_chh_carry_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_ch_out_1r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.078%)  route 0.285ns (66.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.555     1.530    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  u_kara_mult_66bit_ch/mult_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  u_kara_mult_66bit_ch/mult_out_reg[15]/Q
                         net (fo=1, routed)           0.285     1.956    mult_ch_out[15]
    SLICE_X45Y4          FDRE                                         r  mult_ch_out_1r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.827     2.051    clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  mult_ch_out_1r_reg[15]/C
                         clock pessimism             -0.254     1.797    
    SLICE_X45Y4          FDRE (Hold_fdre_C_D)         0.078     1.875    mult_ch_out_1r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 mult_ch_out_4r_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_chh_carry_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.291ns (65.583%)  route 0.153ns (34.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.554     1.529    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  mult_ch_out_4r_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  mult_ch_out_4r_reg[117]/Q
                         net (fo=1, routed)           0.153     1.810    mult_ch_out_4r[117]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163     1.973 r  sum_chh_carry_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    sum_chh_carry_reg[55]_i_1_n_6
    SLICE_X51Y32         FDRE                                         r  sum_chh_carry_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.815     2.039    clk_IBUF_BUFG
    SLICE_X51Y32         FDRE                                         r  sum_chh_carry_reg[53]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.105     1.890    sum_chh_carry_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.619%)  route 0.231ns (64.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.559     1.534    clk_IBUF_BUFG
    SLICE_X47Y7          FDRE                                         r  sum_1_tmp_1r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  sum_1_tmp_1r_reg[24]/Q
                         net (fo=1, routed)           0.231     1.893    sum_1_tmp_1r[24]
    SLICE_X51Y8          FDRE                                         r  mult_out_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.822     2.046    clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  mult_out_reg[88]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.016     1.808    mult_out_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_ch_out_1r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.918%)  route 0.287ns (67.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.556     1.531    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  u_kara_mult_66bit_ch/mult_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u_kara_mult_66bit_ch/mult_out_reg[16]/Q
                         net (fo=1, routed)           0.287     1.959    mult_ch_out[16]
    SLICE_X45Y5          FDRE                                         r  mult_ch_out_1r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.827     2.051    clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  mult_ch_out_1r_reg[16]/C
                         clock pessimism             -0.254     1.797    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.075     1.872    mult_ch_out_1r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_cmh_chl_carry_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.220%)  route 0.283ns (66.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.552     1.527    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_cmh_chl_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_cmh_chl_carry_reg[1]/Q
                         net (fo=1, routed)           0.283     1.952    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_cmh_chl_carry_reg_n_0_[1]
    SLICE_X52Y18         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.814     2.038    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[1]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.078     1.862    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/sum_2_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y10   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y2    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y5    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y9    u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y3    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y11   u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y2    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[25]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[26]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[27]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[28]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[29]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[30]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[31]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[32]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y20  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y20  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X66Y13  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X66Y13  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X66Y13  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X66Y13  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X66Y13  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[21]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X8Y14   u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X8Y14   u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X8Y14   u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X8Y14   u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X8Y14   u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[21]_srl2___mult_cl_out_2r_reg_r/CLK



