INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - The actual entries: 4294967295 , for Memory Initialization vector
WARNING:sim - A core named 'myram' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'myram'...
WARNING:sim - A core named 'myram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'myram'...
Delivering associated files for 'myram'...
Delivering EJava files for 'myram'...
Generating implementation netlist for 'myram'...
INFO:sim - Pre-processing HDL files for 'myram'...
Running synthesis for 'myram'
Running ngcbuild...
Writing VEO instantiation template for 'myram'...
Writing Verilog behavioral simulation model for 'myram'...
WARNING:sim - Overwriting existing file D:/study/COD
   lab/lab4/test/test/ipcore_dir/tmp/_cg/myram/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory D:/study/COD
lab/lab4/test/test/ipcore_dir/tmp/_cg/myram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'myram'...
Generating metadata file...
Regenerating ISE project file for 'myram'...
Generating ISE project...
XCO file found: myram.xco
XMDF file found: myram_xmdf.tcl
Adding D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.asy -view all
-origin_type imported
Adding D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.ngc -view all
-origin_type created
Checking file "D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.ngc" for
project device match ...
File "D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.ngc" device
information matches project device.
Adding D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.sym -view all
-origin_type imported
Adding D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/study/COD
   lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/study/COD lab/lab4/test/test/ipcore_dir/tmp/_cg/myram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/myram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'myram'.
