<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: CRC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CRC</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__CRC__t.html">typedef_CRC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the CRC peripheral.  <a href="structtypedef__CRC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__CRC__t.html">typedef_CRC_t</a> *)<a class="el" href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">CRC_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga4381bb54c2dbc34500521165aa7b89b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the CRC peripheral.  <a href="group__CRC.html#ga4381bb54c2dbc34500521165aa7b89b1">More...</a><br /></td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3754385271c4f2a2648b471683d21149"></a>Data Register </p>
</td></tr>
<tr class="memitem:ga20402272f26f47e51f170d6c3e44793f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga20402272f26f47e51f170d6c3e44793f">CRC_CR_DR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga20402272f26f47e51f170d6c3e44793f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Data Register bits  <a href="group__CRC.html#ga20402272f26f47e51f170d6c3e44793f">More...</a><br /></td></tr>
<tr class="separator:ga20402272f26f47e51f170d6c3e44793f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gada596183c4087696c486546e88176038"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16-bit] Regular data  <a href="group__CRC.html#gada596183c4087696c486546e88176038">More...</a><br /></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaba04cbc99cf442c7e6155bef625c5663"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Date units in BCD format  <a href="group__CRC.html#gaba04cbc99cf442c7e6155bef625c5663">More...</a><br /></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga52e40cec8161ee20176d92d547fef350"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Date tens in BCD format  <a href="group__CRC.html#ga52e40cec8161ee20176d92d547fef350">More...</a><br /></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac9221f60ccf3581f3c543fdedddf4372"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Month units in BCD format  <a href="group__CRC.html#gac9221f60ccf3581f3c543fdedddf4372">More...</a><br /></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Month tens in BCD format  <a href="group__CRC.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">More...</a><br /></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga6f46c349f75a31973e094729fe96543f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Week day units  <a href="group__CRC.html#ga6f46c349f75a31973e094729fe96543f">More...</a><br /></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Year units in BCD format  <a href="group__CRC.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">More...</a><br /></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga14d55b6d841825ec65736e08c09b1d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Year tens in BCD format  <a href="group__CRC.html#ga14d55b6d841825ec65736e08c09b1d83">More...</a><br /></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac43021a4a7f79672d27c36a469b301d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] 8-bit data register  <a href="group__CRC.html#gac43021a4a7f79672d27c36a469b301d5">More...</a><br /></td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IDR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp662f521b12c240d2c3c195f3df817b0c"></a>Independent Data Register </p>
</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a></td></tr>
<tr class="memdesc:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] General purpose register bits  <a href="group__CRC.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">More...</a><br /></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d7b33fc26ca22c2011aaa97fecc43d8"></a>Control Register </p>
</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7d57481fb891a0964b40f721354c56d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Reset bit  <a href="group__CRC.html#ga7d57481fb891a0964b40f721354c56d7">More...</a><br /></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power deepsleep  <a href="group__CRC.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">More...</a><br /></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8c8075e98772470804c9e3fe74984115"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power-down deepsleep  <a href="group__CRC.html#ga8c8075e98772470804c9e3fe74984115">More...</a><br /></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3928de64f633b84770b1cfecea702fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clear wakeup flag  <a href="group__CRC.html#ga3928de64f633b84770b1cfecea702fa7">More...</a><br /></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab44484cacc35c80cf82eb011d6cbe13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clear standy flag  <a href="group__CRC.html#gab44484cacc35c80cf82eb011d6cbe13a">More...</a><br /></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power voltage detector enable  <a href="group__CRC.html#ga05d5c39759e69a294c0ab9bea8f142e5">More...</a><br /></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gac73c24d43953c7598e42acdd4c4e7435"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Power voltage detection level selection  <a href="group__CRC.html#gac73c24d43953c7598e42acdd4c4e7435">More...</a><br /></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf5c65ab845794ef48f09faa2ee44f718"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Disable backup domain write protection  <a href="group__CRC.html#gaf5c65ab845794ef48f09faa2ee44f718">More...</a><br /></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Flash power-down in stop mode  <a href="group__CRC.html#gafc01f8b6d4bd0294f745fde6d8e57002">More...</a><br /></td></tr>
<tr class="separator:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power regulator Low Voltage in Deep Sleep  <a href="group__CRC.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">More...</a><br /></td></tr>
<tr class="separator:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e8c390899e9e836f1c52d90b64488d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga40e8c390899e9e836f1c52d90b64488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main regulator Low voltage in Deep Sleep  <a href="group__CRC.html#ga40e8c390899e9e836f1c52d90b64488d">More...</a><br /></td></tr>
<tr class="separator:ga40e8c390899e9e836f1c52d90b64488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga1c2283f1ef4a5ec4db50ac65b5e74d20">PWR_CR_ADCD1</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADCD1  <a href="group__CRC.html#ga1c2283f1ef4a5ec4db50ac65b5e74d20">More...</a><br /></td></tr>
<tr class="separator:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaccc33f1ba4e374e116ffa50f3a503030"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2//!&lt; [1-bit] e WKUP pin  <a href="group__CRC.html#gaccc33f1ba4e374e116ffa50f3a503030">More...</a><br /></td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99becaceb185431dbf46fb22718d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0f99becaceb185431dbf46fb22718d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup regulator enable  <a href="group__CRC.html#ga0f99becaceb185431dbf46fb22718d0a">More...</a><br /></td></tr>
<tr class="separator:ga0f99becaceb185431dbf46fb22718d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4126ed19cce54a5411ff8dd440171695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4126ed19cce54a5411ff8dd440171695"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regulator voltage scaling output selection ready bit  <a href="group__CRC.html#ga4126ed19cce54a5411ff8dd440171695">More...</a><br /></td></tr>
<tr class="separator:ga4126ed19cce54a5411ff8dd440171695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock enable  <a href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">More...</a><br /></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock ready flag  <a href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">More...</a><br /></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5cb4397b2095c31660a01b748386aa70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Internal high-speed clock trimming  <a href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">More...</a><br /></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Internal high-speed clock calibration  <a href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">More...</a><br /></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gadb8228c9020595b4cf9995137b8c9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock enable  <a href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">More...</a><br /></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga86a34e00182c83409d89ff566cb02cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock ready flag  <a href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">More...</a><br /></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa3288090671af5a959aae4d7f7696d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock bypass  <a href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">More...</a><br /></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gacc05308869ad055e1e6f2c32d738aecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock security system enable  <a href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">More...</a><br /></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gad0e73d5b0a4883e074d40029b49ee47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL enable  <a href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">More...</a><br /></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL clock ready flag  <a href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">More...</a><br /></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga3ccb8964b640530f1080f9ea549d8133"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S enable  <a href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">More...</a><br /></td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga7354703f289244a71753debf3ae26e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S clock ready flag  <a href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">More...</a><br /></td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga400774feb33ed7544d57d6a0a76e0f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] 7-bit counter  <a href="group__CRC.html#ga400774feb33ed7544d57d6a0a76e0f70">More...</a><br /></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga54a2d55571417d9dfb05826b40d997b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Wakeup clock selection  <a href="group__CRC.html#ga54a2d55571417d9dfb05826b40d997b0">More...</a><br /></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad076bde34be7d24f088fd2c003b7a7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timestamp event active edge  <a href="group__CRC.html#gad076bde34be7d24f088fd2c003b7a7f7">More...</a><br /></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga646ef1071cacc2d30bbef5597c817021"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Reference clock detection enable  <a href="group__CRC.html#ga646ef1071cacc2d30bbef5597c817021">More...</a><br /></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga34d50a3eff3364e6da4fefed9962a054"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bypass the shadow registers  <a href="group__CRC.html#ga34d50a3eff3364e6da4fefed9962a054">More...</a><br /></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Hour format  <a href="group__CRC.html#gab2706e31a1bc8d95b682fe47611e0dd3">More...</a><br /></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4ce7cb8b575142e125863d61ea4765ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Coarse digital calibration enable  <a href="group__CRC.html#ga4ce7cb8b575142e125863d61ea4765ba">More...</a><br /></td></tr>
<tr class="separator:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8a8cdeac61f06e4737800b64a901d584"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A enable  <a href="group__CRC.html#ga8a8cdeac61f06e4737800b64a901d584">More...</a><br /></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga17d0850002ed42742ff75a82dc4e8586"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B enable  <a href="group__CRC.html#ga17d0850002ed42742ff75a82dc4e8586">More...</a><br /></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga061be0d3cdea721e5cb695cda0699bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer enable  <a href="group__CRC.html#ga061be0d3cdea721e5cb695cda0699bc3">More...</a><br /></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Time stamp enable  <a href="group__CRC.html#ga94fa98ca8cac9078b9bb82c89593d3c0">More...</a><br /></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9138f75267bd93f8de6738225217d583"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A interrupt enable  <a href="group__CRC.html#ga9138f75267bd93f8de6738225217d583">More...</a><br /></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac6269c9dd5cee650024ede0b0c42e87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B interrutp enable  <a href="group__CRC.html#gac6269c9dd5cee650024ede0b0c42e87d">More...</a><br /></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga5e0a1419830a16667cea4f6454913226"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer interrupt enable  <a href="group__CRC.html#ga5e0a1419830a16667cea4f6454913226">More...</a><br /></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaf376dffb9f2777ef275f23410e35600d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timestamp interrupt enable  <a href="group__CRC.html#gaf376dffb9f2777ef275f23410e35600d">More...</a><br /></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Add 1 hour (summer time change)  <a href="group__CRC.html#gaae1a8439d08e28289398dcf3c2b4b47b">More...</a><br /></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Substract 1 hour (winter time change)  <a href="group__CRC.html#ga220cf6237eac208acc8ae4c55e0b5e6f">More...</a><br /></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup  <a href="group__CRC.html#ga0e7a474de1a01816bc9d9b6fa7272289">More...</a><br /></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga197c587884b9c1dcb2970e9ec2589b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Calibration putput selection  <a href="group__CRC.html#ga197c587884b9c1dcb2970e9ec2589b41">More...</a><br /></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output polarity  <a href="group__CRC.html#ga53f21b5adadbcc5eb255683d5decc9cb">More...</a><br /></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga8f81115ef3fd366de73e84ab667d369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Output selection  <a href="group__CRC.html#ga8f81115ef3fd366de73e84ab667d369b">More...</a><br /></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga3cdfa862acfa6068b7ba847f77269d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Calibration output enable  <a href="group__CRC.html#ga3cdfa862acfa6068b7ba847f77269d60">More...</a><br /></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gada596183c4087696c486546e88176038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada596183c4087696c486546e88176038">&#9670;&nbsp;</a></span>ADC_DR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="structtypedef__CRC__t.html">typedef_CRC_t</a> *)<a class="el" href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">CRC_BASEADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20402272f26f47e51f170d6c3e44793f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20402272f26f47e51f170d6c3e44793f">&#9670;&nbsp;</a></span>CRC_CR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_DR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d57481fb891a0964b40f721354c56d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d57481fb891a0964b40f721354c56d7">&#9670;&nbsp;</a></span>CRC_CR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CR_RESET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9a0feb3cf1d8c5871e663ca4a174cc0">&#9670;&nbsp;</a></span>CRC_IDR_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_IDR_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac43021a4a7f79672d27c36a469b301d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43021a4a7f79672d27c36a469b301d5">&#9670;&nbsp;</a></span>I2C_DR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_DR_DR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c2283f1ef4a5ec4db50ac65b5e74d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c2283f1ef4a5ec4db50ac65b5e74d20">&#9670;&nbsp;</a></span>PWR_CR_ADCD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_ADCD1&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab44484cacc35c80cf82eb011d6cbe13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44484cacc35c80cf82eb011d6cbe13a">&#9670;&nbsp;</a></span>PWR_CR_CSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CSBF&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3928de64f633b84770b1cfecea702fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3928de64f633b84770b1cfecea702fa7">&#9670;&nbsp;</a></span>PWR_CR_CWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_CWUF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5c65ab845794ef48f09faa2ee44f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c65ab845794ef48f09faa2ee44f718">&#9670;&nbsp;</a></span>PWR_CR_DBP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_DBP&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc01f8b6d4bd0294f745fde6d8e57002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc01f8b6d4bd0294f745fde6d8e57002">&#9670;&nbsp;</a></span>PWR_CR_FPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_FPDS&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3aeb8d6f2539b0a3a4b851aeba0eea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aeb8d6f2539b0a3a4b851aeba0eea66">&#9670;&nbsp;</a></span>PWR_CR_LPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPDS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e37ea5ff0bd06d0d5aa7b2f15d63495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">&#9670;&nbsp;</a></span>PWR_CR_LPLVDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_LPLVDS&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40e8c390899e9e836f1c52d90b64488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40e8c390899e9e836f1c52d90b64488d">&#9670;&nbsp;</a></span>PWR_CR_MRLVDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_MRLVDS&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c8075e98772470804c9e3fe74984115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8075e98772470804c9e3fe74984115">&#9670;&nbsp;</a></span>PWR_CR_PDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PDDS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac73c24d43953c7598e42acdd4c4e7435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac73c24d43953c7598e42acdd4c4e7435">&#9670;&nbsp;</a></span>PWR_CR_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PLS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05d5c39759e69a294c0ab9bea8f142e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d5c39759e69a294c0ab9bea8f142e5">&#9670;&nbsp;</a></span>PWR_CR_PVDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_PVDE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccc33f1ba4e374e116ffa50f3a503030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc33f1ba4e374e116ffa50f3a503030">&#9670;&nbsp;</a></span>PWR_CR_VOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR_VOS&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f99becaceb185431dbf46fb22718d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f99becaceb185431dbf46fb22718d0a">&#9670;&nbsp;</a></span>PWR_CSR_BRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_BRE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4126ed19cce54a5411ff8dd440171695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4126ed19cce54a5411ff8dd440171695">&#9670;&nbsp;</a></span>PWR_CSR_VOSRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CSR_VOSRDY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ae770db9851f14ad7c14a693f0f6d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cb4397b2095c31660a01b748386aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb4397b2095c31660a01b748386aa70">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ccb8964b640530f1080f9ea549d8133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ccb8964b640530f1080f9ea549d8133">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SON&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7354703f289244a71753debf3ae26e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7354703f289244a71753debf3ae26e46">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SRDY&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae1a8439d08e28289398dcf3c2b4b47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae1a8439d08e28289398dcf3c2b4b47b">&#9670;&nbsp;</a></span>RTC_CR_ADD1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ADD1H&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a8cdeac61f06e4737800b64a901d584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8cdeac61f06e4737800b64a901d584">&#9670;&nbsp;</a></span>RTC_CR_ALRAE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRAE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9138f75267bd93f8de6738225217d583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9138f75267bd93f8de6738225217d583">&#9670;&nbsp;</a></span>RTC_CR_ALRAIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRAIE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17d0850002ed42742ff75a82dc4e8586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d0850002ed42742ff75a82dc4e8586">&#9670;&nbsp;</a></span>RTC_CR_ALRBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRBE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6269c9dd5cee650024ede0b0c42e87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6269c9dd5cee650024ede0b0c42e87d">&#9670;&nbsp;</a></span>RTC_CR_ALRBIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_ALRBIE&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e7a474de1a01816bc9d9b6fa7272289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e7a474de1a01816bc9d9b6fa7272289">&#9670;&nbsp;</a></span>RTC_CR_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_BKP&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34d50a3eff3364e6da4fefed9962a054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34d50a3eff3364e6da4fefed9962a054">&#9670;&nbsp;</a></span>RTC_CR_BYPSHAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_BYPSHAD&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3cdfa862acfa6068b7ba847f77269d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cdfa862acfa6068b7ba847f77269d60">&#9670;&nbsp;</a></span>RTC_CR_COE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_COE&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga197c587884b9c1dcb2970e9ec2589b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197c587884b9c1dcb2970e9ec2589b41">&#9670;&nbsp;</a></span>RTC_CR_COSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_COSEL&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ce7cb8b575142e125863d61ea4765ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce7cb8b575142e125863d61ea4765ba">&#9670;&nbsp;</a></span>RTC_CR_DCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_DCE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2706e31a1bc8d95b682fe47611e0dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2706e31a1bc8d95b682fe47611e0dd3">&#9670;&nbsp;</a></span>RTC_CR_FMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_FMT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f81115ef3fd366de73e84ab667d369b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f81115ef3fd366de73e84ab667d369b">&#9670;&nbsp;</a></span>RTC_CR_OSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_OSEL&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53f21b5adadbcc5eb255683d5decc9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f21b5adadbcc5eb255683d5decc9cb">&#9670;&nbsp;</a></span>RTC_CR_POL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_POL&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga646ef1071cacc2d30bbef5597c817021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga646ef1071cacc2d30bbef5597c817021">&#9670;&nbsp;</a></span>RTC_CR_REFCKON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_REFCKON&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga220cf6237eac208acc8ae4c55e0b5e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220cf6237eac208acc8ae4c55e0b5e6f">&#9670;&nbsp;</a></span>RTC_CR_SUB1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_SUB1H&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga94fa98ca8cac9078b9bb82c89593d3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94fa98ca8cac9078b9bb82c89593d3c0">&#9670;&nbsp;</a></span>RTC_CR_TSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSE&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad076bde34be7d24f088fd2c003b7a7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad076bde34be7d24f088fd2c003b7a7f7">&#9670;&nbsp;</a></span>RTC_CR_TSEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSEDGE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf376dffb9f2777ef275f23410e35600d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf376dffb9f2777ef275f23410e35600d">&#9670;&nbsp;</a></span>RTC_CR_TSIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_TSIE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54a2d55571417d9dfb05826b40d997b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54a2d55571417d9dfb05826b40d997b0">&#9670;&nbsp;</a></span>RTC_CR_WUCKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_WUCKSEL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga061be0d3cdea721e5cb695cda0699bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061be0d3cdea721e5cb695cda0699bc3">&#9670;&nbsp;</a></span>RTC_CR_WUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_WUTE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e0a1419830a16667cea4f6454913226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e0a1419830a16667cea4f6454913226">&#9670;&nbsp;</a></span>RTC_CR_WUTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR_WUTIE&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga52e40cec8161ee20176d92d547fef350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e40cec8161ee20176d92d547fef350">&#9670;&nbsp;</a></span>RTC_DR_DT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba04cbc99cf442c7e6155bef625c5663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba04cbc99cf442c7e6155bef625c5663">&#9670;&nbsp;</a></span>RTC_DR_DU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_DU&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26f0d3ce1c6c6785bd8fbae556f68b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f0d3ce1c6c6785bd8fbae556f68b31">&#9670;&nbsp;</a></span>RTC_DR_MT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9221f60ccf3581f3c543fdedddf4372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9221f60ccf3581f3c543fdedddf4372">&#9670;&nbsp;</a></span>RTC_DR_MU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_MU&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f46c349f75a31973e094729fe96543f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f46c349f75a31973e094729fe96543f">&#9670;&nbsp;</a></span>RTC_DR_WDU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_WDU&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14d55b6d841825ec65736e08c09b1d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14d55b6d841825ec65736e08c09b1d83">&#9670;&nbsp;</a></span>RTC_DR_YT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd1bdc8fad3fdeb14058c9158f39ae9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd1bdc8fad3fdeb14058c9158f39ae9e">&#9670;&nbsp;</a></span>RTC_DR_YU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR_YU&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga400774feb33ed7544d57d6a0a76e0f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400774feb33ed7544d57d6a0a76e0f70">&#9670;&nbsp;</a></span>WWDG_CR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_T&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab647e9997b8b8e67de72af1aaea3f52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab647e9997b8b8e67de72af1aaea3f52f">&#9670;&nbsp;</a></span>WWDG_CR_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_CR_WDGA&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
