drm/amdgpu/gfx9: use reset default for PA_SC_FIFO_SIZE

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Alex Deucher <alexander.deucher@amd.com>
commit 02d7a73b5048a82d4344ba598cbf19dcc9df913f
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/02d7a73b.failed

Recommended by the hw team.

Reviewed-and-Tested-by: Huang Rui <ray.huang@amd.com>
	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit 02d7a73b5048a82d4344ba598cbf19dcc9df913f)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
diff --cc drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
index a69153435ea7,5bdd7c42b00e..000000000000
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
@@@ -1751,25 -1960,6 +1751,28 @@@ static void gfx_v9_0_gpu_init(struct am
  	mutex_unlock(&adev->srbm_mutex);
  
  	gfx_v9_0_init_compute_vmid(adev);
++<<<<<<< HEAD
 +
 +	mutex_lock(&adev->grbm_idx_mutex);
 +	/*
 +	 * making sure that the following register writes will be broadcasted
 +	 * to all the shaders
 +	 */
 +	gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
 +
 +	WREG32_SOC15(GC, 0, mmPA_SC_FIFO_SIZE,
 +		   (adev->gfx.config.sc_prim_fifo_size_frontend <<
 +			PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT) |
 +		   (adev->gfx.config.sc_prim_fifo_size_backend <<
 +			PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT) |
 +		   (adev->gfx.config.sc_hiz_tile_fifo_size <<
 +			PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT) |
 +		   (adev->gfx.config.sc_earlyz_tile_fifo_size <<
 +			PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT));
 +	mutex_unlock(&adev->grbm_idx_mutex);
 +
++=======
++>>>>>>> 02d7a73b5048 (drm/amdgpu/gfx9: use reset default for PA_SC_FIFO_SIZE)
  }
  
  static void gfx_v9_0_wait_for_rlc_serdes(struct amdgpu_device *adev)
* Unmerged path drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
