

================================================================
== Vitis HLS Report for 'compute_Pipeline_DOT_DOT_INNER'
================================================================
* Date:           Tue Dec 17 15:07:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.637 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT_DOT_INNER  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      136|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       58|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_16s_44_1_1_U6  |mul_32s_16s_44_1_1  |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln124_1_fu_156_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln124_fu_130_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln127_fu_198_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln129_fu_186_p2       |         +|   0|  0|  17|          10|          10|
    |result_V_3_fu_246_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_ln124_fu_124_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln127_fu_142_p2      |      icmp|   0|  0|  10|           6|           7|
    |select_ln124_1_fu_162_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln124_fu_148_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 136|          85|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_60                               |   9|          2|    6|         12|
    |indvar_flatten_fu_64                  |   9|          2|   11|         22|
    |j_fu_56                               |   9|          2|    6|         12|
    |result_V_fu_52                        |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   80|        160|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |   6|   0|    6|          0|
    |indvar_flatten_fu_64     |  11|   0|   11|          0|
    |j_fu_56                  |   6|   0|    6|          0|
    |result_V_fu_52           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  58|   0|   58|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|result_V_out                  |  out|   32|      ap_vld|                    result_V_out|       pointer|
|result_V_out_ap_vld           |  out|    1|      ap_vld|                    result_V_out|       pointer|
|theta_local_V_address0        |  out|   10|   ap_memory|                   theta_local_V|         array|
|theta_local_V_ce0             |  out|    1|   ap_memory|                   theta_local_V|         array|
|theta_local_V_q0              |   in|   32|   ap_memory|                   theta_local_V|         array|
|training_instance_V_address0  |  out|   10|   ap_memory|             training_instance_V|         array|
|training_instance_V_ce0       |  out|    1|   ap_memory|             training_instance_V|         array|
|training_instance_V_q0        |   in|   16|   ap_memory|             training_instance_V|         array|
+------------------------------+-----+-----+------------+--------------------------------+--------------+

