Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 11:41:17 2024
| Host         : DESKTOP-1V0CU1G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         13          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       3           
TIMING-20  Warning           Non-clocked latch                                   6           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.671        0.000                      0                  189        0.229        0.000                      0                  189        2.633        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.671        0.000                      0                   58        0.250        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.602        0.000                      0                  131        0.229        0.000                      0                  131        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.997ns (31.274%)  route 4.389ns (68.726%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 5.995 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.700     1.287    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.411 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_3/O
                         net (fo=1, routed)           0.452     1.862    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_3_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_2/O
                         net (fo=1, routed)           0.636     2.622    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_2_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1/O
                         net (fo=1, routed)           0.000     2.746    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686     5.995    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.492     5.504    
                         clock uncertainty           -0.116     5.388    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.029     5.417    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.743ns (31.904%)  route 3.720ns (68.096%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.263ns = ( 5.996 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.475     1.062    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.118     1.180 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.643     1.824    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.687     5.996    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.492     5.505    
                         clock uncertainty           -0.116     5.389    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.245     5.144    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.743ns (32.804%)  route 3.570ns (67.196%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.261ns = ( 5.998 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.475     1.062    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.118     1.180 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.494     1.674    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.689     5.998    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y38          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.492     5.507    
                         clock uncertainty           -0.116     5.391    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.283     5.108    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.749ns (32.106%)  route 3.699ns (67.894%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.262ns = ( 5.997 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.475     1.062    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.124     1.186 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1/O
                         net (fo=2, routed)           0.622     1.808    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.688     5.997    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.492     5.506    
                         clock uncertainty           -0.116     5.390    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.058     5.332    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.749ns (32.431%)  route 3.644ns (67.569%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.263ns = ( 5.996 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.498     1.085    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.124     1.209 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1/O
                         net (fo=2, routed)           0.544     1.753    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.687     5.996    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.492     5.505    
                         clock uncertainty           -0.116     5.389    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.067     5.322    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.749ns (32.654%)  route 3.607ns (67.346%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.263ns = ( 5.996 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.475     1.062    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I2_O)        0.124     1.186 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1/O
                         net (fo=2, routed)           0.530     1.717    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.687     5.996    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.492     5.505    
                         clock uncertainty           -0.116     5.389    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.058     5.331    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.331    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.749ns (33.740%)  route 3.435ns (66.260%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 5.995 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.452     0.255    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT4 (Prop_lut4_I0_O)        0.332     0.587 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.493     1.080    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I4_O)        0.124     1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1/O
                         net (fo=2, routed)           0.340     1.544    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686     5.995    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.492     5.504    
                         clock uncertainty           -0.116     5.388    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.047     5.341    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.341    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.625ns (31.857%)  route 3.476ns (68.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.263ns = ( 5.996 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.498     0.301    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.332     0.633 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[3]_i_1/O
                         net (fo=2, routed)           0.828     1.461    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[3]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.687     5.996    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                         clock pessimism             -0.492     5.505    
                         clock uncertainty           -0.116     5.389    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.109     5.280    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.280    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.620ns (33.371%)  route 3.235ns (66.629%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 5.995 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.395    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.327     0.722 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.494     1.215    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686     5.995    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.492     5.504    
                         clock uncertainty           -0.116     5.388    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.289     5.099    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.620ns (33.384%)  route 3.233ns (66.616%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.262ns = ( 5.997 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.639ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.889    -3.639    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -3.183 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.696    -2.487    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[1]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.152    -2.335 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2/O
                         net (fo=7, routed)           0.630    -1.705    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_2_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.358    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.823    -0.524    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.327    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.592     0.395    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I0_O)        0.327     0.722 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.492     1.213    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.688     5.997    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.492     5.506    
                         clock uncertainty           -0.116     5.390    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.289     5.101    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  3.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.284%)  route 0.162ns (43.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.664    -0.697    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.533 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.162    -0.371    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[8]
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.326    Inst_VGA_Manager/Inst_VGA_Sync/h_count[8]
    SLICE_X2Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.939    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                         clock pessimism             -0.046    -0.697    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.576    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.736%)  route 0.174ns (48.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.637    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.583 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/Q
                         net (fo=9, routed)           0.174    -0.410    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[2]
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.045    -0.365 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.910    -0.680    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.030    -0.710    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.092    -0.618    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.637    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.583 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/Q
                         net (fo=3, routed)           0.170    -0.413    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[9]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.368    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.910    -0.680    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.044    -0.724    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.092    -0.632    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.664    -0.697    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.556 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.192    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[3]
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.042    -0.323 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[4]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.939    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.046    -0.697    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.107    -0.590    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.091%)  route 0.185ns (49.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.663    -0.698    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.185    -0.372    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[9]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.938    -0.652    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.046    -0.698    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.606    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.664    -0.697    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.556 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.192    -0.365    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[3]
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[3]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.939    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.046    -0.697    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.091    -0.606    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.663    -0.698    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y31          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.534 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=12, routed)          0.199    -0.336    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.938    -0.652    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y31          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.046    -0.698    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.578    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.663    -0.698    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y32          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.557 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.212    -0.345    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[9]
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.939    -0.651    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.032    -0.683    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.091    -0.592    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.206%)  route 0.177ns (43.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.664    -0.697    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.569 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/Q
                         net (fo=12, routed)          0.177    -0.392    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[4]
    SLICE_X4Y34          LUT5 (Prop_lut5_I3_O)        0.099    -0.293 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]
    SLICE_X4Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.940    -0.650    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                         clock pessimism             -0.032    -0.682    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.091    -0.591    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.603%)  route 0.231ns (55.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.637    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.583 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/Q
                         net (fo=9, routed)           0.231    -0.352    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[3]
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.910    -0.680    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.030    -0.710    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.091    -0.619    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y34     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y33     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 Inst_MainFSM/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.040ns (23.699%)  route 3.348ns (76.301%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.720     5.323    Inst_MainFSM/clk_CV
    SLICE_X6Y62          FDRE                                         r  Inst_MainFSM/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Inst_MainFSM/counter_reg[24]/Q
                         net (fo=3, routed)           1.105     6.945    Inst_MainFSM/counter_reg[24]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124     7.069 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_6/O
                         net (fo=1, routed)           0.634     7.704    Inst_MainFSM/FSM_onehot_cur_state[2]_i_6_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.828 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_4/O
                         net (fo=1, routed)           0.810     8.637    Inst_MainFSM/FSM_onehot_cur_state[2]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.800     9.561    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.150     9.711 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.711    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.603    15.026    Inst_MainFSM/clk_CV
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.047    15.313    Inst_MainFSM/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 Inst_MainFSM/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.014ns (25.054%)  route 3.033ns (74.946%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.720     5.323    Inst_MainFSM/clk_CV
    SLICE_X6Y62          FDRE                                         r  Inst_MainFSM/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Inst_MainFSM/counter_reg[24]/Q
                         net (fo=3, routed)           1.105     6.945    Inst_MainFSM/counter_reg[24]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124     7.069 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_6/O
                         net (fo=1, routed)           0.634     7.704    Inst_MainFSM/FSM_onehot_cur_state[2]_i_6_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.828 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_4/O
                         net (fo=1, routed)           0.810     8.637    Inst_MainFSM/FSM_onehot_cur_state[2]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.485     9.246    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.370 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.370    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.602    15.025    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029    15.294    Inst_MainFSM/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 Inst_MainFSM/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.008ns (24.943%)  route 3.033ns (75.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.720     5.323    Inst_MainFSM/clk_CV
    SLICE_X6Y62          FDRE                                         r  Inst_MainFSM/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  Inst_MainFSM/counter_reg[24]/Q
                         net (fo=3, routed)           1.105     6.945    Inst_MainFSM/counter_reg[24]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.124     7.069 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_6/O
                         net (fo=1, routed)           0.634     7.704    Inst_MainFSM/FSM_onehot_cur_state[2]_i_6_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.828 f  Inst_MainFSM/FSM_onehot_cur_state[2]_i_4/O
                         net (fo=1, routed)           0.810     8.637    Inst_MainFSM/FSM_onehot_cur_state[2]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.485     9.246    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.118     9.364 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.364    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.602    15.025    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.075    15.340    Inst_MainFSM/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.971%)  route 2.626ns (76.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.737     8.772    Inst_Clock_Converter/clk_temp
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.595    15.018    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.853    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.971%)  route 2.626ns (76.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.737     8.772    Inst_Clock_Converter/clk_temp
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.595    15.018    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.853    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.971%)  route 2.626ns (76.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.737     8.772    Inst_Clock_Converter/clk_temp
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.595    15.018    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.853    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.828ns (24.873%)  route 2.501ns (75.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.612     8.647    Inst_Clock_Converter/clk_temp
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.598    15.021    Inst_Clock_Converter/clk_CV
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.832    Inst_Clock_Converter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.828ns (24.873%)  route 2.501ns (75.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.612     8.647    Inst_Clock_Converter/clk_temp
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.598    15.021    Inst_Clock_Converter/clk_CV
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.832    Inst_Clock_Converter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.828ns (24.873%)  route 2.501ns (75.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.612     8.647    Inst_Clock_Converter/clk_temp
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.598    15.021    Inst_Clock_Converter/clk_CV
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.832    Inst_Clock_Converter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.828ns (24.873%)  route 2.501ns (75.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.715     5.318    Inst_Clock_Converter/clk_CV
    SLICE_X4Y67          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  Inst_Clock_Converter/counter_reg[19]/Q
                         net (fo=2, routed)           0.951     6.725    Inst_Clock_Converter/counter[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.849 f  Inst_Clock_Converter/counter[19]_i_4/O
                         net (fo=1, routed)           0.505     7.354    Inst_Clock_Converter/counter[19]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.478 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.433     7.910    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124     8.034 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.612     8.647    Inst_Clock_Converter/clk_temp
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.598    15.021    Inst_Clock_Converter/clk_CV
    SLICE_X4Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    14.832    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.197%)  route 0.165ns (43.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.640     1.560    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X14Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.165     1.889    Inst_ScaledString/scaling[5].Inst_Scaler/en_reg_n_0
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.048     1.937 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[60][5]_i_1/O
                         net (fo=1, routed)           0.000     1.937    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]_0
    SLICE_X14Y43         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.916     2.081    Inst_ScaledString/scaling[6].Inst_Scaler/clk_CV
    SLICE_X14Y43         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/C
                         clock pessimism             -0.504     1.577    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.131     1.708    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.845%)  route 0.165ns (44.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.640     1.560    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X14Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.165     1.889    Inst_ScaledString/scaling[5].Inst_Scaler/en_reg_n_0
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.934 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[30][0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][0]_2
    SLICE_X14Y43         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.916     2.081    Inst_ScaledString/scaling[3].Inst_Scaler/clk_CV
    SLICE_X14Y43         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][0]/C
                         clock pessimism             -0.504     1.577    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120     1.697    Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled_reg[30][0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.599     1.518    Inst_Clock_Converter/clk_CV
    SLICE_X5Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Inst_Clock_Converter/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.828    Inst_Clock_Converter/counter[0]
    SLICE_X5Y64          LUT1 (Prop_lut1_I0_O)        0.042     1.870 r  Inst_Clock_Converter/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    Inst_Clock_Converter/p_1_in[0]
    SLICE_X5Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.869     2.034    Inst_Clock_Converter/clk_CV
    SLICE_X5Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.105     1.623    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.603     1.522    Inst_MainFSM/clk_CV
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=4, routed)           0.168     1.832    Inst_MainFSM/FSM_onehot_cur_state_reg_n_0_[0]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.042     1.874 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.874     2.039    Inst_MainFSM/clk_CV
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.105     1.627    Inst_MainFSM/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.999%)  route 0.181ns (46.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.640     1.560    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X14Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.181     1.905    Inst_ScaledString/scaling[5].Inst_Scaler/en_reg_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.048     1.953 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[15][25]_i_1/O
                         net (fo=1, routed)           0.000     1.953    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]_0
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.915     2.080    Inst_ScaledString/scaling[7].Inst_Scaler/clk_CV
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.107     1.704    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.507%)  route 0.182ns (46.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.640     1.560    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X14Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.182     1.906    Inst_ScaledString/scaling[5].Inst_Scaler/en_reg_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[60][0]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[60][0]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.915     2.080    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.092     1.689    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.645%)  route 0.181ns (46.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.640     1.560    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X14Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Inst_ScaledString/scaling[5].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.181     1.905    Inst_ScaledString/scaling[5].Inst_Scaler/en_reg_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled[0][59]_i_1/O
                         net (fo=1, routed)           0.000     1.950    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]_1
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.915     2.080    Inst_ScaledString/scaling[0].Inst_Scaler/clk_CV
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.091     1.688    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_MainFSM/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.601     1.520    Inst_MainFSM/clk_CV
    SLICE_X6Y61          FDRE                                         r  Inst_MainFSM/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_MainFSM/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.810    Inst_MainFSM/counter_reg[22]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  Inst_MainFSM/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    Inst_MainFSM/counter_reg[20]_i_1_n_5
    SLICE_X6Y61          FDRE                                         r  Inst_MainFSM/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.872     2.037    Inst_MainFSM/clk_CV
    SLICE_X6Y61          FDRE                                         r  Inst_MainFSM/counter_reg[22]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.134     1.654    Inst_MainFSM/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_MainFSM/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X6Y58          FDRE                                         r  Inst_MainFSM/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  Inst_MainFSM/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.811    Inst_MainFSM/counter_reg[10]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  Inst_MainFSM/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    Inst_MainFSM/counter_reg[8]_i_1_n_5
    SLICE_X6Y58          FDRE                                         r  Inst_MainFSM/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.873     2.038    Inst_MainFSM/clk_CV
    SLICE_X6Y58          FDRE                                         r  Inst_MainFSM/counter_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.134     1.655    Inst_MainFSM/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_MainFSM/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.603     1.522    Inst_MainFSM/clk_CV
    SLICE_X6Y56          FDRE                                         r  Inst_MainFSM/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_MainFSM/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.813    Inst_MainFSM/counter_reg[2]
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  Inst_MainFSM/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.923    Inst_MainFSM/counter_reg[0]_i_3_n_5
    SLICE_X6Y56          FDRE                                         r  Inst_MainFSM/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.874     2.039    Inst_MainFSM/clk_CV
    SLICE_X6Y56          FDRE                                         r  Inst_MainFSM/counter_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.134     1.656    Inst_MainFSM/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y66     Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y66     Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y66     Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y66     Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 4.097ns (35.660%)  route 7.392ns (64.340%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X9Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           7.392     7.951    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.489 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.489    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 4.094ns (36.087%)  route 7.251ns (63.913%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X9Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           7.251     7.810    Green_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.345 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.345    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.262ns  (logic 4.106ns (36.460%)  route 7.156ns (63.540%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/Q
                         net (fo=3, routed)           7.156     7.715    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.262 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.262    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 4.111ns (37.142%)  route 6.957ns (62.858%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/Q
                         net (fo=3, routed)           6.957     7.516    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.067 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.067    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 4.105ns (37.108%)  route 6.958ns (62.892%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X9Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.958     7.517    Green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.063 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.063    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 4.110ns (37.341%)  route 6.897ns (62.659%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/Q
                         net (fo=3, routed)           6.897     7.456    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    11.007 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.007    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.104ns (37.611%)  route 6.807ns (62.389%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X9Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=5, routed)           6.807     7.366    Green_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.911 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.911    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 4.082ns (38.167%)  route 6.614ns (61.833%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/Q
                         net (fo=3, routed)           6.614     7.173    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.696 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.696    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.105ns (38.425%)  route 6.579ns (61.575%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/G
    SLICE_X9Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/Q
                         net (fo=1, routed)           6.579     7.138    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.684 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.684    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 4.113ns (38.891%)  route 6.462ns (61.109%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/G
    SLICE_X9Y43          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/Q
                         net (fo=3, routed)           6.462     7.021    Blue_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    10.575 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.575    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Init/snake_length_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/C
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/Q
                         net (fo=1, routed)           0.051     0.215    Inst_GAME_Play/Inst_Move_Init/Q[2]
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.045     0.260 r  Inst_GAME_Play/Inst_Move_Init/snake_length[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Inst_GAME_Play/Inst_Move_Init/snake_length[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  Inst_GAME_Play/Inst_Move_Init/snake_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (54.967%)  route 0.134ns (45.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=3, routed)           0.134     0.298    Inst_Buttons_Lock/cur_state_reg[2]_0[2]
    SLICE_X2Y58          FDPE                                         r  Inst_Buttons_Lock/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.909%)  route 0.135ns (45.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Lock/cur_state_reg[2]_0[0]
    SLICE_X2Y58          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.909%)  route 0.135ns (45.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Lock/cur_state_reg[2]_0[1]
    SLICE_X2Y58          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Lock/cur_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.207ns (45.459%)  route 0.248ns (54.541%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE                         0.000     0.000 r  Inst_Buttons_Lock/cur_state_reg[0]/C
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Inst_Buttons_Lock/cur_state_reg[0]/Q
                         net (fo=7, routed)           0.248     0.412    Inst_Buttons_Lock/Q[0]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.043     0.455 r  Inst_Buttons_Lock/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.455    Inst_GAME_Play/D[0]
    SLICE_X2Y59          FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.124%)  route 0.265ns (55.876%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  Inst_Buttons_Sync/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.130     0.474    Inst_Buttons_Lock/E[0]
    SLICE_X2Y58          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.124%)  route 0.265ns (55.876%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  Inst_Buttons_Sync/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.130     0.474    Inst_Buttons_Lock/E[0]
    SLICE_X2Y58          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.124%)  route 0.265ns (55.876%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.135     0.299    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  Inst_Buttons_Sync/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.130     0.474    Inst_Buttons_Lock/E[0]
    SLICE_X2Y58          FDPE                                         r  Inst_Buttons_Lock/cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
    SLICE_X2Y60          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     0.482 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/Q
                         net (fo=1, routed)           0.000     0.482    Inst_Buttons_Sync/sreg_reg[1][2]_srl2_n_0
    SLICE_X2Y60          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
    SLICE_X2Y60          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     0.484 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/Q
                         net (fo=1, routed)           0.000     0.484    Inst_Buttons_Sync/sreg_reg[1][1]_srl2_n_0
    SLICE_X2Y60          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.609ns  (logic 11.237ns (29.878%)  route 26.372ns (70.122%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.890    -3.638    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456    -3.182 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=6, routed)           1.343    -1.840    Inst_VGA_Manager/Inst_VGA_Sync/col_i[10]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124    -1.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26/O
                         net (fo=1, routed)           0.000    -1.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -1.142 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12/CO[2]
                         net (fo=399, routed)         2.803     1.662    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12_n_1
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860     2.522 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     2.522    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000     2.636    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192/CO[3]
                         net (fo=1, routed)           0.000     2.750    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.989 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_124/O[2]
                         net (fo=31, routed)          2.427     5.416    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[27]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.330     5.746 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562/O
                         net (fo=4, routed)           0.993     6.739    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.065 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566/O
                         net (fo=1, routed)           0.000     7.065    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.598 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000     7.715    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.944 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446/CO[2]
                         net (fo=36, routed)          1.295     9.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446_n_1
    SLICE_X7Y45          LUT4 (Prop_lut4_I2_O)        0.336     9.575 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667/O
                         net (fo=2, routed)           1.283    10.858    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.326    11.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671/O
                         net (fo=1, routed)           0.000    11.184    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    11.734    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472/O[1]
                         net (fo=2, routed)           1.144    13.212    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472_n_6
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.329    13.541 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367/O
                         net (fo=2, routed)           1.067    14.608    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.355    14.963 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371/O
                         net (fo=1, routed)           0.000    14.963    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246/O[3]
                         net (fo=3, routed)           1.044    16.616    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246_n_4
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.307    16.923 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250/O
                         net (fo=1, routed)           0.000    16.923    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.455 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    17.455    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125/O[0]
                         net (fo=3, routed)           1.043    18.720    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125_n_7
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.299    19.019 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190/O
                         net (fo=1, routed)           0.000    19.019    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.552 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.552    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.709 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.227    20.935    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.332    21.267 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136/O
                         net (fo=1, routed)           0.690    21.957    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    22.439 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           1.047    23.486    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.299    23.785 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          2.409    26.194    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.318 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88/O
                         net (fo=6, routed)           0.895    27.213    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.150    27.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34/O
                         net (fo=4, routed)           0.988    28.351    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.326    28.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41/O
                         net (fo=1, routed)           0.667    29.344    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.468 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=2, routed)           0.444    29.912    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.036 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           1.016    31.052    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_0
    SLICE_X19Y43         LUT5 (Prop_lut5_I2_O)        0.124    31.176 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=2, routed)           0.893    32.069    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.124    32.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           1.134    33.327    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    33.451 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.519    33.971    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.223ns  (logic 11.237ns (30.188%)  route 25.986ns (69.812%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.890    -3.638    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456    -3.182 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=6, routed)           1.343    -1.840    Inst_VGA_Manager/Inst_VGA_Sync/col_i[10]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124    -1.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26/O
                         net (fo=1, routed)           0.000    -1.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -1.142 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12/CO[2]
                         net (fo=399, routed)         2.803     1.662    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12_n_1
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860     2.522 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     2.522    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000     2.636    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192/CO[3]
                         net (fo=1, routed)           0.000     2.750    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.989 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_124/O[2]
                         net (fo=31, routed)          2.427     5.416    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[27]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.330     5.746 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562/O
                         net (fo=4, routed)           0.993     6.739    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.065 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566/O
                         net (fo=1, routed)           0.000     7.065    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.598 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000     7.715    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.944 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446/CO[2]
                         net (fo=36, routed)          1.295     9.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446_n_1
    SLICE_X7Y45          LUT4 (Prop_lut4_I2_O)        0.336     9.575 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667/O
                         net (fo=2, routed)           1.283    10.858    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.326    11.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671/O
                         net (fo=1, routed)           0.000    11.184    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    11.734    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472/O[1]
                         net (fo=2, routed)           1.144    13.212    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472_n_6
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.329    13.541 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367/O
                         net (fo=2, routed)           1.067    14.608    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.355    14.963 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371/O
                         net (fo=1, routed)           0.000    14.963    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246/O[3]
                         net (fo=3, routed)           1.044    16.616    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246_n_4
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.307    16.923 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250/O
                         net (fo=1, routed)           0.000    16.923    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.455 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    17.455    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125/O[0]
                         net (fo=3, routed)           1.043    18.720    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125_n_7
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.299    19.019 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190/O
                         net (fo=1, routed)           0.000    19.019    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.552 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.552    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.709 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.227    20.935    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.332    21.267 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136/O
                         net (fo=1, routed)           0.690    21.957    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    22.439 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           1.047    23.486    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.299    23.785 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          2.409    26.194    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.318 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88/O
                         net (fo=6, routed)           0.895    27.213    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.150    27.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34/O
                         net (fo=4, routed)           0.988    28.351    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.326    28.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41/O
                         net (fo=1, routed)           0.667    29.344    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.468 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=2, routed)           0.444    29.912    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.036 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           1.016    31.052    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_0
    SLICE_X19Y43         LUT5 (Prop_lut5_I2_O)        0.124    31.176 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=2, routed)           0.893    32.069    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.124    32.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           0.771    32.964    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.088 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.497    33.585    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.175ns  (logic 11.241ns (30.238%)  route 25.934ns (69.762%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.890    -3.638    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456    -3.182 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=6, routed)           1.343    -1.840    Inst_VGA_Manager/Inst_VGA_Sync/col_i[10]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124    -1.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26/O
                         net (fo=1, routed)           0.000    -1.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -1.142 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12/CO[2]
                         net (fo=399, routed)         2.803     1.662    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12_n_1
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860     2.522 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     2.522    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000     2.636    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192/CO[3]
                         net (fo=1, routed)           0.000     2.750    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.989 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_124/O[2]
                         net (fo=31, routed)          2.427     5.416    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[27]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.330     5.746 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562/O
                         net (fo=4, routed)           0.993     6.739    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.065 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566/O
                         net (fo=1, routed)           0.000     7.065    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.598 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000     7.715    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.944 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446/CO[2]
                         net (fo=36, routed)          1.295     9.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446_n_1
    SLICE_X7Y45          LUT4 (Prop_lut4_I2_O)        0.336     9.575 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667/O
                         net (fo=2, routed)           1.283    10.858    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.326    11.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671/O
                         net (fo=1, routed)           0.000    11.184    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    11.734    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472/O[1]
                         net (fo=2, routed)           1.144    13.212    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472_n_6
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.329    13.541 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367/O
                         net (fo=2, routed)           1.067    14.608    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.355    14.963 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371/O
                         net (fo=1, routed)           0.000    14.963    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246/O[3]
                         net (fo=3, routed)           1.044    16.616    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246_n_4
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.307    16.923 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250/O
                         net (fo=1, routed)           0.000    16.923    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.455 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    17.455    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125/O[0]
                         net (fo=3, routed)           1.043    18.720    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125_n_7
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.299    19.019 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190/O
                         net (fo=1, routed)           0.000    19.019    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.552 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.552    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.709 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.227    20.935    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.332    21.267 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136/O
                         net (fo=1, routed)           0.690    21.957    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    22.439 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           1.047    23.486    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.299    23.785 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          2.718    26.503    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124    26.627 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_117/O
                         net (fo=9, routed)           0.846    27.473    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_117_n_0
    SLICE_X24Y46         LUT2 (Prop_lut2_I1_O)        0.124    27.597 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_190/O
                         net (fo=1, routed)           0.933    28.530    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_190_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.124    28.654 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_109/O
                         net (fo=3, routed)           0.654    29.308    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_109_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.124    29.432 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_62/O
                         net (fo=2, routed)           0.798    30.229    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_62_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34/O
                         net (fo=2, routed)           0.574    30.927    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34_n_0
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.153    31.080 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_15/O
                         net (fo=1, routed)           0.674    31.755    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_15_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I3_O)        0.327    32.082 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4/O
                         net (fo=1, routed)           0.992    33.074    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    33.198 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.338    33.536    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.938ns  (logic 11.237ns (30.422%)  route 25.701ns (69.578%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.890    -3.638    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456    -3.182 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/Q
                         net (fo=6, routed)           1.343    -1.840    Inst_VGA_Manager/Inst_VGA_Sync/col_i[10]
    SLICE_X2Y40          LUT1 (Prop_lut1_I0_O)        0.124    -1.716 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26/O
                         net (fo=1, routed)           0.000    -1.716    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_26_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    -1.142 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12/CO[2]
                         net (fo=399, routed)         2.803     1.662    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_12_n_1
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.860     2.522 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     2.522    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_357_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000     2.636    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_244_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192/CO[3]
                         net (fo=1, routed)           0.000     2.750    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_192_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.989 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_124/O[2]
                         net (fo=31, routed)          2.427     5.416    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[27]
    SLICE_X3Y38          LUT4 (Prop_lut4_I0_O)        0.330     5.746 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562/O
                         net (fo=4, routed)           0.993     6.739    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_562_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.065 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566/O
                         net (fo=1, routed)           0.000     7.065    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_566_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.598 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_437_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000     7.715    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_434_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.944 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446/CO[2]
                         net (fo=36, routed)          1.295     9.239    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_446_n_1
    SLICE_X7Y45          LUT4 (Prop_lut4_I2_O)        0.336     9.575 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667/O
                         net (fo=2, routed)           1.283    10.858    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_667_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.326    11.184 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671/O
                         net (fo=1, routed)           0.000    11.184    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_671_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    11.734    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_608_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472/O[1]
                         net (fo=2, routed)           1.144    13.212    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_472_n_6
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.329    13.541 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367/O
                         net (fo=2, routed)           1.067    14.608    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_367_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.355    14.963 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371/O
                         net (fo=1, routed)           0.000    14.963    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_371_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.571 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246/O[3]
                         net (fo=3, routed)           1.044    16.616    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_246_n_4
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.307    16.923 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250/O
                         net (fo=1, routed)           0.000    16.923    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_250_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.455 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    17.455    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_193_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125/O[0]
                         net (fo=3, routed)           1.043    18.720    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_125_n_7
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.299    19.019 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190/O
                         net (fo=1, routed)           0.000    19.019    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_190_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.552 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    19.552    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_119_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.709 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64/CO[1]
                         net (fo=9, routed)           1.227    20.935    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_64_n_2
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.332    21.267 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136/O
                         net (fo=1, routed)           0.690    21.957    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_136_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    22.439 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69/O[0]
                         net (fo=4, routed)           1.047    23.486    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_69_n_7
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.299    23.785 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_29/O
                         net (fo=78, routed)          2.409    26.194    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.318 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88/O
                         net (fo=6, routed)           0.895    27.213    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_88_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.150    27.363 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34/O
                         net (fo=4, routed)           0.988    28.351    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_34_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.326    28.677 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41/O
                         net (fo=1, routed)           0.667    29.344    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_41_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124    29.468 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18/O
                         net (fo=2, routed)           0.444    29.912    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_18_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.036 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7/O
                         net (fo=1, routed)           1.016    31.052    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_7_n_0
    SLICE_X19Y43         LUT5 (Prop_lut5_I2_O)        0.124    31.176 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2/O
                         net (fo=2, routed)           0.893    32.069    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_2_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.124    32.193 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           0.487    32.680    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.124    32.804 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.495    33.299    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 3.453ns (38.609%)  route 5.490ns (61.391%))
  Logic Levels:           9  (CARRY4=5 LUT1=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.890    -3.638    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -3.219 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/Q
                         net (fo=48, routed)          1.246    -1.974    Inst_VGA_Manager/Inst_VGA_Sync/col_i[0]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.299    -1.675 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_88/O
                         net (fo=1, routed)           0.000    -1.675    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_88_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -1.069 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_54/O[3]
                         net (fo=3, routed)           1.569     0.500    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food5[3]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.306     0.806 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_57/O
                         net (fo=1, routed)           0.000     0.806    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_57_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.204 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.204    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_36_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.318 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.318    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_25_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.652 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_24/O[1]
                         net (fo=1, routed)           0.816     2.469    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food3[10]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.303     2.772 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_8/O
                         net (fo=1, routed)           0.000     2.772    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.322 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_2/CO[3]
                         net (fo=1, routed)           1.519     4.841    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food111_in
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124     4.965 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1/O
                         net (fo=1, routed)           0.340     5.305    Inst_VGA_Manager/Inst_VGA_Draw/is_food0
    SLICE_X9Y42          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 3.001ns (33.310%)  route 6.008ns (66.690%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT3=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.812    -3.716    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456    -3.260 f  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/Q
                         net (fo=72, routed)          1.415    -1.846    Inst_VGA_Manager/Inst_VGA_Sync/row_i[0]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.124    -1.722 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_72/O
                         net (fo=1, routed)           0.000    -1.722    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_72_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    -1.470 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_42/O[0]
                         net (fo=2, routed)           1.147    -0.323    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_42_n_7
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.295    -0.028 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_62/O
                         net (fo=1, routed)           0.195     0.167    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_62_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.747 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     0.747    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_39_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.861 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     0.861    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_27_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.975 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     0.975    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_26_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.214 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_24/O[2]
                         net (fo=2, routed)           0.804     2.018    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_24_n_5
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.302     2.320 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_7/O
                         net (fo=1, routed)           0.000     2.320    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_7_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.721 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_3/CO[3]
                         net (fo=1, routed)           1.698     4.418    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_shape1
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     4.542 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_1/O
                         net (fo=1, routed)           0.750     5.293    Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]_i_1
    SLICE_X9Y42          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 4.083ns (48.937%)  route 4.260ns (51.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.892    -3.636    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518    -3.118 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           4.260     1.141    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     4.706 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.706    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 4.083ns (49.028%)  route 4.245ns (50.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.893    -3.635    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X6Y35          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518    -3.117 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           4.245     1.128    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     4.693 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.693    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.231ns (20.524%)  route 0.895ns (79.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.910    -0.680    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.175    -0.505 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.585     0.080    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.056     0.136 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.309     0.446    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y45          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.231ns (20.524%)  route 0.895ns (79.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.910    -0.680    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.175    -0.505 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           0.585     0.080    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.056     0.136 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.309     0.446    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y45          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 0.467ns (21.868%)  route 1.669ns (78.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686    -3.264    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.897 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.073    -1.824    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.100    -1.724 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.595    -1.128    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y43          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 0.467ns (21.868%)  route 1.669ns (78.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686    -3.264    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.897 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.073    -1.824    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.100    -1.724 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.595    -1.128    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y43          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 0.467ns (21.555%)  route 1.700ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686    -3.264    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.897 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.073    -1.824    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.100    -1.724 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.626    -1.097    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y45          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 0.467ns (21.555%)  route 1.700ns (78.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.686    -3.264    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.897 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=2, routed)           1.073    -1.824    Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.100    -1.724 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_3/O
                         net (fo=4, routed)           0.626    -1.097    Inst_VGA_Manager/Inst_VGA_Draw/Blue[0]
    SLICE_X9Y45          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.009ns  (logic 1.191ns (39.582%)  route 1.818ns (60.418%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.763    -3.187    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.367    -2.820 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=7, routed)           0.960    -1.860    Inst_VGA_Manager/Inst_VGA_Sync/col_i[2]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.390    -1.470 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    -1.470    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192    -1.278 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3/O[2]
                         net (fo=3, routed)           0.572    -0.706    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_3_n_5
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.242    -0.464 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.286    -0.178    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 1.386ns (43.617%)  route 1.792ns (56.383%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.688    -3.262    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.367    -2.895 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/Q
                         net (fo=6, routed)           0.301    -2.594    Inst_VGA_Manager/Inst_VGA_Sync/row_i[5]
    SLICE_X9Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.273 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    -2.273    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.181 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -2.181    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206    -1.975 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11/CO[0]
                         net (fo=6, routed)           0.391    -1.584    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.300    -1.284 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.665    -0.619    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.100    -0.519 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.434    -0.084    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.306ns  (logic 1.386ns (41.929%)  route 1.920ns (58.071%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.688    -3.262    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.367    -2.895 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/Q
                         net (fo=6, routed)           0.301    -2.594    Inst_VGA_Manager/Inst_VGA_Sync/row_i[5]
    SLICE_X9Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.273 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    -2.273    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.181 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -2.181    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206    -1.975 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11/CO[0]
                         net (fo=6, routed)           0.391    -1.584    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.300    -1.284 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.809    -0.475    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.100    -0.375 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.419     0.044    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.356ns  (logic 1.064ns (31.708%)  route 2.292ns (68.292%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.685    -3.265    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y33          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.367    -2.898 f  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/Q
                         net (fo=72, routed)          1.039    -1.859    Inst_VGA_Manager/Inst_VGA_Sync/row_i[0]
    SLICE_X13Y38         LUT4 (Prop_lut4_I3_O)        0.100    -1.759 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_31/O
                         net (fo=1, routed)           0.000    -1.759    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_31_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405    -1.354 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    -1.354    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.262 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_3/CO[3]
                         net (fo=1, routed)           0.967    -0.294    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_food1
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.100    -0.194 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_food_reg_i_1/O
                         net (fo=1, routed)           0.285     0.091    Inst_VGA_Manager/Inst_VGA_Draw/is_food0
    SLICE_X9Y42          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_food_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.483ns  (logic 1.386ns (39.798%)  route 2.097ns (60.202%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.688    -3.262    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X9Y37          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.367    -2.895 r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[5]/Q
                         net (fo=6, routed)           0.301    -2.594    Inst_VGA_Manager/Inst_VGA_Sync/row_i[5]
    SLICE_X9Y39          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.273 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    -2.273    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_53_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -2.181 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    -2.181    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_24_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.206    -1.975 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11/CO[0]
                         net (fo=6, routed)           0.391    -1.584    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_11_n_3
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.300    -1.284 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.987    -0.297    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.100    -0.197 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.417     0.221    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.938ns  (logic 1.413ns (35.877%)  route 2.525ns (64.123%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.764    -3.186    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y34          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.367    -2.819 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/Q
                         net (fo=8, routed)           0.312    -2.507    Inst_VGA_Manager/Inst_VGA_Sync/col_i[4]
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.340    -2.167 f  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_52/O[1]
                         net (fo=3, routed)           0.475    -1.692    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_52_n_6
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.244    -1.448 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_28/O
                         net (fo=1, routed)           0.000    -1.448    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_28_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.270    -1.178 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    -1.178    Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_11_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.086 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_4/CO[3]
                         net (fo=1, routed)           1.096     0.010    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/is_shape12_in
    SLICE_X3Y42          LUT3 (Prop_lut3_I2_O)        0.100     0.110 r  Inst_VGA_Manager/Inst_VGA_Sync/drawSnake.is_shape_reg_i_1/O
                         net (fo=1, routed)           0.642     0.753    Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]_i_1
    SLICE_X9Y42          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/drawSnake.is_shape_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 1.710ns (17.088%)  route 8.297ns (82.912%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.819     5.422    Inst_ScaledString/scaling[4].Inst_Scaler/clk_CV
    SLICE_X18Y46         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          1.057     6.898    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.299     7.197 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           1.029     8.226    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=3, routed)           1.117     9.466    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198/O
                         net (fo=1, routed)           0.444    10.034    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.158 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121/O
                         net (fo=1, routed)           0.882    11.040    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.164 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63/O
                         net (fo=1, routed)           0.737    11.901    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34/O
                         net (fo=2, routed)           0.724    12.750    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_15/O
                         net (fo=1, routed)           0.653    13.527    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_15_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.651 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           1.134    14.785    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.124    14.909 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.519    15.429    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 1.942ns (19.844%)  route 7.844ns (80.156%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.819     5.422    Inst_ScaledString/scaling[4].Inst_Scaler/clk_CV
    SLICE_X18Y46         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          1.057     6.898    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.299     7.197 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           1.029     8.226    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=3, routed)           1.117     9.466    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198/O
                         net (fo=1, routed)           0.444    10.034    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.158 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121/O
                         net (fo=1, routed)           0.882    11.040    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.164 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63/O
                         net (fo=1, routed)           0.737    11.901    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34/O
                         net (fo=2, routed)           0.574    12.599    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34_n_0
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.153    12.752 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_15/O
                         net (fo=1, routed)           0.674    13.427    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_15_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I3_O)        0.327    13.754 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4/O
                         net (fo=1, routed)           0.992    14.746    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_4_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    14.870 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.338    15.208    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 2.181ns (22.632%)  route 7.456ns (77.368%))
  Logic Levels:           10  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.818     5.421    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X18Y42         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/Q
                         net (fo=35, routed)          0.685     6.562    Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]_0
    SLICE_X18Y42         LUT3 (Prop_lut3_I0_O)        0.152     6.714 r  Inst_ScaledString/scaling[5].Inst_Scaler/gout_reg[2]_i_256/O
                         net (fo=1, routed)           0.824     7.538    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_153_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.870 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_211/O
                         net (fo=22, routed)          0.831     8.701    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_211_n_0
    SLICE_X16Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.825 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_249/O
                         net (fo=1, routed)           0.809     9.634    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_249_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     9.758 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_166/O
                         net (fo=1, routed)           0.636    10.394    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_166_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.124    10.518 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_85/O
                         net (fo=2, routed)           1.145    11.663    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_85_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.787 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_49/O
                         net (fo=1, routed)           0.000    11.787    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_49_n_0
    SLICE_X10Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    12.001 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_21/O
                         net (fo=1, routed)           0.000    12.001    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_21_n_0
    SLICE_X10Y38         MUXF8 (Prop_muxf8_I1_O)      0.088    12.089 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_9/O
                         net (fo=1, routed)           1.024    13.113    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_9_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.319    13.432 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4/O
                         net (fo=4, routed)           1.004    14.437    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_4_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.561 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.497    15.058    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 1.710ns (18.318%)  route 7.625ns (81.682%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.819     5.422    Inst_ScaledString/scaling[4].Inst_Scaler/clk_CV
    SLICE_X18Y46         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][5]/Q
                         net (fo=12, routed)          1.057     6.898    Inst_VGA_Manager/Inst_VGA_Sync/gameover[5][0][0]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.299     7.197 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196/O
                         net (fo=6, routed)           1.029     8.226    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_196_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.350 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175/O
                         net (fo=3, routed)           1.117     9.466    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_175_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198/O
                         net (fo=1, routed)           0.444    10.034    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_198_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.158 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121/O
                         net (fo=1, routed)           0.882    11.040    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_121_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.164 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63/O
                         net (fo=1, routed)           0.737    11.901    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_63_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.025 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34/O
                         net (fo=2, routed)           0.724    12.750    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_34_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_15/O
                         net (fo=1, routed)           0.653    13.527    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_15_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.651 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6/O
                         net (fo=3, routed)           0.487    14.138    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_6_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.262 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.495    14.757    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.272ns (53.411%)  route 3.726ns (46.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          1.566     7.310    Inst_MainFSM/mode[1]
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.299     7.609 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.161     9.770    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.324 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.324    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 4.517ns (62.742%)  route 2.682ns (37.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          0.842     6.586    Inst_MainFSM/mode[1]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.327     6.913 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.841     8.754    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.525 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.525    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 4.288ns (61.637%)  route 2.669ns (38.363%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.745 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=16, routed)          0.842     6.586    Inst_MainFSM/mode[1]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.299     6.885 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.827     8.713    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.283 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.283    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.616ns  (logic 0.580ns (35.885%)  route 1.036ns (64.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.484     6.266    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.124     6.390 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.552     6.942    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.616ns  (logic 0.580ns (35.885%)  route 1.036ns (64.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.484     6.266    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.124     6.390 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.552     6.942    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.616ns  (logic 0.580ns (35.885%)  route 1.036ns (64.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.723     5.326    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.484     6.266    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.124     6.390 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.552     6.942    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.186ns (32.054%)  route 0.394ns (67.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.204     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.190     2.102    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.186ns (32.054%)  route 0.394ns (67.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.204     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.190     2.102    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.186ns (32.054%)  route 0.394ns (67.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.204     1.866    Inst_Buttons_Lock/mode[0]
    SLICE_X3Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  Inst_Buttons_Lock/cur_state[2]_i_2/O
                         net (fo=3, routed)           0.190     2.102    Inst_Buttons_Lock/cur_state[2]_i_2_n_0
    SLICE_X2Y58          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.186ns (21.081%)  route 0.696ns (78.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.527     2.189    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     2.404    Inst_VGA_Manager/Inst_VGA_Draw/Blue[1]
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.265ns  (logic 0.294ns (23.232%)  route 0.971ns (76.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.229     1.891    Inst_MainFSM/mode[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.046     1.937 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.627     2.564    Inst_VGA_Manager/Inst_VGA_Sync/LED_OBUF[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.107     2.671 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[0]_i_1/O
                         net (fo=1, routed)           0.115     2.787    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel1_out
    SLICE_X9Y43          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.308ns  (logic 0.231ns (17.658%)  route 1.077ns (82.342%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.534     2.196    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.241 f  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5/O
                         net (fo=4, routed)           0.371     2.612    Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_5_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.657 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.173     2.830    Inst_VGA_Manager/Inst_VGA_Draw/Green[0]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.294ns (22.231%)  route 1.028ns (77.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.229     1.891    Inst_MainFSM/mode[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.046     1.937 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.628     2.565    Inst_VGA_Manager/Inst_VGA_Sync/LED_OBUF[0]
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.107     2.672 r  Inst_VGA_Manager/Inst_VGA_Sync/gout_reg[2]_i_1/O
                         net (fo=1, routed)           0.171     2.844    Inst_VGA_Manager/Inst_VGA_Draw/Green[2]
    SLICE_X9Y45          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/gout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.457ns (70.145%)  route 0.620ns (29.855%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.229     1.891    Inst_MainFSM/mode[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.045     1.936 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.327    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.598 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.598    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.518ns (70.209%)  route 0.644ns (29.791%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.229     1.891    Inst_MainFSM/mode[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.046     1.937 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.416     2.353    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.331     3.684 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.684    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.441ns (56.428%)  route 1.113ns (43.572%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.602     1.521    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.532     2.194    Inst_MainFSM/mode[0]
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.820    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.075 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.075    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 0.916ns (26.414%)  route 2.552ns (73.586%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.819     1.337    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     1.461 f  Inst_Buttons_Sync/FSM_onehot_cur_state[2]_i_3/O
                         net (fo=1, routed)           0.933     2.394    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.800     3.318    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.150     3.468 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.468    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.603     5.026    Inst_MainFSM/clk_CV
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.890ns (28.465%)  route 2.237ns (71.535%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.819     1.337    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     1.461 f  Inst_Buttons_Sync/FSM_onehot_cur_state[2]_i_3/O
                         net (fo=1, routed)           0.933     2.394    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.485     3.003    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.124     3.127 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.127    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.602     5.025    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 0.884ns (28.328%)  route 2.237ns (71.672%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.819     1.337    Inst_Buttons_Sync/button_output_reg[2]_0[1]
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     1.461 f  Inst_Buttons_Sync/FSM_onehot_cur_state[2]_i_3/O
                         net (fo=1, routed)           0.933     2.394    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.485     3.003    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.118     3.121 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.121    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          1.602     5.025    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.196%)  route 0.511ns (66.804%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=3, routed)           0.341     0.505    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_1[0]
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.170     0.720    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.765 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.765    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.873     2.038    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.257ns (33.457%)  route 0.511ns (66.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=3, routed)           0.341     0.505    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_1[0]
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.170     0.720    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y57          LUT3 (Prop_lut3_I1_O)        0.048     0.768 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.768    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.873     2.038    Inst_MainFSM/clk_CV
    SLICE_X7Y57          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.255ns (29.031%)  route 0.623ns (70.969%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=3, routed)           0.341     0.505    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_1[0]
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=3, routed)           0.282     0.832    Inst_MainFSM/FSM_onehot_cur_state[2]_i_2_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.046     0.878 r  Inst_MainFSM/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.878    Inst_MainFSM/FSM_onehot_cur_state[0]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=60, routed)          0.874     2.039    Inst_MainFSM/clk_CV
    SLICE_X7Y55          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C





