// Seed: 4138810224
module module_0 (
    id_1
);
  input wire id_1;
  always @(posedge id_1) id_2 <= id_2;
  if (1'h0) begin : LABEL_0
    reg id_3;
    assign id_2 = id_3;
    wire id_4;
  end else begin : LABEL_0
    wire id_5;
  end
  wire id_6;
  uwire id_7, id_8;
  uwire id_9;
  id_10 :
  assert property (@(1) 1)
  else;
  assign id_8 = id_9;
  wire id_11;
  assign id_10 = 1;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  uwire id_4
);
  assign id_0 = id_4;
  assign id_0 = id_1;
  wire id_6;
  always id_3 = id_1 < (id_4);
  assign id_0 = id_1 % 1;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_8 = 0;
endmodule
