

================================================================
== Vivado HLS Report for 'cordic_atan2'
================================================================
* Date:           Fri Dec 25 21:32:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_atan2_prj
* Solution:       solution2_cordic_bitaccurate
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 3.087 ns |   0.31 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       22| 3.087 ns | 67.911 ns |    1|   22|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP1   |       18|       18|         3|          2|          2|     9|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     560|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      12|       2|    -|
|Multiplexer      |        -|      -|       -|      32|    -|
|Register         |        -|      -|     217|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     229|     594|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |atan_2Mi_V_U  |cordic_atan2_atanbkb  |        0|  12|   2|    0|     9|   12|     1|          108|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  12|   2|    0|     9|   12|     1|          108|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_416_p2    |     +    |      0|  0|  16|          16|          16|
    |add_ln203_2_fu_394_p2    |     +    |      0|  0|  18|          18|          18|
    |add_ln203_fu_379_p2      |     +    |      0|  0|  18|          18|          18|
    |add_ln703_fu_462_p2      |     +    |      0|  0|  16|          16|          15|
    |i_V_fu_340_p2            |     +    |      0|  0|   6|           4|           1|
    |sub_ln203_1_fu_389_p2    |     -    |      0|  0|  18|          18|          18|
    |sub_ln203_2_fu_422_p2    |     -    |      0|  0|  16|          16|          16|
    |sub_ln203_fu_384_p2      |     -    |      0|  0|  18|          18|          18|
    |sub_ln703_2_fu_455_p2    |     -    |      0|  0|  16|           1|          16|
    |sub_ln703_fu_469_p2      |     -    |      0|  0|  16|          14|          16|
    |x_V_fu_154_p2            |     -    |      0|  0|  18|           1|          18|
    |y_V_fu_176_p2            |     -    |      0|  0|  18|           1|          18|
    |and_ln100_1_fu_315_p2    |    and   |      0|  0|   1|           1|           1|
    |and_ln100_2_fu_321_p2    |    and   |      0|  0|   1|           1|           1|
    |and_ln100_fu_254_p2      |    and   |      0|  0|  18|          18|          18|
    |and_ln102_fu_273_p2      |    and   |      0|  0|   1|           1|           1|
    |and_ln96_fu_232_p2       |    and   |      0|  0|   1|           1|           1|
    |and_ln98_fu_243_p2       |    and   |      0|  0|   1|           1|           1|
    |r_V_1_fu_362_p2          |   ashr   |      0|  0|  52|          18|          18|
    |r_V_2_fu_373_p2          |   ashr   |      0|  0|  52|          18|          18|
    |dneg_fu_346_p2           |   icmp   |      0|  0|   8|          18|           1|
    |icmp_ln145_fu_435_p2     |   icmp   |      0|  0|   2|           3|           1|
    |icmp_ln1494_1_fu_208_p2  |   icmp   |      0|  0|   8|          18|           1|
    |icmp_ln1494_fu_202_p2    |   icmp   |      0|  0|   8|          18|           1|
    |icmp_ln1498_1_fu_196_p2  |   icmp   |      0|  0|   8|          18|           1|
    |icmp_ln1498_fu_190_p2    |   icmp   |      0|  0|   8|          18|           1|
    |icmp_ln149_fu_440_p2     |   icmp   |      0|  0|   2|           3|           2|
    |icmp_ln153_fu_445_p2     |   icmp   |      0|  0|   2|           3|           2|
    |icmp_ln157_fu_450_p2     |   icmp   |      0|  0|   2|           3|           4|
    |icmp_ln899_fu_334_p2     |   icmp   |      0|  0|   2|           4|           4|
    |r_V_fu_356_p2            |   lshr   |      0|  0|  52|          18|          18|
    |or_ln96_fu_285_p2        |    or    |      0|  0|   1|           1|           1|
    |or_ln98_fu_298_p2        |    or    |      0|  0|   1|           1|           1|
    |select_ln100_fu_326_p3   |  select  |      0|  0|   3|           1|           2|
    |select_ln78_fu_223_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln89_fu_214_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln96_1_fu_290_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln96_fu_278_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln98_fu_302_p3    |  select  |      0|  0|   3|           1|           3|
    |x_V_1_fu_160_p3          |  select  |      0|  0|  18|           1|          18|
    |xp_V_fu_399_p3           |  select  |      0|  0|  18|           1|          18|
    |y_V_1_fu_182_p3          |  select  |      0|  0|  18|           1|          18|
    |yp_V_fu_406_p3           |  select  |      0|  0|  18|           1|          18|
    |zp_V_fu_428_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln96_fu_310_p2       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln98_fu_248_p2       |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 560|         342|         414|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   4|          7|    1|          7|
    |ap_enable_reg_pp0_iter1            |   3|          2|    1|          2|
    |ap_phi_mux_p_Val2_2_phi_fu_115_p4  |   3|          2|   18|         36|
    |ap_phi_mux_p_Val2_s_phi_fu_105_p4  |   3|          2|   18|         36|
    |ap_phi_mux_t_V_phi_fu_139_p4       |   3|          2|    4|          8|
    |p_Val2_2_reg_112                   |   3|          2|   18|         36|
    |p_Val2_4_reg_122                   |   3|          2|   16|         32|
    |p_Val2_s_reg_102                   |   3|          2|   18|         36|
    |t_V_reg_135                        |   3|          2|    4|          8|
    |zn_V                               |   4|          7|   16|        112|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  32|         30|  114|        313|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln96_reg_518         |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dneg_reg_549             |   1|   0|    1|          0|
    |i_V_reg_544              |   4|   0|    4|          0|
    |icmp_ln1494_1_reg_512    |   1|   0|    1|          0|
    |icmp_ln1494_reg_506      |   1|   0|    1|          0|
    |icmp_ln1498_1_reg_502    |   1|   0|    1|          0|
    |icmp_ln1498_reg_498      |   1|   0|    1|          0|
    |icmp_ln899_reg_540       |   1|   0|    1|          0|
    |p_Val2_2_reg_112         |  18|   0|   18|          0|
    |p_Val2_4_reg_122         |  16|   0|   16|          0|
    |p_Val2_5_reg_577         |  12|   0|   12|          0|
    |p_Val2_s_reg_102         |  18|   0|   18|          0|
    |r_V_1_reg_561            |  18|   0|   18|          0|
    |r_V_2_reg_572            |  18|   0|   18|          0|
    |r_V_reg_556              |  18|   0|   18|          0|
    |select_ln100_reg_532     |   3|   0|    3|          0|
    |t_V_reg_135              |   4|   0|    4|          0|
    |x_V_1_reg_488            |  18|   0|   18|          0|
    |xor_ln98_reg_526         |   1|   0|    1|          0|
    |xp_V_reg_582             |  18|   0|   18|          0|
    |y_V_1_reg_493            |  18|   0|   18|          0|
    |yp_V_reg_587             |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 217|   0|  217|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | cordic_atan2 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | cordic_atan2 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | cordic_atan2 | return value |
|ap_done      | out |    1| ap_ctrl_hs | cordic_atan2 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | cordic_atan2 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | cordic_atan2 | return value |
|y0_V         |  in |   18|   ap_none  |     y0_V     |    scalar    |
|x0_V         |  in |   18|   ap_none  |     x0_V     |    scalar    |
|zn_V         | out |   16|   ap_vld   |     zn_V     |    pointer   |
|zn_V_ap_vld  | out |    1|   ap_vld   |     zn_V     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

