{
   "ActiveEmotionalView":"Reduced Jogs",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_pwm_right_o -pg 1 -lvl 4 -x 1300 -y 570 -defaultsOSRD
preplace port port-id_pwm_left_o -pg 1 -lvl 4 -x 1300 -y 430 -defaultsOSRD
preplace port port-id_servo_o -pg 1 -lvl 4 -x 1300 -y 730 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 340 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 840 -y 570 -defaultsOSRD
preplace inst pwm_generator_right -pg 1 -lvl 3 -x 1150 -y 570 -defaultsOSRD
preplace inst pwm_generator_left -pg 1 -lvl 3 -x 1150 -y 430 -defaultsOSRD
preplace inst servo_generate -pg 1 -lvl 3 -x 1150 -y 730 -defaultsOSRD
preplace inst rst_ps8_0_0M -pg 1 -lvl 1 -x 340 -y 310 -defaultsOSRD
preplace inst rst_ps8_0_5M -pg 1 -lvl 1 -x 340 -y 110 -defaultsOSRD
preplace netloc pwm_generator_right_pwm_o 1 3 1 NJ 570
preplace netloc pwm_generator_left_pwm_o 1 3 1 NJ 430
preplace netloc servo_generate_servo_o 1 3 1 NJ 730
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 30 410 660 730 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 3 20 10 690 400 1020
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 20 210 650
preplace netloc rst_ps8_0_0M_peripheral_aresetn 1 1 1 670 350n
preplace netloc rst_ps8_0_5M_peripheral_aresetn 1 1 2 680 410 1000
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 550
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1010 410n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 990 590n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 470
levelinfo -pg 1 0 340 840 1150 1300
pagesize -pg 1 -db -bbox -sgen 0 0 1440 810
",
   "Color Coded_ScaleFactor":"0.302346",
   "Color Coded_TopLeft":"-1571,-129",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-65,0",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_pwm_right_o -pg 1 -lvl 4 -x 1280 -y 280 -defaultsOSRD
preplace port port-id_pwm_left_o -pg 1 -lvl 4 -x 1280 -y 420 -defaultsOSRD
preplace port port-id_servo_o -pg 1 -lvl 4 -x 1280 -y 560 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 310 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 41 40 43 44} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 40R -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 0L -pinDir pl_resetn0 right -pinY pl_resetn0 20R -pinDir pl_clk0 right -pinY pl_clk0 60R -pinDir pl_clk1 right -pinY pl_clk1 80R
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 830 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 150 142 146 143 147 149 148 144 151 145} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 140R -pinDir M02_AXI right -pinY M02_AXI 280R -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 40L -pinDir M00_ACLK left -pinY M00_ACLK 120L -pinDir M00_ARESETN left -pinY M00_ARESETN 160L -pinDir M01_ACLK left -pinY M01_ACLK 140L -pinDir M01_ARESETN left -pinY M01_ARESETN 60L -pinDir M02_ACLK left -pinY M02_ACLK 200L -pinDir M02_ARESETN left -pinY M02_ARESETN 80L
preplace inst pwm_generator_right -pg 1 -lvl 3 -x 1130 -y 280 -defaultsOSRD -pinDir S_AXI_DUTY left -pinY S_AXI_DUTY 0L -pinDir pwm_o right -pinY pwm_o 0R -pinDir s_axi_duty_aclk left -pinY s_axi_duty_aclk 20L -pinDir s_axi_duty_aresetn left -pinY s_axi_duty_aresetn 40L
preplace inst pwm_generator_left -pg 1 -lvl 3 -x 1130 -y 420 -defaultsOSRD -pinDir S_AXI_DUTY left -pinY S_AXI_DUTY 0L -pinDir pwm_o right -pinY pwm_o 0R -pinDir s_axi_duty_aclk left -pinY s_axi_duty_aclk 20L -pinDir s_axi_duty_aresetn left -pinY s_axi_duty_aresetn 40L
preplace inst servo_generate -pg 1 -lvl 3 -x 1130 -y 560 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir servo_o right -pinY servo_o 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L
preplace inst rst_ps8_0_0M -pg 1 -lvl 1 -x 310 -y 60 -swap {9 4 1 2 3 0 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 100R -pinDir ext_reset_in left -pinY ext_reset_in 100L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst rst_ps8_0_5M -pg 1 -lvl 1 -x 310 -y 460 -swap {9 1 2 3 4 5 6 7 8 0} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 100R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace netloc pwm_generator_right_pwm_o 1 3 1 NJ 280
preplace netloc pwm_generator_left_pwm_o 1 3 1 NJ 420
preplace netloc servo_generate_servo_o 1 3 1 NJ 560
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 2 640 620 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 2 660 200 1000
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 20 220 600
preplace netloc rst_ps8_0_0M_peripheral_aresetn 1 1 1 680 140n
preplace netloc rst_ps8_0_5M_peripheral_aresetn 1 1 2 620 220 980
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 280
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 420
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N 560
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 280
levelinfo -pg 1 0 310 830 1130 1280
pagesize -pg 1 -db -bbox -sgen 0 0 1420 700
",
   "Grouping and No Loops_ScaleFactor":"1.06057",
   "Grouping and No Loops_TopLeft":"122,199",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_pwm_right_o -pg 1 -lvl 4 -x 1260 -y 200 -defaultsOSRD
preplace port port-id_pwm_left_o -pg 1 -lvl 4 -x 1260 -y 340 -defaultsOSRD
preplace port port-id_servo_o -pg 1 -lvl 4 -x 1260 -y 480 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 310 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 41 40 43 44} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 40R -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 0L -pinDir pl_resetn0 right -pinY pl_resetn0 20R -pinDir pl_clk0 right -pinY pl_clk0 60R -pinDir pl_clk1 right -pinY pl_clk1 80R
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 810 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 149 142 146 143 147 151 148 144 150 145} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 80L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 140R -pinDir M02_AXI right -pinY M02_AXI 280R -pinDir ACLK left -pinY ACLK 240L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 180L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 200L -pinDir M00_ARESETN left -pinY M00_ARESETN 280L -pinDir M01_ACLK left -pinY M01_ACLK 220L -pinDir M01_ARESETN left -pinY M01_ARESETN 140L -pinDir M02_ACLK left -pinY M02_ACLK 260L -pinDir M02_ARESETN left -pinY M02_ARESETN 160L
preplace inst pwm_generator_right -pg 1 -lvl 3 -x 1110 -y 200 -defaultsOSRD -pinDir S_AXI_DUTY left -pinY S_AXI_DUTY 0L -pinDir pwm_o right -pinY pwm_o 0R -pinDir s_axi_duty_aclk left -pinY s_axi_duty_aclk 20L -pinDir s_axi_duty_aresetn left -pinY s_axi_duty_aresetn 40L
preplace inst pwm_generator_left -pg 1 -lvl 3 -x 1110 -y 340 -defaultsOSRD -pinDir S_AXI_DUTY left -pinY S_AXI_DUTY 0L -pinDir pwm_o right -pinY pwm_o 0R -pinDir s_axi_duty_aclk left -pinY s_axi_duty_aclk 20L -pinDir s_axi_duty_aresetn left -pinY s_axi_duty_aresetn 40L
preplace inst servo_generate -pg 1 -lvl 3 -x 1110 -y 480 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir servo_o right -pinY servo_o 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 80L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 100L
preplace inst rst_ps8_0_0M -pg 1 -lvl 1 -x 310 -y 60 -swap {9 4 1 2 3 0 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 100R -pinDir ext_reset_in left -pinY ext_reset_in 100L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst rst_ps8_0_5M -pg 1 -lvl 1 -x 310 -y 460 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace netloc pwm_generator_right_pwm_o 1 3 1 NJ 200
preplace netloc pwm_generator_left_pwm_o 1 3 1 NJ 340
preplace netloc servo_generate_servo_o 1 3 1 NJ 480
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 2 620 560 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 1 2 660 140 960
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 20 220 600
preplace netloc rst_ps8_0_0M_peripheral_aresetn 1 1 1 640 140n
preplace netloc rst_ps8_0_5M_peripheral_aresetn 1 1 2 660 540 980
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 200
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 340
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N 480
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 280
levelinfo -pg 1 0 310 810 1110 1260
pagesize -pg 1 -db -bbox -sgen 0 0 1400 640
",
   "No Loops_ScaleFactor":"0.714063",
   "No Loops_TopLeft":"-203,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_pwm_right_o -pg 1 -lvl 4 -x 1380 -y 340 -defaultsOSRD
preplace port port-id_pwm_left_o -pg 1 -lvl 4 -x 1380 -y 240 -defaultsOSRD
preplace port port-id_servo_o -pg 1 -lvl 4 -x 1380 -y 60 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 350 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 82 81 80 85 83 84} -defaultsOSRD -pinY M_AXI_HPM0_FPD 0R -pinY M_AXI_HPM1_FPD 20R -pinY maxihpm0_fpd_aclk 80L -pinY maxihpm1_fpd_aclk 60L -pinBusY pl_ps_irq0 0L -pinY pl_resetn0 80R -pinY pl_clk0 40R -pinY pl_clk1 60R
preplace inst servo_generator_0 -pg 1 -lvl 3 -x 1230 -y 60 -defaultsOSRD -pinY S00_AXI 0L -pinY servo_o 0R -pinY s00_axi_aclk 20L -pinY s00_axi_aresetn 40L
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 890 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 62 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 82 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 42 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 144 150 142 148 145 151 146 152 143 149 147 153} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 140R -pinY M01_AXI 280R -pinY M02_AXI 0R -pinY S01_AXI 20L -pinY ACLK 100L -pinY ARESETN 220L -pinY S00_ACLK 60L -pinY S00_ARESETN 180L -pinY M00_ACLK 120L -pinY M00_ARESETN 240L -pinY M01_ACLK 140L -pinY M01_ARESETN 260L -pinY M02_ACLK 80L -pinY M02_ARESETN 200L -pinY S01_ACLK 160L -pinY S01_ARESETN 280L
preplace inst rst_ps8_0_5M -pg 1 -lvl 1 -x 350 -y 460 -swap {1 0 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst rst_ps8_0_0M -pg 1 -lvl 1 -x 350 -y 260 -swap {0 4 1 2 3 5 6 7 8 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 80L -pinY aux_reset_in 20L -pinY mb_debug_sys_rst 40L -pinY dcm_locked 60L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst pwm_generator_0 -pg 1 -lvl 3 -x 1230 -y 200 -defaultsOSRD -pinY S_AXI_DUTY 0L -pinY pwm_o 40R -pinY s_axi_duty_aclk 20L -pinY s_axi_duty_aresetn 40L
preplace inst pwm_generator_1 -pg 1 -lvl 3 -x 1230 -y 340 -defaultsOSRD -pinY S_AXI_DUTY 0L -pinY pwm_o 0R -pinY s_axi_duty_aclk 20L -pinY s_axi_duty_aresetn 40L
preplace netloc pwm_generator_0_pwm_o 1 3 1 NJ 240
preplace netloc pwm_generator_1_pwm_o 1 3 1 NJ 340
preplace netloc rst_ps8_0_0M_peripheral_aresetn 1 1 2 720 420 1060
preplace netloc rst_ps8_0_5M_peripheral_aresetn 1 1 2 740 460 1100
preplace netloc servo_generator_0_servo_o 1 3 1 NJ 60
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 40 200 700 400 1040
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 3 20 600 680 440 1080
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 40 400 660
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N 200
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N 340
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 N 60
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 60
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 80
levelinfo -pg 1 0 350 890 1230 1380
pagesize -pg 1 -db -bbox -sgen 0 0 1520 610
",
   "Reduced Jogs_ScaleFactor":"0.725396",
   "Reduced Jogs_TopLeft":"0,25",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_pwm_right_o -pg 1 -lvl 4 -x 1320 -y 360 -defaultsOSRD
preplace port port-id_pwm_left_o -pg 1 -lvl 4 -x 1320 -y 220 -defaultsOSRD
preplace port port-id_servo_o -pg 1 -lvl 4 -x 1320 -y 80 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 340 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 82 80 83 84 85} -defaultsOSRD
preplace inst pwm_generator_0 -pg 1 -lvl 3 -x 1170 -y 220 -defaultsOSRD
preplace inst pwm_generator_1 -pg 1 -lvl 3 -x 1170 -y 360 -defaultsOSRD
preplace inst servo_generator_0 -pg 1 -lvl 3 -x 1170 -y 80 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 840 -y 220 -defaultsOSRD
preplace inst rst_ps8_0_5M -pg 1 -lvl 1 -x 340 -y 530 -defaultsOSRD
preplace inst rst_ps8_0_0M -pg 1 -lvl 1 -x 340 -y 330 -defaultsOSRD
preplace netloc pwm_generator_0_pwm_o 1 3 1 NJ 220
preplace netloc pwm_generator_1_pwm_o 1 3 1 NJ 360
preplace netloc servo_generator_0_servo_o 1 3 1 NJ 80
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 10 20 680 30 1020J
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 3 20 30 660 410 1020
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 230 650
preplace netloc rst_ps8_0_5M_peripheral_aresetn 1 1 2 690 20 1010
preplace netloc rst_ps8_0_0M_peripheral_aresetn 1 1 2 670 10 1030J
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 90
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 N 200
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 990 220n
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 1 1000 60n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 110
levelinfo -pg 1 -10 340 840 1170 1320
pagesize -pg 1 -db -bbox -sgen -10 0 1460 640
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
