SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Tue Feb 18 17:26:10 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\ProgramFiles\Develop\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n SystemPLL -lang verilog -synth synplify -arch xo2c00 -type pll -fin 12 -fclkop 12 -fclkop_tol 0.0 -fclkos 1 -fclkos_tol 0.1 -fclkos2 0.15360 -fclkos2_tol 0.2 -fclkos3 0.1 -fclkos3_tol 10.0 -trimp 0 -phasep 0 -trims 0 -phases 0 -phases2 0 -phases3 0 -phase_cntl STATIC -rst -fb_mode 1 -lock 
    Circuit name     : SystemPLL
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI, RST
    Outputs      : CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK
    I/O buffer       : not inserted
    EDIF output      : SystemPLL.edn
    Verilog output   : SystemPLL.v
    Verilog template : SystemPLL_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : SystemPLL.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

