INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/FourBitsRCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitsRCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sources_1/new/OneBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RCA
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v:13]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/htuta/cmpe124 Modules/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v:12]
