{
    "files.associations": {
        "*.v": "systemverilog",
        "*.sdc": "tcl",
        "deque": "cpp",
        "string": "cpp",
        "vector": "cpp"
    }
}