DECLARE_APQ_GPIO_PINS ( 81 ) ; DECLARE_APQ_GPIO_PINS ( 82 ) ; DECLARE_APQ_GPIO_PINS ( 83 ) ; DECLARE_APQ_GPIO_PINS ( 84 ) ; DECLARE_APQ_GPIO_PINS ( 85 ) ; DECLARE_APQ_GPIO_PINS ( 86 ) ; DECLARE_APQ_GPIO_PINS ( 87 ) ; DECLARE_APQ_GPIO_PINS ( 88 ) ; DECLARE_APQ_GPIO_PINS ( 89 ) ; DECLARE_APQ_GPIO_PINS ( 90 ) ; DECLARE_APQ_GPIO_PINS ( 91 ) ; DECLARE_APQ_GPIO_PINS ( 92 ) ; DECLARE_APQ_GPIO_PINS ( 93 ) ; DECLARE_APQ_GPIO_PINS ( 94 ) ; DECLARE_APQ_GPIO_PINS ( 95 ) ; DECLARE_APQ_GPIO_PINS ( 96 ) ; DECLARE_APQ_GPIO_PINS ( 97 ) ; DECLARE_APQ_GPIO_PINS ( 98 ) ; DECLARE_APQ_GPIO_PINS ( 99 ) ; DECLARE_APQ_GPIO_PINS ( 100 ) ; DECLARE_APQ_GPIO_PINS ( 101 ) ; DECLARE_APQ_GPIO_PINS ( 102 ) ; DECLARE_APQ_GPIO_PINS ( 103 ) ; DECLARE_APQ_GPIO_PINS ( 104 ) ; DECLARE_APQ_GPIO_PINS ( 105 ) ; DECLARE_APQ_GPIO_PINS ( 107 ) ; DECLARE_APQ_GPIO_PINS ( 108 ) ; DECLARE_APQ_GPIO_PINS ( 109 ) ; DECLARE_APQ_GPIO_PINS ( 110 ) ; DECLARE_APQ_GPIO_PINS ( 111 ) ; DECLARE_APQ_GPIO_PINS ( 112 ) ; DECLARE_APQ_GPIO_PINS ( 113 ) ; DECLARE_APQ_GPIO_PINS ( 114 ) ; DECLARE_APQ_GPIO_PINS ( 115 ) ; DECLARE_APQ_GPIO_PINS ( 116 ) ; DECLARE_APQ_GPIO_PINS ( 117 ) ; DECLARE_APQ_GPIO_PINS ( 118 ) ; DECLARE_APQ_GPIO_PINS ( 119 ) ; DECLARE_APQ_GPIO_PINS ( 120 ) ; DECLARE_APQ_GPIO_PINS ( 121 ) ; DECLARE_APQ_GPIO_PINS ( 122 ) ; DECLARE_APQ_GPIO_PINS ( 123 ) ; DECLARE_APQ_GPIO_PINS ( 124 ) ; DECLARE_APQ_GPIO_PINS ( 125 ) ; DECLARE_APQ_GPIO_PINS ( 126 ) ; DECLARE_APQ_GPIO_PINS ( 127 ) ; DECLARE_APQ_GPIO_PINS ( 128 ) ; DECLARE_APQ_GPIO_PINS ( 129 ) ; DECLARE_APQ_GPIO_PINS ( 130 ) ; DECLARE_APQ_GPIO_PINS ( 131 ) ; DECLARE_APQ_GPIO_PINS ( 132 ) ; DECLARE_APQ_GPIO_PINS ( 133 ) ; DECLARE_APQ_GPIO_PINS ( 134 ) ; DECLARE_APQ_GPIO_PINS ( 135 ) ; DECLARE_APQ_GPIO_PINS ( 136 ) ; DECLARE_APQ_GPIO_PINS ( 137 ) ; DECLARE_APQ_GPIO_PINS ( 138 ) ; DECLARE_APQ_GPIO_PINS ( 139 ) ; DECLARE_APQ_GPIO_PINS ( 140 ) ; DECLARE_APQ_GPIO_PINS ( 141 ) ; DECLARE_APQ_GPIO_PINS ( 142 ) ; DECLARE_APQ_GPIO_PINS ( 143 ) ; DECLARE_APQ_GPIO_PINS ( 144 ) ; DECLARE_APQ_GPIO_PINS ( 145 ) ; DECLARE_APQ_GPIO_PINS ( 146 ) ; static const unsigned int sdc1_clk_pins [ ] { 147 } ; ; static const unsigned int sdc1_cmd_pins [ ] { 148 } ; ; static const unsigned int sdc1_data_pins [ ] { 149 } ; ; static const unsigned int sdc2_clk_pins [ ] { 150 } ; ; static const unsigned int sdc2_cmd_pins [ ] { 151 } ; ; static const unsigned int sdc2_data_pins [ ] { 152 } ; ; [ APQ_MUX_ # # fname ] = { . name = # fname . groups = fname # # _groups . ngroups = ARRAY_SIZE ( fname # # _groups ) } { . name = "gpio" # id . pins = gpio # # id # # _pins . npins = ARRAY_SIZE ( gpio # # id # # _pins ) . funcs = ( int [ ] ) { APQ_MUX_gpio APQ_MUX_ # # f1 APQ_MUX_ # # f2 APQ_MUX_ # # f3 APQ_MUX_ # # f4 APQ_MUX_ # # f5 APQ_MUX_ # # f6 APQ_MUX_ # # f7 } . nfuncs = 8 . ctl_reg = 0x1000 + 0x10 * id . io_reg = 0x1004 + 0x10 * id . intr_cfg_reg = 0x1008 + 0x10 * id . intr_status_reg = 0x100c + 0x10 * id . intr_target_reg = 0x1008 + 0x10 * id . mux_bit = 2 . pull_bit = 0 . drv_bit = 6 . oe_bit = 9 . in_bit = 0 . out_bit = 1 . intr_enable_bit = 0 . intr_status_bit = 0 . intr_ack_high = 0 . intr_target_bit = 5 . intr_target_kpss_val = 3 . intr_raw_status_bit = 4 . intr_polarity_bit = 1 . intr_detection_bit = 2 . intr_detection_width = 2 } { . name = # pg_name . pins = pg_name # # _pins . npins = ARRAY_SIZE ( pg_name # # _pins ) . ctl_reg = ctl . io_reg = 0 . intr_cfg_reg = 0 . intr_status_reg = 0 . intr_target_reg = 0 . mux_bit = - 1 . pull_bit = pull . drv_bit = drv . oe_bit = - 1 . in_bit = - 1 . out_bit = - 1 . intr_enable_bit = - 1 . intr_status_bit = - 1 . intr_target_bit = - 1 . intr_target_kpss_val = - 1 . intr_raw_status_bit = - 1 . intr_polarity_bit = - 1 . intr_detection_bit = - 1 . intr_detection_width = - 1 } apq8084_functions ( APQ_MUX_adsp_ext , APQ_MUX_audio_ref , APQ_MUX_blsp_i2c1 , APQ_MUX_blsp_i2c2 , APQ_MUX_blsp_i2c3 , APQ_MUX_blsp_i2c4 , APQ_MUX_blsp_i2c5 , APQ_MUX_blsp_i2c6 , APQ_MUX_blsp_i2c7 , APQ_MUX_blsp_i2c8 , APQ_MUX_blsp_i2c9 , APQ_MUX_blsp_i2c10 , APQ_MUX_blsp_i2c11 , APQ_MUX_blsp_i2c12 , APQ_MUX_blsp_spi1 , APQ_MUX_blsp_spi1_cs1 , APQ_MUX_blsp_spi1_cs2 , APQ_MUX_blsp_spi1_cs3 , APQ_MUX_blsp_spi2 , APQ_MUX_blsp_spi3 , APQ_MUX_blsp_spi3_cs1 , APQ_MUX_blsp_spi3_cs2 , APQ_MUX_blsp_spi3_cs3 , APQ_MUX_blsp_spi4 , APQ_MUX_blsp_spi5 , APQ_MUX_blsp_spi6 , APQ_MUX_blsp_spi7 , APQ_MUX_blsp_spi8 , APQ_MUX_blsp_spi9 , APQ_MUX_blsp_spi10 , APQ_MUX_blsp_spi10_cs1 , APQ_MUX_blsp_spi10_cs2 , APQ_MUX_blsp_spi10_cs3 , APQ_MUX_blsp_spi11 , APQ_MUX_blsp_spi12 , APQ_MUX_blsp_uart1 , APQ_MUX_blsp_uart2 , APQ_MUX_blsp_uart3 , APQ_MUX_blsp_uart4 , APQ_MUX_blsp_uart5 , APQ_MUX_blsp_uart6 , APQ_MUX_blsp_uart7 , APQ_MUX_blsp_uart8 , APQ_MUX_blsp_uart9 , APQ_MUX_blsp_uart10 , APQ_MUX_blsp_uart11 , APQ_MUX_blsp_uart12 , APQ_MUX_blsp_uim1 , APQ_MUX_blsp_uim2 , APQ_MUX_blsp_uim3 , APQ_MUX_blsp_uim4 , APQ_MUX_blsp_uim5 , APQ_MUX_blsp_uim6 , APQ_MUX_blsp_uim7 , APQ_MUX_blsp_uim8 , APQ_MUX_blsp_uim9 , APQ_MUX_blsp_uim10 , APQ_MUX_blsp_uim11 , APQ_MUX_blsp_uim12 , APQ_MUX_cam_mclk0 , APQ_MUX_cam_mclk1 , APQ_MUX_cam_mclk2 , APQ_MUX_cam_mclk3 , APQ_MUX_cci_async , APQ_MUX_cci_async_in0 , APQ_MUX_cci_i2c0 , APQ_MUX_cci_i2c1 , APQ_MUX_cci_timer0 , APQ_MUX_cci_timer1 , APQ_MUX_cci_timer2 , APQ_MUX_cci_timer3 , APQ_MUX_cci_timer4 , APQ_MUX_edp_hpd , APQ_MUX_gcc_gp1 , APQ_MUX_gcc_gp2 , APQ_MUX_gcc_gp3 , APQ_MUX_gcc_obt , APQ_MUX_gcc_vtt , APQ_MUX_gp_mn , APQ_MUX_gp_pdm0 , APQ_MUX_gp_pdm1 , APQ_MUX_gp_pdm2 , APQ_MUX_gp0_clk , APQ_MUX_gp1_clk , APQ_MUX_gpio , APQ_MUX_hdmi_cec , APQ_MUX_hdmi_ddc , APQ_MUX_hdmi_dtest , APQ_MUX_hdmi_hpd , APQ_MUX_hdmi_rcv , APQ_MUX_hsic , APQ_MUX_ldo_en , APQ_MUX_ldo_update , APQ_MUX_mdp_vsync , APQ_MUX_pci_e0 , APQ_MUX_pci_e0_n , APQ_MUX_pci_e0_rst , APQ_MUX_pci_e1 , APQ_MUX_pci_e1_rst , APQ_MUX_pci_e1_rst_n , APQ_MUX_pci_e1_clkreq_n , APQ_MUX_pri_mi2s , APQ_MUX_qua_mi2s , APQ_MUX_sata_act , APQ_MUX_sata_devsleep , APQ_MUX_sata_devsleep_n , APQ_MUX_sd_write , APQ_MUX_sdc_emmc_mode , APQ_MUX_sdc3 , APQ_MUX_sdc4 , APQ_MUX_sec_mi2s , APQ_MUX_slimbus , APQ_MUX_spdif_tx , APQ_MUX_spkr_i2s , APQ_MUX_spkr_i2s_ws , APQ_MUX_spss_geni , APQ_MUX_ter_mi2s , APQ_MUX_tsif1 , APQ_MUX_tsif2 , APQ_MUX_uim , APQ_MUX_uim_batt_alarm , APQ_MUX_NA ) ; 