<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
defines: 
time_elapsed: 0.949s
ram usage: 35028 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkasfpubl/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:1</a>: No timescale set for &#34;parallel_if&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:1</a>: Compile module &#34;work@parallel_if&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:1</a>: Top level module &#34;work@parallel_if&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpkasfpubl/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_parallel_if
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkasfpubl/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkasfpubl/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_parallel_if&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_parallel_if

2.2. Analyzing design hierarchy..
Top module:  \work_parallel_if
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>$1 in module work_parallel_if.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_parallel_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>$1&#39;.
     1/3: $3\counter[3:0]
     2/3: $2\counter[3:0]
     3/3: $1\counter[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_parallel_if.\counter&#39; using process `\work_parallel_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>$1&#39;.
  created $dff cell `$procdff$26&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\work_parallel_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>$1&#39;.
Removing empty process `work_parallel_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>$1&#39;.
Cleaned up 3 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_parallel_if..
Warning: Wire work_parallel_if.\reset is used but has no driver.
Warning: Wire work_parallel_if.\up_en is used but has no driver.
Warning: Wire work_parallel_if.\enable is used but has no driver.
Warning: Wire work_parallel_if.\down_en is used but has no driver.
Warning: Wire work_parallel_if.\clk is used but has no driver.
found and reported 5 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_parallel_if ===

   Number of wires:                 29
   Number of wire bits:            121
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add                            1
     $dff                            1
     $eq                             5
     $logic_and                      2
     $mux                            5
     $sub                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_parallel_if..
Warning: Wire work_parallel_if.\reset is used but has no driver.
Warning: Wire work_parallel_if.\up_en is used but has no driver.
Warning: Wire work_parallel_if.\enable is used but has no driver.
Warning: Wire work_parallel_if.\down_en is used but has no driver.
Warning: Wire work_parallel_if.\clk is used but has no driver.
found and reported 5 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_parallel_if&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:1</a>.0-1.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>.0-13.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 38 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 39 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 40 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 41 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 38 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 42 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 43 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 44 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 45 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 46 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 39 ],
            &#34;B&#34;: [ 41 ],
            &#34;Y&#34;: [ 47 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 42 ],
            &#34;B&#34;: [ 44 ],
            &#34;Y&#34;: [ 48 ]
          }
        },
        &#34;$procdff$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 49 ],
            &#34;D&#34;: [ 50, 51, 52, 53 ],
            &#34;Q&#34;: [ 2, 3, 4, 5 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 54, 55, 56, 57 ],
            &#34;B&#34;: [ 58, 59, 60, 61 ],
            &#34;S&#34;: [ 48 ],
            &#34;Y&#34;: [ 62, 63, 64, 65 ]
          }
        },
        &#34;$procmux$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 62, 63, 64, 65 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 46 ],
            &#34;Y&#34;: [ 66, 67, 68, 69 ]
          }
        },
        &#34;$procmux$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5 ],
            &#34;B&#34;: [ 6, 7, 8, 9 ],
            &#34;S&#34;: [ 47 ],
            &#34;Y&#34;: [ 70, 71, 72, 73 ]
          }
        },
        &#34;$procmux$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 70, 71, 72, 73 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 46 ],
            &#34;Y&#34;: [ 54, 55, 56, 57 ]
          }
        },
        &#34;$procmux$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 66, 67, 68, 69 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 46 ],
            &#34;Y&#34;: [ 50, 51, 52, 53 ]
          }
        },
        &#34;$sub$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$sub&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 54, 55, 56, 57 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 58, 59, 60, 61, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\counter[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50, 51, 52, 53 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$1\\counter[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50, 51, 52, 53 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$2\\counter[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54, 55, 56, 57 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$3\\counter[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 66, 67, 68, 69 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>.0-13.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 39 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>.0-8.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 47 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 48 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 62, 63, 64, 65 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 48 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 66, 67, 68, 69 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 70, 71, 72, 73 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 47 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$21_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 54, 55, 56, 57 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 50, 51, 52, 53 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$sub$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 58, 59, 60, 61, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>.0-17.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 49 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34;
          }
        },
        &#34;counter&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:3</a>.0-3.0&#34;
          }
        },
        &#34;down_en&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 43 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 45 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34;
          }
        },
        &#34;up_en&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 40 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_parallel_if&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:1</a>.0-1.0&#34; *)
module work_parallel_if();
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34; *)
  wire [3:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34; *)
  wire [3:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34; *)
  wire [3:0] _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:6</a>.0-6.0&#34; *)
  wire [3:0] _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>.0-13.0&#34; *)
  wire [31:0] _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>.0-8.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *)
  wire _11_;
  wire [3:0] _12_;
  wire _13_;
  wire [3:0] _14_;
  wire _15_;
  wire [3:0] _16_;
  wire _17_;
  wire [3:0] _18_;
  wire _19_;
  wire [3:0] _20_;
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>.0-17.0&#34; *)
  wire [31:0] _22_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34; *)
  wire clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:3</a>.0-3.0&#34; *)
  reg [3:0] counter;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34; *)
  wire down_en;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34; *)
  wire enable;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34; *)
  wire reset;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:4</a>.0-4.0&#34; *)
  wire up_en;
  assign _04_ = 32&#39;(counter) + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:13</a>.0-13.0&#34; *) 32&#39;d1;
  assign _05_ = 32&#39;(enable) == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *) 32&#39;d1;
  assign _06_ = 32&#39;(up_en) == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *) 32&#39;d1;
  assign _07_ = 32&#39;(enable) == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *) 32&#39;d1;
  assign _08_ = 32&#39;(down_en) == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *) 32&#39;d1;
  assign _09_ = 32&#39;(reset) == (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:8</a>.0-8.0&#34; *) 32&#39;d0;
  assign _10_ = _05_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:12</a>.0-12.0&#34; *) _06_;
  assign _11_ = _07_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:16</a>.0-16.0&#34; *) _08_;
  always @(posedge clk)
      counter &lt;= _20_;
  assign _12_ = _13_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _22_[3:0] : _02_;
  assign _14_ = _15_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;hx : _12_;
  assign _16_ = _17_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _04_[3:0] : counter;
  assign _18_ = _19_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;hx : _16_;
  assign _20_ = _21_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _03_;
  assign _22_ = 32&#39;(_02_) - (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v:17</a>.0-17.0&#34; *) 32&#39;d1;
  assign _00_ = _01_;
  assign _13_ = _11_;
  assign _15_ = _09_;
  assign _03_ = _14_;
  assign _17_ = _10_;
  assign _19_ = _09_;
  assign _02_ = _18_;
  assign _21_ = _09_;
  assign _01_ = _20_;
endmodule

Warnings: 5 unique messages, 10 total
End of script. Logfile hash: af6c3b41a8, CPU: user 0.02s system 0.00s, MEM: 16.08 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 26% 2x check (0 sec), 26% 2x write_verilog (0 sec), ...

</pre>
</body>