// Seed: 30574859
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input supply0 id_2
    , id_8,
    output tri0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri id_6
);
  wire [1 : 1] id_9;
  assign module_1.id_0 = 0;
  always_latch @(posedge id_8 or posedge 1) begin : LABEL_0
    $clog2(78);
    ;
  end
endmodule
module module_1 #(
    parameter id_15 = 32'd81
) (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    output wor id_6,
    input tri id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wand id_10,
    output wire id_11,
    input wor id_12,
    output wire id_13,
    input tri0 id_14,
    input supply0 _id_15
);
  wire [1  ==  -1 'd0 : 1  ==  id_15] id_17;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_14,
      id_5,
      id_5,
      id_3,
      id_11
  );
endmodule
