// Copyright (c) 2016 Timo Savola. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package x86

import (
	"github.com/tsavola/wag/internal/gen"
	"github.com/tsavola/wag/internal/gen/condition"
	"github.com/tsavola/wag/internal/gen/operand"
	"github.com/tsavola/wag/internal/gen/reg"
	"github.com/tsavola/wag/internal/gen/rodata"
	"github.com/tsavola/wag/internal/gen/storage"
	"github.com/tsavola/wag/internal/isa/prop"
	"github.com/tsavola/wag/internal/isa/x86/in"
	"github.com/tsavola/wag/trap"
	"github.com/tsavola/wag/wa"
)

func (MacroAssembler) Binary(f *gen.Func, props uint16, a, b operand.O) operand.O {
	return ops[props&prop.BinaryMask](f, uint8(props>>8), a, b)
}

var ops = [prop.BinaryMask + 1]func(*gen.Func, uint8, operand.O, operand.O) operand.O{
	prop.BinaryIntALAdd:      binaryIntALAdd,
	prop.BinaryIntALSub:      binaryIntALSub,
	prop.BinaryIntAL:         binaryIntAL,
	prop.BinaryIntCmp:        binaryIntCmp,
	prop.BinaryIntMul:        binaryIntMul,
	prop.BinaryIntDivU:       binaryIntDivU,
	prop.BinaryIntDivS:       binaryIntDivS,
	prop.BinaryIntRemU:       binaryIntRemU,
	prop.BinaryIntRemS:       binaryIntRemS,
	prop.BinaryIntShift:      binaryIntShift,
	prop.BinaryFloatCommon:   binaryFloatCommon,
	prop.BinaryFloatMinmax:   binaryFloatMinmax,
	prop.BinaryFloatCmp:      binaryFloatCmp,
	prop.BinaryFloatCopysign: binaryFloatCopysign,
}

func binaryIntALAdd(f *gen.Func, index uint8, a, b operand.O) operand.O {
	switch {
	case b.Storage == storage.Imm && b.ImmValue() == 1:
		return opInplaceInt(f, in.INC, a)

	default:
		return binaryIntAL(f, index, a, b)
	}
}

func binaryIntALSub(f *gen.Func, index uint8, a, b operand.O) operand.O {
	switch {
	case b.Storage == storage.Imm && b.ImmValue() == 1:
		return opInplaceInt(f, in.DEC, a)

	case a.Storage == storage.Imm && a.ImmValue() == 0:
		r, _ := allocResultReg(f, b)
		in.NEG.Reg(&f.Text, b.Type, r)
		return operand.Reg(b.Type, r)

	default:
		return binaryIntAL(f, index, a, b)
	}
}

func binaryIntAL(f *gen.Func, index uint8, a, b operand.O) operand.O {
	insn := in.ALInsn(index)

	switch b.Storage {
	case storage.Imm:
		if value := b.ImmValue(); uint64(value+0x80000000) > 0xffffffff {
			in.MOV64i.RegImm64(&f.Text, RegScratch, value)
			b.SetReg(RegScratch)
		}

	case storage.Stack:
		in.POPo.RegScratch(&f.Text)
		f.StackValueConsumed()
		b.SetReg(RegScratch)
	}

	targetReg, _ := allocResultReg(f, a)

	switch b.Storage {
	case storage.Imm: // large values moved to registers earlier
		insn.OpcodeI().RegImm(&f.Text, a.Type, targetReg, int32(b.ImmValue()))

	default: // Reg
		insn.Opcode().RegReg(&f.Text, a.Type, targetReg, b.Reg())
		f.Regs.Free(b.Type, b.Reg())
	}

	return operand.Reg(a.Type, targetReg)
}

func binaryIntCmp(f *gen.Func, cond uint8, a, b operand.O) operand.O {
	if b.Storage == storage.Stack {
		// Since b is in stack, a must also be.  We must pop b before a.
		in.POPo.RegScratch(&f.Text)
		f.StackValueConsumed()
		in.POPo.RegScratch(&f.Text)
		f.StackValueConsumed()
		in.CMP.RegReg(&f.Text, a.Type, RegResult, RegScratch)
	} else {
		// We know b isn't in stack, so we can reverse access order.
		asm.Move(f, RegResult, a)

		switch {
		case b.Storage == storage.Imm && uint64(b.ImmValue()+0x80000000) <= 0xffffffff:
			in.CMPi.RegImm(&f.Text, a.Type, RegResult, int32(b.ImmValue()))

		case b.Storage == storage.Reg:
			in.CMP.RegReg(&f.Text, a.Type, RegResult, b.Reg())
			f.Regs.Free(b.Type, b.Reg())

		default: // stack or large immediate
			asm.Move(f, RegScratch, b)
			in.CMP.RegReg(&f.Text, a.Type, RegResult, RegScratch)
		}
	}

	return operand.Flags(condition.C(cond))
}

func binaryIntMul(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	targetReg, _ := allocResultReg(f, a)
	sourceReg, _ := getScratchReg(f, b)

	in.IMUL.RegReg(&f.Text, a.Type, targetReg, sourceReg)

	f.Regs.Free(b.Type, sourceReg)
	return operand.Reg(a.Type, targetReg)
}

func binaryIntDivU(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	divisorReg, _ := opPrepareDIV(f, a, b)

	// RegDividendHigh is RegZero.

	in.DIV.Reg(&f.Text, b.Type, divisorReg)
	f.Regs.Free(b.Type, divisorReg)

	in.XOR.RegReg(&f.Text, wa.I32, RegZero, RegZero)
	return operand.Reg(a.Type, RegResult)
}

func binaryIntRemU(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	divisorReg, _ := opPrepareDIV(f, a, b)

	// RegDividendHigh is RegZero.

	in.DIV.Reg(&f.Text, b.Type, divisorReg)
	f.Regs.Free(b.Type, divisorReg)

	resultReg := f.Regs.AllocResult(a.Type)
	in.MOV.RegReg(&f.Text, a.Type, resultReg, RegDividendHigh) // Remainder

	in.XOR.RegReg(&f.Text, wa.I32, RegZero, RegZero)
	return operand.Reg(a.Type, resultReg)
}

func binaryIntDivS(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	divisorReg, checkOverflow := opPrepareIDIV(f, a, b)

	if checkOverflow {
		var okJumps []int32

		if a.Type == wa.I32 {
			in.CMPi.RegImm32(&f.Text, a.Type, RegDividendLow, -0x80000000)
		} else {
			in.CMP.RegMemDisp(&f.Text, a.Type, RegDividendLow, in.BaseText, rodata.Mask80Addr64)
		}
		in.JNEcb.Stub8(&f.Text)
		okJumps = append(okJumps, f.Text.Addr)

		in.CMPi.RegImm8(&f.Text, b.Type, divisorReg, -1)
		in.JNEcb.Stub8(&f.Text)
		okJumps = append(okJumps, f.Text.Addr)

		asm.Trap(f, trap.IntegerOverflow)

		isa.UpdateNearBranches(f.Text.Bytes(), okJumps)
	}

	in.CDQ.Type(&f.Text, a.Type) // Sign-extend dividend low bits to high bits.
	in.IDIV.Reg(&f.Text, b.Type, divisorReg)
	f.Regs.Free(b.Type, divisorReg)

	in.XOR.RegReg(&f.Text, wa.I32, RegZero, RegZero)
	return operand.Reg(a.Type, RegResult)
}

func binaryIntRemS(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	divisorReg, checkOverflow := opPrepareIDIV(f, a, b)

	var overflowJumps []int32

	if checkOverflow {
		in.CMPi.RegImm8(&f.Text, b.Type, divisorReg, -1)
		in.JEcb.Stub8(&f.Text)
		overflowJumps = append(overflowJumps, f.Text.Addr)
	}

	in.CDQ.Type(&f.Text, a.Type) // Sign-extend dividend low bits to high bits.
	in.IDIV.Reg(&f.Text, b.Type, divisorReg)
	f.Regs.Free(b.Type, divisorReg)

	isa.UpdateNearBranches(f.Text.Bytes(), overflowJumps)

	resultReg := f.Regs.AllocResult(a.Type)
	in.MOV.RegReg(&f.Text, a.Type, resultReg, RegDividendHigh) // Remainder

	in.XOR.RegReg(&f.Text, wa.I32, RegZero, RegZero)
	return operand.Reg(a.Type, resultReg)
}

func opPrepareDIV(f *gen.Func, a, b operand.O) (divisorReg reg.R, checkOverflow bool) {
	checkOverflow = true
	checkZero := true

	if b.Storage == storage.Reg {
		if b.Reg() == RegDividendLow {
			in.MOV.RegReg(&f.Text, b.Type, RegScratch, RegDividendLow)
			divisorReg = RegScratch
		} else {
			divisorReg = b.Reg()
		}
	} else {
		asm.Move(f, RegScratch, b)
		divisorReg = RegScratch

		if b.Storage == storage.Imm {
			divisor := b.ImmValue()
			checkOverflow = (divisor == -1)
			checkZero = (divisor == 0)
		}
	}

	if checkZero {
		in.TEST.RegReg(&f.Text, b.Type, divisorReg, divisorReg)
		in.JNEcb.Rel8(&f.Text, in.CALLcd.Size()) // Skip next instruction.
		in.CALLcd.Addr32(&f.Text, f.TrapLinks[trap.IntegerDivideByZero].Addr)
		f.MapCallAddr(f.Text.Addr)
	}

	asm.Move(f, RegDividendLow, a)
	return
}

func opPrepareIDIV(f *gen.Func, a, b operand.O) (divisorReg reg.R, checkOverflow bool) {
	divisorReg, checkOverflow = opPrepareDIV(f, a, b)

	if checkOverflow && a.Storage == storage.Imm {
		dividend := a.ImmValue()
		if a.Type == wa.I32 {
			checkOverflow = (dividend == -0x80000000)
		} else {
			checkOverflow = (dividend == -0x8000000000000000)
		}
	}

	return
}

func binaryIntShift(f *gen.Func, index uint8, a, b operand.O) operand.O {
	insn := in.ShiftInsn(index)
	r, _ := allocResultReg(f, a)

	if b.Storage == storage.Imm {
		insn.OpcodeI().RegImm8(&f.Text, a.Type, r, b.ImmValue8())
	} else {
		b.Type = wa.I32
		asm.Move(f, RegCount, b)
		insn.Opcode().Reg(&f.Text, a.Type, r)
	}

	return operand.Reg(a.Type, r)
}

func binaryFloatCommon(f *gen.Func, index uint8, a, b operand.O) operand.O {
	opcode := in.RMscalar(index)
	targetReg, _ := allocResultReg(f, a)
	sourceReg, _ := getScratchReg(f, b)

	opcode.RegReg(&f.Text, a.Type, targetReg, sourceReg)

	f.Regs.Free(b.Type, sourceReg)
	return operand.Reg(a.Type, targetReg)
}

var binaryFloatMinmaxOpcodes = [2]struct {
	common in.RMscalar
	zero   in.RMpacked
}{
	prop.IndexMinmaxMin: {in.MINSSD, in.ORPSD},
	prop.IndexMinmaxMax: {in.MAXSSD, in.ANDPSD},
}

func binaryFloatMinmax(f *gen.Func, index uint8, a, b operand.O) operand.O {
	opcodes := binaryFloatMinmaxOpcodes[index]
	targetReg, _ := allocResultReg(f, a)
	sourceReg, _ := getScratchReg(f, b)

	in.UCOMISSD.RegReg(&f.Text, a.Type, targetReg, sourceReg)
	in.JNEcb.Stub8(&f.Text)
	commonJump := f.Text.Addr

	opcodes.zero.RegReg(&f.Text, a.Type, targetReg, sourceReg)
	in.JMPcb.Stub8(&f.Text)
	endJump := f.Text.Addr

	isa.UpdateNearBranch(f.Text.Bytes(), commonJump)

	opcodes.common.RegReg(&f.Text, a.Type, targetReg, sourceReg)

	isa.UpdateNearBranch(f.Text.Bytes(), endJump)

	f.Regs.Free(b.Type, sourceReg)
	return operand.Reg(a.Type, targetReg)
}

func binaryFloatCmp(f *gen.Func, cond uint8, a, b operand.O) operand.O {
	aReg, _ := allocResultReg(f, a)
	bReg, _ := getScratchReg(f, b)

	in.UCOMISSD.RegReg(&f.Text, a.Type, aReg, bReg)

	f.Regs.Free(b.Type, bReg)
	f.Regs.Free(a.Type, aReg)
	return operand.Flags(condition.C(cond))
}

func binaryFloatCopysign(f *gen.Func, _ uint8, a, b operand.O) operand.O {
	targetReg, _ := allocResultReg(f, a)
	sourceReg, _ := getScratchReg(f, b)

	signMaskAddr := rodata.MaskAddr(rodata.Mask80Base, a.Type)

	in.MOVDQmr.RegReg(&f.Text, a.Type, sourceReg, RegScratch) // int <- float
	in.AND.RegMemDisp(&f.Text, a.Type, RegScratch, in.BaseText, signMaskAddr)
	in.MOVDQmr.RegReg(&f.Text, a.Type, targetReg, RegResult) // int <- float
	in.AND.RegMemDisp(&f.Text, a.Type, RegResult, in.BaseText, signMaskAddr)
	in.CMP.RegReg(&f.Text, a.Type, RegResult, RegScratch)
	in.JEcb.Stub8(&f.Text)
	doneJump := f.Text.Addr

	negFloatReg(&f.Prog, a.Type, targetReg)

	isa.UpdateNearBranch(f.Text.Bytes(), doneJump)

	f.Regs.Free(b.Type, sourceReg)
	return operand.Reg(a.Type, targetReg)
}

// opInplaceInt allocates registers.
func opInplaceInt(f *gen.Func, insn in.M, x operand.O) operand.O {
	r, _ := allocResultReg(f, x)
	insn.Reg(&f.Text, x.Type, r)
	return operand.Reg(x.Type, r)
}
