# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 1 2023 13:47:57

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for main|clk_in
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (main|clk_in:R vs. main|clk_in:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED[0]
			6.2.2::Path details for port: LED[1]
			6.2.3::Path details for port: LED[2]
			6.2.4::Path details for port: LED[3]
			6.2.5::Path details for port: LED[4]
			6.2.6::Path details for port: LED[5]
			6.2.7::Path details for port: LED[6]
			6.2.8::Path details for port: LED[7]
			6.2.9::Path details for port: clk_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED[0]
			6.5.2::Path details for port: LED[1]
			6.5.3::Path details for port: LED[2]
			6.5.4::Path details for port: LED[3]
			6.5.5::Path details for port: LED[4]
			6.5.6::Path details for port: LED[5]
			6.5.7::Path details for port: LED[6]
			6.5.8::Path details for port: LED[7]
			6.5.9::Path details for port: clk_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: main|clk_in  | Frequency: 197.48 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
main|clk_in   main|clk_in    83330            78266       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED[0]     clk_in      8439          main|clk_in:R          
LED[1]     clk_in      8439          main|clk_in:R          
LED[2]     clk_in      8186          main|clk_in:R          
LED[3]     clk_in      8439          main|clk_in:R          
LED[4]     clk_in      8439          main|clk_in:R          
LED[5]     clk_in      8691          main|clk_in:R          
LED[6]     clk_in      8698          main|clk_in:R          
LED[7]     clk_in      8790          main|clk_in:R          
clk_out    clk_in      8069          main|clk_in:R          
clk_out    clk_in      7912          main|clk_in:F          


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED[0]     clk_in      7991                  main|clk_in:R          
LED[1]     clk_in      7991                  main|clk_in:R          
LED[2]     clk_in      7739                  main|clk_in:R          
LED[3]     clk_in      7991                  main|clk_in:R          
LED[4]     clk_in      7991                  main|clk_in:R          
LED[5]     clk_in      8244                  main|clk_in:R          
LED[6]     clk_in      8265                  main|clk_in:R          
LED[7]     clk_in      8356                  main|clk_in:R          
clk_out    clk_in      7912                  main|clk_in:F          
clk_out    clk_in      8069                  main|clk_in:R          


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for main|clk_in
*****************************************
Clock: main|clk_in
Frequency: 197.48 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i23_LC_5_3_7/in3
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Setup Constraint : 83330p
Path slack       : 78266p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4251
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7172
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
cnt_15__i20_LC_5_3_4/carryin    LogicCell40_SEQ_MODE_1000      0              6533  78266  RISE       1
cnt_15__i20_LC_5_3_4/carryout   LogicCell40_SEQ_MODE_1000    126              6660  78266  RISE       2
cnt_15__i21_LC_5_3_5/carryin    LogicCell40_SEQ_MODE_1000      0              6660  78266  RISE       1
cnt_15__i21_LC_5_3_5/carryout   LogicCell40_SEQ_MODE_1000    126              6786  78266  RISE       2
cnt_15__i22_LC_5_3_6/carryin    LogicCell40_SEQ_MODE_1000      0              6786  78266  RISE       1
cnt_15__i22_LC_5_3_6/carryout   LogicCell40_SEQ_MODE_1000    126              6912  78266  RISE       1
I__155/I                        InMux                          0              6912  78266  RISE       1
I__155/O                        InMux                        259              7172  78266  RISE       1
cnt_15__i23_LC_5_3_7/in3        LogicCell40_SEQ_MODE_1000      0              7172  78266  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (main|clk_in:R vs. main|clk_in:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i23_LC_5_3_7/in3
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Setup Constraint : 83330p
Path slack       : 78266p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4251
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7172
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
cnt_15__i20_LC_5_3_4/carryin    LogicCell40_SEQ_MODE_1000      0              6533  78266  RISE       1
cnt_15__i20_LC_5_3_4/carryout   LogicCell40_SEQ_MODE_1000    126              6660  78266  RISE       2
cnt_15__i21_LC_5_3_5/carryin    LogicCell40_SEQ_MODE_1000      0              6660  78266  RISE       1
cnt_15__i21_LC_5_3_5/carryout   LogicCell40_SEQ_MODE_1000    126              6786  78266  RISE       2
cnt_15__i22_LC_5_3_6/carryin    LogicCell40_SEQ_MODE_1000      0              6786  78266  RISE       1
cnt_15__i22_LC_5_3_6/carryout   LogicCell40_SEQ_MODE_1000    126              6912  78266  RISE       1
I__155/I                        InMux                          0              6912  78266  RISE       1
I__155/O                        InMux                        259              7172  78266  RISE       1
cnt_15__i23_LC_5_3_7/in3        LogicCell40_SEQ_MODE_1000      0              7172  78266  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

    6.2.1::Path details for port: LED[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__43/I                         Odrv4                      0      2921               RISE  1       
I__43/O                         Odrv4                      351    3272               RISE  1       
I__49/I                         Span4Mux_s2_v              0      3272               RISE  1       
I__49/O                         Span4Mux_s2_v              252    3525               RISE  1       
I__56/I                         LocalMux                   0      3525               RISE  1       
I__56/O                         LocalMux                   330    3854               RISE  1       
I__63/I                         IoInMux                    0      3854               RISE  1       
I__63/O                         IoInMux                    259    4114               RISE  1       
LED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
LED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
LED_pad_0_iopad/DIN             IO_PAD                     0      6351               FALL  1       
LED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8439               FALL  1       
LED[0]                          main                       0      8439               FALL  1       

6.2.2::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__43/I                         Odrv4                      0      2921               RISE  1       
I__43/O                         Odrv4                      351    3272               RISE  1       
I__49/I                         Span4Mux_s2_v              0      3272               RISE  1       
I__49/O                         Span4Mux_s2_v              252    3525               RISE  1       
I__57/I                         LocalMux                   0      3525               RISE  1       
I__57/O                         LocalMux                   330    3854               RISE  1       
I__64/I                         IoInMux                    0      3854               RISE  1       
I__64/O                         IoInMux                    259    4114               RISE  1       
LED_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
LED_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
LED_pad_1_iopad/DIN             IO_PAD                     0      6351               FALL  1       
LED_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8439               FALL  1       
LED[1]                          main                       0      8439               FALL  1       

6.2.3::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__42/I                         Odrv4                      0      2921               RISE  1       
I__42/O                         Odrv4                      351    3272               RISE  1       
I__48/I                         LocalMux                   0      3272               RISE  1       
I__48/O                         LocalMux                   330    3602               RISE  1       
I__55/I                         IoInMux                    0      3602               RISE  1       
I__55/O                         IoInMux                    259    3861               RISE  1       
LED_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
LED_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
LED_pad_2_iopad/DIN             IO_PAD                     0      6098               FALL  1       
LED_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
LED[2]                          main                       0      8186               FALL  1       

6.2.4::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__44/I                         Odrv4                      0      2921               RISE  1       
I__44/O                         Odrv4                      351    3272               RISE  1       
I__51/I                         Span4Mux_s2_v              0      3272               RISE  1       
I__51/O                         Span4Mux_s2_v              252    3525               RISE  1       
I__59/I                         LocalMux                   0      3525               RISE  1       
I__59/O                         LocalMux                   330    3854               RISE  1       
I__66/I                         IoInMux                    0      3854               RISE  1       
I__66/O                         IoInMux                    259    4114               RISE  1       
LED_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
LED_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
LED_pad_3_iopad/DIN             IO_PAD                     0      6351               FALL  1       
LED_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8439               FALL  1       
LED[3]                          main                       0      8439               FALL  1       

6.2.5::Path details for port: LED[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[4]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8439


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8439

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__43/I                         Odrv4                      0      2921               RISE  1       
I__43/O                         Odrv4                      351    3272               RISE  1       
I__50/I                         Span4Mux_s2_v              0      3272               RISE  1       
I__50/O                         Span4Mux_s2_v              252    3525               RISE  1       
I__58/I                         LocalMux                   0      3525               RISE  1       
I__58/O                         LocalMux                   330    3854               RISE  1       
I__65/I                         IoInMux                    0      3854               RISE  1       
I__65/O                         IoInMux                    259    4114               RISE  1       
LED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4114               RISE  1       
LED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6351               FALL  1       
LED_pad_4_iopad/DIN             IO_PAD                     0      6351               FALL  1       
LED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   8439               FALL  1       
LED[4]                          main                       0      8439               FALL  1       

6.2.6::Path details for port: LED[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[5]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8691


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5770
---------------------------- ------
Clock To Out Delay             8691

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__45/I                         Odrv4                      0      2921               RISE  1       
I__45/O                         Odrv4                      351    3272               RISE  1       
I__52/I                         Span4Mux_h                 0      3272               RISE  1       
I__52/O                         Span4Mux_h                 302    3574               RISE  1       
I__60/I                         Span4Mux_s0_v              0      3574               RISE  1       
I__60/O                         Span4Mux_s0_v              203    3777               RISE  1       
I__67/I                         LocalMux                   0      3777               RISE  1       
I__67/O                         LocalMux                   330    4107               RISE  1       
I__70/I                         IoInMux                    0      4107               RISE  1       
I__70/O                         IoInMux                    259    4366               RISE  1       
LED_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4366               RISE  1       
LED_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6603               FALL  1       
LED_pad_5_iopad/DIN             IO_PAD                     0      6603               FALL  1       
LED_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   8691               FALL  1       
LED[5]                          main                       0      8691               FALL  1       

6.2.7::Path details for port: LED[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[6]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8698


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5777
---------------------------- ------
Clock To Out Delay             8698

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__46/I                         Odrv12                     0      2921               FALL  1       
I__46/O                         Odrv12                     540    3461               FALL  1       
I__53/I                         Span12Mux_s8_h             0      3461               FALL  1       
I__53/O                         Span12Mux_s8_h             386    3847               FALL  1       
I__61/I                         LocalMux                   0      3847               FALL  1       
I__61/O                         LocalMux                   309    4156               FALL  1       
I__68/I                         IoInMux                    0      4156               FALL  1       
I__68/O                         IoInMux                    217    4373               FALL  1       
LED_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4373               FALL  1       
LED_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6610               FALL  1       
LED_pad_6_iopad/DIN             IO_PAD                     0      6610               FALL  1       
LED_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   8698               FALL  1       
LED[6]                          main                       0      8698               FALL  1       

6.2.8::Path details for port: LED[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[7]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8790


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5869
---------------------------- ------
Clock To Out Delay             8790

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__47/I                         Odrv4                      0      2921               FALL  1       
I__47/O                         Odrv4                      372    3293               FALL  1       
I__54/I                         IoSpan4Mux                 0      3293               FALL  1       
I__54/O                         IoSpan4Mux                 323    3616               FALL  1       
I__62/I                         IoSpan4Mux                 0      3616               FALL  1       
I__62/O                         IoSpan4Mux                 323    3938               FALL  1       
I__69/I                         LocalMux                   0      3938               FALL  1       
I__69/O                         LocalMux                   309    4247               FALL  1       
I__71/I                         IoInMux                    0      4247               FALL  1       
I__71/O                         IoInMux                    217    4464               FALL  1       
LED_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4464               FALL  1       
LED_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6702               FALL  1       
LED_pad_7_iopad/DIN             IO_PAD                     0      6702               FALL  1       
LED_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   8790               FALL  1       
LED[7]                          main                       0      8790               FALL  1       

6.2.9::Path details for port: clk_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8069


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8069
---------------------------- ------
Clock To Out Delay             8069

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                             main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                           IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                           GlobalMux                  0      1918               RISE  1       
I__143/O                                           GlobalMux                  154    2073               RISE  1       
I__148/I                                           Glb2LocalMux               0      2073               RISE  1       
I__148/O                                           Glb2LocalMux               449    2522               RISE  1       
I__149/I                                           LocalMux                   0      2522               RISE  1       
I__149/O                                           LocalMux                   330    2851               RISE  1       
I__150/I                                           InMux                      0      2851               RISE  1       
I__150/O                                           InMux                      259    3111               RISE  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000  449    3560               RISE  1       
I__72/I                                            LocalMux                   0      3560               RISE  1       
I__72/O                                            LocalMux                   330    3889               RISE  1       
I__73/I                                            IoInMux                    0      3889               RISE  1       
I__73/O                                            IoInMux                    259    4149               RISE  1       
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2006   6155               RISE  1       
clk_out_pad_iopad/DIN                              IO_PAD                     0      6155               RISE  1       
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                     1914   8069               RISE  1       
clk_out                                            main                       0      8069               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : main|clk_in:F
Clock to Out Delay : 7912


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7912
---------------------------- ------
Clock To Out Delay             7912

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                             main                       0      0                  FALL  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  FALL  1       
clk_out_c_pad_iopad/DOUT                           IO_PAD                     460    460                FALL  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                0      460                FALL  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                1254   1714               FALL  1       
I__142/I                                           gio2CtrlBuf                0      1714               FALL  1       
I__142/O                                           gio2CtrlBuf                0      1714               FALL  1       
I__143/I                                           GlobalMux                  0      1714               FALL  1       
I__143/O                                           GlobalMux                  77     1791               FALL  1       
I__148/I                                           Glb2LocalMux               0      1791               FALL  1       
I__148/O                                           Glb2LocalMux               358    2149               FALL  1       
I__149/I                                           LocalMux                   0      2149               FALL  1       
I__149/O                                           LocalMux                   309    2458               FALL  1       
I__150/I                                           InMux                      0      2458               FALL  1       
I__150/O                                           InMux                      217    2675               FALL  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000  386    3061               FALL  1       
I__72/I                                            LocalMux                   0      3061               FALL  1       
I__72/O                                            LocalMux                   309    3369               FALL  1       
I__73/I                                            IoInMux                    0      3369               FALL  1       
I__73/O                                            IoInMux                    217    3587               FALL  1       
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      3587               FALL  1       
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   5824               FALL  1       
clk_out_pad_iopad/DIN                              IO_PAD                     0      5824               FALL  1       
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                     2088   7912               FALL  1       
clk_out                                            main                       0      7912               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__43/I                         Odrv4                      0      2921               FALL  1       
I__43/O                         Odrv4                      372    3293               FALL  1       
I__49/I                         Span4Mux_s2_v              0      3293               FALL  1       
I__49/O                         Span4Mux_s2_v              252    3546               FALL  1       
I__56/I                         LocalMux                   0      3546               FALL  1       
I__56/O                         LocalMux                   309    3854               FALL  1       
I__63/I                         IoInMux                    0      3854               FALL  1       
I__63/O                         IoInMux                    217    4072               FALL  1       
LED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
LED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
LED_pad_0_iopad/DIN             IO_PAD                     0      6077               RISE  1       
LED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   7991               RISE  1       
LED[0]                          main                       0      7991               RISE  1       

6.5.2::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__43/I                         Odrv4                      0      2921               FALL  1       
I__43/O                         Odrv4                      372    3293               FALL  1       
I__49/I                         Span4Mux_s2_v              0      3293               FALL  1       
I__49/O                         Span4Mux_s2_v              252    3546               FALL  1       
I__57/I                         LocalMux                   0      3546               FALL  1       
I__57/O                         LocalMux                   309    3854               FALL  1       
I__64/I                         IoInMux                    0      3854               FALL  1       
I__64/O                         IoInMux                    217    4072               FALL  1       
LED_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
LED_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
LED_pad_1_iopad/DIN             IO_PAD                     0      6077               RISE  1       
LED_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   7991               RISE  1       
LED[1]                          main                       0      7991               RISE  1       

6.5.3::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__42/I                         Odrv4                      0      2921               FALL  1       
I__42/O                         Odrv4                      372    3293               FALL  1       
I__48/I                         LocalMux                   0      3293               FALL  1       
I__48/O                         LocalMux                   309    3602               FALL  1       
I__55/I                         IoInMux                    0      3602               FALL  1       
I__55/O                         IoInMux                    217    3819               FALL  1       
LED_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
LED_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
LED_pad_2_iopad/DIN             IO_PAD                     0      5825               RISE  1       
LED_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
LED[2]                          main                       0      7739               RISE  1       

6.5.4::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__44/I                         Odrv4                      0      2921               FALL  1       
I__44/O                         Odrv4                      372    3293               FALL  1       
I__51/I                         Span4Mux_s2_v              0      3293               FALL  1       
I__51/O                         Span4Mux_s2_v              252    3546               FALL  1       
I__59/I                         LocalMux                   0      3546               FALL  1       
I__59/O                         LocalMux                   309    3854               FALL  1       
I__66/I                         IoInMux                    0      3854               FALL  1       
I__66/O                         IoInMux                    217    4072               FALL  1       
LED_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
LED_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
LED_pad_3_iopad/DIN             IO_PAD                     0      6077               RISE  1       
LED_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   7991               RISE  1       
LED[3]                          main                       0      7991               RISE  1       

6.5.5::Path details for port: LED[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[4]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 7991


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5070
---------------------------- ------
Clock To Out Delay             7991

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__43/I                         Odrv4                      0      2921               FALL  1       
I__43/O                         Odrv4                      372    3293               FALL  1       
I__50/I                         Span4Mux_s2_v              0      3293               FALL  1       
I__50/O                         Span4Mux_s2_v              252    3546               FALL  1       
I__58/I                         LocalMux                   0      3546               FALL  1       
I__58/O                         LocalMux                   309    3854               FALL  1       
I__65/I                         IoInMux                    0      3854               FALL  1       
I__65/O                         IoInMux                    217    4072               FALL  1       
LED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4072               FALL  1       
LED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6077               RISE  1       
LED_pad_4_iopad/DIN             IO_PAD                     0      6077               RISE  1       
LED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   7991               RISE  1       
LED[4]                          main                       0      7991               RISE  1       

6.5.6::Path details for port: LED[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[5]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8244


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5323
---------------------------- ------
Clock To Out Delay             8244

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               FALL  8       
I__45/I                         Odrv4                      0      2921               FALL  1       
I__45/O                         Odrv4                      372    3293               FALL  1       
I__52/I                         Span4Mux_h                 0      3293               FALL  1       
I__52/O                         Span4Mux_h                 316    3609               FALL  1       
I__60/I                         Span4Mux_s0_v              0      3609               FALL  1       
I__60/O                         Span4Mux_s0_v              189    3798               FALL  1       
I__67/I                         LocalMux                   0      3798               FALL  1       
I__67/O                         LocalMux                   309    4107               FALL  1       
I__70/I                         IoInMux                    0      4107               FALL  1       
I__70/O                         IoInMux                    217    4324               FALL  1       
LED_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4324               FALL  1       
LED_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6330               RISE  1       
LED_pad_5_iopad/DIN             IO_PAD                     0      6330               RISE  1       
LED_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8244               RISE  1       
LED[5]                          main                       0      8244               RISE  1       

6.5.7::Path details for port: LED[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[6]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8265


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8265

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__46/I                         Odrv12                     0      2921               RISE  1       
I__46/O                         Odrv12                     491    3412               RISE  1       
I__53/I                         Span12Mux_s8_h             0      3412               RISE  1       
I__53/O                         Span12Mux_s8_h             344    3756               RISE  1       
I__61/I                         LocalMux                   0      3756               RISE  1       
I__61/O                         LocalMux                   330    4086               RISE  1       
I__68/I                         IoInMux                    0      4086               RISE  1       
I__68/O                         IoInMux                    259    4345               RISE  1       
LED_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4345               RISE  1       
LED_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6351               RISE  1       
LED_pad_6_iopad/DIN             IO_PAD                     0      6351               RISE  1       
LED_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   8265               RISE  1       
LED[6]                          main                       0      8265               RISE  1       

6.5.8::Path details for port: LED[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[7]
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8356


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5435
---------------------------- ------
Clock To Out Delay             8356

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                           main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                         gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                         gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                         GlobalMux                  0      1918               RISE  1       
I__143/O                                         GlobalMux                  154    2073               RISE  1       
I__147/I                                         ClkMux                     0      2073               RISE  1       
I__147/O                                         ClkMux                     309    2381               RISE  1       
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000  540    2921               RISE  8       
I__47/I                         Odrv4                      0      2921               RISE  1       
I__47/O                         Odrv4                      351    3272               RISE  1       
I__54/I                         IoSpan4Mux                 0      3272               RISE  1       
I__54/O                         IoSpan4Mux                 288    3560               RISE  1       
I__62/I                         IoSpan4Mux                 0      3560               RISE  1       
I__62/O                         IoSpan4Mux                 288    3847               RISE  1       
I__69/I                         LocalMux                   0      3847               RISE  1       
I__69/O                         LocalMux                   330    4177               RISE  1       
I__71/I                         IoInMux                    0      4177               RISE  1       
I__71/O                         IoInMux                    259    4436               RISE  1       
LED_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4436               RISE  1       
LED_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6442               RISE  1       
LED_pad_7_iopad/DIN             IO_PAD                     0      6442               RISE  1       
LED_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   8356               RISE  1       
LED[7]                          main                       0      8356               RISE  1       

6.5.9::Path details for port: clk_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : main|clk_in:F
Clock to Out Delay : 7912


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7912
---------------------------- ------
Clock To Out Delay             7912

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                             main                       0      0                  FALL  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  FALL  1       
clk_out_c_pad_iopad/DOUT                           IO_PAD                     460    460                FALL  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                0      460                FALL  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                1254   1714               FALL  1       
I__142/I                                           gio2CtrlBuf                0      1714               FALL  1       
I__142/O                                           gio2CtrlBuf                0      1714               FALL  1       
I__143/I                                           GlobalMux                  0      1714               FALL  1       
I__143/O                                           GlobalMux                  77     1791               FALL  1       
I__148/I                                           Glb2LocalMux               0      1791               FALL  1       
I__148/O                                           Glb2LocalMux               358    2149               FALL  1       
I__149/I                                           LocalMux                   0      2149               FALL  1       
I__149/O                                           LocalMux                   309    2458               FALL  1       
I__150/I                                           InMux                      0      2458               FALL  1       
I__150/O                                           InMux                      217    2675               FALL  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000  0      2675               FALL  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000  386    3061               FALL  1       
I__72/I                                            LocalMux                   0      3061               FALL  1       
I__72/O                                            LocalMux                   309    3369               FALL  1       
I__73/I                                            IoInMux                    0      3369               FALL  1       
I__73/O                                            IoInMux                    217    3587               FALL  1       
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      3587               FALL  1       
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   5824               FALL  1       
clk_out_pad_iopad/DIN                              IO_PAD                     0      5824               FALL  1       
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                     2088   7912               FALL  1       
clk_out                                            main                       0      7912               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : clk_out
Clock Port         : clk_in
Clock Reference    : main|clk_in:R
Clock to Out Delay : 8069


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8069
---------------------------- ------
Clock To Out Delay             8069

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                             main                       0      0                  RISE  1       
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
clk_out_c_pad_iopad/DOUT                           IO_PAD                     510    510                RISE  1       
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                0      510                RISE  1       
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                1408   1918               RISE  1       
I__142/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__142/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__143/I                                           GlobalMux                  0      1918               RISE  1       
I__143/O                                           GlobalMux                  154    2073               RISE  1       
I__148/I                                           Glb2LocalMux               0      2073               RISE  1       
I__148/O                                           Glb2LocalMux               449    2522               RISE  1       
I__149/I                                           LocalMux                   0      2522               RISE  1       
I__149/O                                           LocalMux                   330    2851               RISE  1       
I__150/I                                           InMux                      0      2851               RISE  1       
I__150/O                                           InMux                      259    3111               RISE  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000  0      3111               RISE  1       
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000  449    3560               RISE  1       
I__72/I                                            LocalMux                   0      3560               RISE  1       
I__72/O                                            LocalMux                   330    3889               RISE  1       
I__73/I                                            IoInMux                    0      3889               RISE  1       
I__73/O                                            IoInMux                    259    4149               RISE  1       
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2006   6155               RISE  1       
clk_out_pad_iopad/DIN                              IO_PAD                     0      6155               RISE  1       
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                     1914   8069               RISE  1       
clk_out                                            main                       0      8069               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i23_LC_5_3_7/in3
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Setup Constraint : 83330p
Path slack       : 78266p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4251
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7172
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
cnt_15__i20_LC_5_3_4/carryin    LogicCell40_SEQ_MODE_1000      0              6533  78266  RISE       1
cnt_15__i20_LC_5_3_4/carryout   LogicCell40_SEQ_MODE_1000    126              6660  78266  RISE       2
cnt_15__i21_LC_5_3_5/carryin    LogicCell40_SEQ_MODE_1000      0              6660  78266  RISE       1
cnt_15__i21_LC_5_3_5/carryout   LogicCell40_SEQ_MODE_1000    126              6786  78266  RISE       2
cnt_15__i22_LC_5_3_6/carryin    LogicCell40_SEQ_MODE_1000      0              6786  78266  RISE       1
cnt_15__i22_LC_5_3_6/carryout   LogicCell40_SEQ_MODE_1000    126              6912  78266  RISE       1
I__155/I                        InMux                          0              6912  78266  RISE       1
I__155/O                        InMux                        259              7172  78266  RISE       1
cnt_15__i23_LC_5_3_7/in3        LogicCell40_SEQ_MODE_1000      0              7172  78266  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i22_LC_5_3_6/in3
Capture Clock    : cnt_15__i22_LC_5_3_6/clk
Setup Constraint : 83330p
Path slack       : 78393p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4124
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7045
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
cnt_15__i20_LC_5_3_4/carryin    LogicCell40_SEQ_MODE_1000      0              6533  78266  RISE       1
cnt_15__i20_LC_5_3_4/carryout   LogicCell40_SEQ_MODE_1000    126              6660  78266  RISE       2
cnt_15__i21_LC_5_3_5/carryin    LogicCell40_SEQ_MODE_1000      0              6660  78266  RISE       1
cnt_15__i21_LC_5_3_5/carryout   LogicCell40_SEQ_MODE_1000    126              6786  78266  RISE       2
I__156/I                        InMux                          0              6786  78393  RISE       1
I__156/O                        InMux                        259              7045  78393  RISE       1
cnt_15__i22_LC_5_3_6/in3        LogicCell40_SEQ_MODE_1000      0              7045  78393  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i21_LC_5_3_5/in3
Capture Clock    : cnt_15__i21_LC_5_3_5/clk
Setup Constraint : 83330p
Path slack       : 78519p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3998
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6919
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
cnt_15__i20_LC_5_3_4/carryin    LogicCell40_SEQ_MODE_1000      0              6533  78266  RISE       1
cnt_15__i20_LC_5_3_4/carryout   LogicCell40_SEQ_MODE_1000    126              6660  78266  RISE       2
I__160/I                        InMux                          0              6660  78519  RISE       1
I__160/O                        InMux                        259              6919  78519  RISE       1
cnt_15__i21_LC_5_3_5/in3        LogicCell40_SEQ_MODE_1000      0              6919  78519  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i20_LC_5_3_4/in3
Capture Clock    : cnt_15__i20_LC_5_3_4/clk
Setup Constraint : 83330p
Path slack       : 78645p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3872
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6793
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
cnt_15__i19_LC_5_3_3/carryin    LogicCell40_SEQ_MODE_1000      0              6407  78266  RISE       1
cnt_15__i19_LC_5_3_3/carryout   LogicCell40_SEQ_MODE_1000    126              6533  78266  RISE       2
I__164/I                        InMux                          0              6533  78645  RISE       1
I__164/O                        InMux                        259              6793  78645  RISE       1
cnt_15__i20_LC_5_3_4/in3        LogicCell40_SEQ_MODE_1000      0              6793  78645  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i19_LC_5_3_3/in3
Capture Clock    : cnt_15__i19_LC_5_3_3/clk
Setup Constraint : 83330p
Path slack       : 78771p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3746
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6667
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
cnt_15__i18_LC_5_3_2/carryin    LogicCell40_SEQ_MODE_1000      0              6281  78266  RISE       1
cnt_15__i18_LC_5_3_2/carryout   LogicCell40_SEQ_MODE_1000    126              6407  78266  RISE       2
I__168/I                        InMux                          0              6407  78771  RISE       1
I__168/O                        InMux                        259              6667  78771  RISE       1
cnt_15__i19_LC_5_3_3/in3        LogicCell40_SEQ_MODE_1000      0              6667  78771  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i18_LC_5_3_2/in3
Capture Clock    : cnt_15__i18_LC_5_3_2/clk
Setup Constraint : 83330p
Path slack       : 78898p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3619
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6540
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
cnt_15__i17_LC_5_3_1/carryin    LogicCell40_SEQ_MODE_1000      0              6155  78266  RISE       1
cnt_15__i17_LC_5_3_1/carryout   LogicCell40_SEQ_MODE_1000    126              6281  78266  RISE       2
I__172/I                        InMux                          0              6281  78897  RISE       1
I__172/O                        InMux                        259              6540  78897  RISE       1
cnt_15__i18_LC_5_3_2/in3        LogicCell40_SEQ_MODE_1000      0              6540  78897  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i17_LC_5_3_1/in3
Capture Clock    : cnt_15__i17_LC_5_3_1/clk
Setup Constraint : 83330p
Path slack       : 79024p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3493
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6414
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
cnt_15__i16_LC_5_3_0/carryin    LogicCell40_SEQ_MODE_1000      0              6028  78266  RISE       1
cnt_15__i16_LC_5_3_0/carryout   LogicCell40_SEQ_MODE_1000    126              6155  78266  RISE       2
I__176/I                        InMux                          0              6155  79024  RISE       1
I__176/O                        InMux                        259              6414  79024  RISE       1
cnt_15__i17_LC_5_3_1/in3        LogicCell40_SEQ_MODE_1000      0              6414  79024  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i16_LC_5_3_0/in3
Capture Clock    : cnt_15__i16_LC_5_3_0/clk
Setup Constraint : 83330p
Path slack       : 79150p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3367
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6288
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
cnt_15__i15_LC_5_2_7/carryin    LogicCell40_SEQ_MODE_1000      0              5706  78266  RISE       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    126              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5832  78266  RISE       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             196              6028  78266  RISE       2
I__109/I                        InMux                          0              6028  79150  RISE       1
I__109/O                        InMux                        259              6288  79150  RISE       1
cnt_15__i16_LC_5_3_0/in3        LogicCell40_SEQ_MODE_1000      0              6288  79150  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i15_LC_5_2_7/in3
Capture Clock    : cnt_15__i15_LC_5_2_7/clk
Setup Constraint : 83330p
Path slack       : 79473p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3044
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5965
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
cnt_15__i14_LC_5_2_6/carryin    LogicCell40_SEQ_MODE_1000      0              5579  78266  RISE       1
cnt_15__i14_LC_5_2_6/carryout   LogicCell40_SEQ_MODE_1000    126              5706  78266  RISE       2
I__113/I                        InMux                          0              5706  79473  RISE       1
I__113/O                        InMux                        259              5965  79473  RISE       1
cnt_15__i15_LC_5_2_7/in3        LogicCell40_SEQ_MODE_1000      0              5965  79473  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i14_LC_5_2_6/in3
Capture Clock    : cnt_15__i14_LC_5_2_6/clk
Setup Constraint : 83330p
Path slack       : 79599p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2918
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5839
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
cnt_15__i13_LC_5_2_5/carryin    LogicCell40_SEQ_MODE_1000      0              5453  78266  RISE       1
cnt_15__i13_LC_5_2_5/carryout   LogicCell40_SEQ_MODE_1000    126              5579  78266  RISE       2
I__117/I                        InMux                          0              5579  79599  RISE       1
I__117/O                        InMux                        259              5839  79599  RISE       1
cnt_15__i14_LC_5_2_6/in3        LogicCell40_SEQ_MODE_1000      0              5839  79599  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i13_LC_5_2_5/in3
Capture Clock    : cnt_15__i13_LC_5_2_5/clk
Setup Constraint : 83330p
Path slack       : 79725p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2792
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5713
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
cnt_15__i12_LC_5_2_4/carryin    LogicCell40_SEQ_MODE_1000      0              5327  78266  RISE       1
cnt_15__i12_LC_5_2_4/carryout   LogicCell40_SEQ_MODE_1000    126              5453  78266  RISE       2
I__121/I                        InMux                          0              5453  79725  RISE       1
I__121/O                        InMux                        259              5713  79725  RISE       1
cnt_15__i13_LC_5_2_5/in3        LogicCell40_SEQ_MODE_1000      0              5713  79725  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i12_LC_5_2_4/in3
Capture Clock    : cnt_15__i12_LC_5_2_4/clk
Setup Constraint : 83330p
Path slack       : 79852p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2665
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5586
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
cnt_15__i11_LC_5_2_3/carryin    LogicCell40_SEQ_MODE_1000      0              5201  78266  RISE       1
cnt_15__i11_LC_5_2_3/carryout   LogicCell40_SEQ_MODE_1000    126              5327  78266  RISE       2
I__125/I                        InMux                          0              5327  79851  RISE       1
I__125/O                        InMux                        259              5586  79851  RISE       1
cnt_15__i12_LC_5_2_4/in3        LogicCell40_SEQ_MODE_1000      0              5586  79851  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i11_LC_5_2_3/in3
Capture Clock    : cnt_15__i11_LC_5_2_3/clk
Setup Constraint : 83330p
Path slack       : 79978p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2539
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5460
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
cnt_15__i10_LC_5_2_2/carryin    LogicCell40_SEQ_MODE_1000      0              5074  78266  RISE       1
cnt_15__i10_LC_5_2_2/carryout   LogicCell40_SEQ_MODE_1000    126              5201  78266  RISE       2
I__129/I                        InMux                          0              5201  79978  RISE       1
I__129/O                        InMux                        259              5460  79978  RISE       1
cnt_15__i11_LC_5_2_3/in3        LogicCell40_SEQ_MODE_1000      0              5460  79978  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i10_LC_5_2_2/in3
Capture Clock    : cnt_15__i10_LC_5_2_2/clk
Setup Constraint : 83330p
Path slack       : 80104p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2413
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5334
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
cnt_15__i9_LC_5_2_1/carryin     LogicCell40_SEQ_MODE_1000      0              4948  78266  RISE       1
cnt_15__i9_LC_5_2_1/carryout    LogicCell40_SEQ_MODE_1000    126              5074  78266  RISE       2
I__133/I                        InMux                          0              5074  80104  RISE       1
I__133/O                        InMux                        259              5334  80104  RISE       1
cnt_15__i10_LC_5_2_2/in3        LogicCell40_SEQ_MODE_1000      0              5334  80104  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i9_LC_5_2_1/in3
Capture Clock    : cnt_15__i9_LC_5_2_1/clk
Setup Constraint : 83330p
Path slack       : 80230p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2287
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5208
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
cnt_15__i8_LC_5_2_0/carryin     LogicCell40_SEQ_MODE_1000      0              4822  78266  RISE       1
cnt_15__i8_LC_5_2_0/carryout    LogicCell40_SEQ_MODE_1000    126              4948  78266  RISE       2
I__137/I                        InMux                          0              4948  80230  RISE       1
I__137/O                        InMux                        259              5208  80230  RISE       1
cnt_15__i9_LC_5_2_1/in3         LogicCell40_SEQ_MODE_1000      0              5208  80230  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i8_LC_5_2_0/in3
Capture Clock    : cnt_15__i8_LC_5_2_0/clk
Setup Constraint : 83330p
Path slack       : 80356p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2161
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5082
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                        LocalMux                       0              2921  78266  RISE       1
I__106/O                        LocalMux                     330              3251  78266  RISE       1
I__107/I                        InMux                          0              3251  78266  RISE       1
I__107/O                        InMux                        259              3510  78266  RISE       1
I__108/I                        CascadeMux                     0              3510  78266  RISE       1
I__108/O                        CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2         LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout    LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin     LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout    LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin     LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout    LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin     LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout    LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin     LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout    LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin     LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout    LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin     LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout    LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
cnt_15__i7_LC_5_1_7/carryin     LogicCell40_SEQ_MODE_1000      0              4499  78266  RISE       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    126              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              4626  78266  RISE       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             196              4822  78266  RISE       2
I__141/I                        InMux                          0              4822  80356  RISE       1
I__141/O                        InMux                        259              5082  80356  RISE       1
cnt_15__i8_LC_5_2_0/in3         LogicCell40_SEQ_MODE_1000      0              5082  80356  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i7_LC_5_1_7/in3
Capture Clock    : cnt_15__i7_LC_5_1_7/clk
Setup Constraint : 83330p
Path slack       : 80679p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1838
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4759
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
cnt_15__i6_LC_5_1_6/carryin   LogicCell40_SEQ_MODE_1000      0              4373  78266  RISE       1
cnt_15__i6_LC_5_1_6/carryout  LogicCell40_SEQ_MODE_1000    126              4499  78266  RISE       2
I__77/I                       InMux                          0              4499  80679  RISE       1
I__77/O                       InMux                        259              4759  80679  RISE       1
cnt_15__i7_LC_5_1_7/in3       LogicCell40_SEQ_MODE_1000      0              4759  80679  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i6_LC_5_1_6/in3
Capture Clock    : cnt_15__i6_LC_5_1_6/clk
Setup Constraint : 83330p
Path slack       : 80805p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1712
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4633
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
cnt_15__i5_LC_5_1_5/carryin   LogicCell40_SEQ_MODE_1000      0              4247  78266  RISE       1
cnt_15__i5_LC_5_1_5/carryout  LogicCell40_SEQ_MODE_1000    126              4373  78266  RISE       2
I__81/I                       InMux                          0              4373  80805  RISE       1
I__81/O                       InMux                        259              4633  80805  RISE       1
cnt_15__i6_LC_5_1_6/in3       LogicCell40_SEQ_MODE_1000      0              4633  80805  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i5_LC_5_1_5/in3
Capture Clock    : cnt_15__i5_LC_5_1_5/clk
Setup Constraint : 83330p
Path slack       : 80932p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1585
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4506
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
cnt_15__i4_LC_5_1_4/carryin   LogicCell40_SEQ_MODE_1000      0              4121  78266  RISE       1
cnt_15__i4_LC_5_1_4/carryout  LogicCell40_SEQ_MODE_1000    126              4247  78266  RISE       2
I__85/I                       InMux                          0              4247  80931  RISE       1
I__85/O                       InMux                        259              4506  80931  RISE       1
cnt_15__i5_LC_5_1_5/in3       LogicCell40_SEQ_MODE_1000      0              4506  80931  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i4_LC_5_1_4/in3
Capture Clock    : cnt_15__i4_LC_5_1_4/clk
Setup Constraint : 83330p
Path slack       : 81058p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1459
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4380
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
cnt_15__i3_LC_5_1_3/carryin   LogicCell40_SEQ_MODE_1000      0              3994  78266  RISE       1
cnt_15__i3_LC_5_1_3/carryout  LogicCell40_SEQ_MODE_1000    126              4121  78266  RISE       2
I__89/I                       InMux                          0              4121  81058  RISE       1
I__89/O                       InMux                        259              4380  81058  RISE       1
cnt_15__i4_LC_5_1_4/in3       LogicCell40_SEQ_MODE_1000      0              4380  81058  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i3_LC_5_1_3/in3
Capture Clock    : cnt_15__i3_LC_5_1_3/clk
Setup Constraint : 83330p
Path slack       : 81184p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1333
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4254
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
cnt_15__i2_LC_5_1_2/carryin   LogicCell40_SEQ_MODE_1000      0              3868  78266  RISE       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    126              3994  78266  RISE       2
I__93/I                       InMux                          0              3994  81184  RISE       1
I__93/O                       InMux                        259              4254  81184  RISE       1
cnt_15__i3_LC_5_1_3/in3       LogicCell40_SEQ_MODE_1000      0              4254  81184  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i2_LC_5_1_2/in3
Capture Clock    : cnt_15__i2_LC_5_1_2/clk
Setup Constraint : 83330p
Path slack       : 81310p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1207
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4128
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
cnt_15__i1_LC_5_1_1/carryin   LogicCell40_SEQ_MODE_1000      0              3742  78266  RISE       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    126              3868  78266  RISE       2
I__97/I                       InMux                          0              3868  81310  RISE       1
I__97/O                       InMux                        259              4128  81310  RISE       1
cnt_15__i2_LC_5_1_2/in3       LogicCell40_SEQ_MODE_1000      0              4128  81310  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i1_LC_5_1_1/in3
Capture Clock    : cnt_15__i1_LC_5_1_1/clk
Setup Constraint : 83330p
Path slack       : 81437p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1080
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4001
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                      LocalMux                       0              2921  78266  RISE       1
I__106/O                      LocalMux                     330              3251  78266  RISE       1
I__107/I                      InMux                          0              3251  78266  RISE       1
I__107/O                      InMux                        259              3510  78266  RISE       1
I__108/I                      CascadeMux                     0              3510  78266  RISE       1
I__108/O                      CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    231              3742  78266  RISE       2
I__101/I                      InMux                          0              3742  81436  RISE       1
I__101/O                      InMux                        259              4001  81436  RISE       1
cnt_15__i1_LC_5_1_1/in3       LogicCell40_SEQ_MODE_1000      0              4001  81436  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i23_LC_5_3_7/lcout
Path End         : cnt_15__i23_LC_5_3_7/in1
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Setup Constraint : 83330p
Path slack       : 81802p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 85312

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i23_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81801  RISE       2
I__151/I                    LocalMux                       0              2921  81801  RISE       1
I__151/O                    LocalMux                     330              3251  81801  RISE       1
I__153/I                    InMux                          0              3251  81801  RISE       1
I__153/O                    InMux                        259              3510  81801  RISE       1
cnt_15__i23_LC_5_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  81801  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i22_LC_5_3_6/lcout
Path End         : cnt_15__i22_LC_5_3_6/in2
Capture Clock    : cnt_15__i22_LC_5_3_6/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i22_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81436  RISE       1
I__157/I                    LocalMux                       0              2921  81436  RISE       1
I__157/O                    LocalMux                     330              3251  81436  RISE       1
I__158/I                    InMux                          0              3251  81436  RISE       1
I__158/O                    InMux                        259              3510  81436  RISE       1
I__159/I                    CascadeMux                     0              3510  81436  RISE       1
I__159/O                    CascadeMux                     0              3510  81436  RISE       1
cnt_15__i22_LC_5_3_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i21_LC_5_3_5/lcout
Path End         : cnt_15__i21_LC_5_3_5/in2
Capture Clock    : cnt_15__i21_LC_5_3_5/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i21_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81310  RISE       1
I__161/I                    LocalMux                       0              2921  81310  RISE       1
I__161/O                    LocalMux                     330              3251  81310  RISE       1
I__162/I                    InMux                          0              3251  81310  RISE       1
I__162/O                    InMux                        259              3510  81310  RISE       1
I__163/I                    CascadeMux                     0              3510  81310  RISE       1
I__163/O                    CascadeMux                     0              3510  81310  RISE       1
cnt_15__i21_LC_5_3_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i20_LC_5_3_4/lcout
Path End         : cnt_15__i20_LC_5_3_4/in2
Capture Clock    : cnt_15__i20_LC_5_3_4/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i20_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81184  RISE       1
I__165/I                    LocalMux                       0              2921  81184  RISE       1
I__165/O                    LocalMux                     330              3251  81184  RISE       1
I__166/I                    InMux                          0              3251  81184  RISE       1
I__166/O                    InMux                        259              3510  81184  RISE       1
I__167/I                    CascadeMux                     0              3510  81184  RISE       1
I__167/O                    CascadeMux                     0              3510  81184  RISE       1
cnt_15__i20_LC_5_3_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i19_LC_5_3_3/lcout
Path End         : cnt_15__i19_LC_5_3_3/in2
Capture Clock    : cnt_15__i19_LC_5_3_3/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i19_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81058  RISE       1
I__169/I                    LocalMux                       0              2921  81058  RISE       1
I__169/O                    LocalMux                     330              3251  81058  RISE       1
I__170/I                    InMux                          0              3251  81058  RISE       1
I__170/O                    InMux                        259              3510  81058  RISE       1
I__171/I                    CascadeMux                     0              3510  81058  RISE       1
I__171/O                    CascadeMux                     0              3510  81058  RISE       1
cnt_15__i19_LC_5_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i18_LC_5_3_2/lcout
Path End         : cnt_15__i18_LC_5_3_2/in2
Capture Clock    : cnt_15__i18_LC_5_3_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i18_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80931  RISE       1
I__173/I                    LocalMux                       0              2921  80931  RISE       1
I__173/O                    LocalMux                     330              3251  80931  RISE       1
I__174/I                    InMux                          0              3251  80931  RISE       1
I__174/O                    InMux                        259              3510  80931  RISE       1
I__175/I                    CascadeMux                     0              3510  80931  RISE       1
I__175/O                    CascadeMux                     0              3510  80931  RISE       1
cnt_15__i18_LC_5_3_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i17_LC_5_3_1/lcout
Path End         : cnt_15__i17_LC_5_3_1/in2
Capture Clock    : cnt_15__i17_LC_5_3_1/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i17_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80805  RISE       1
I__177/I                    LocalMux                       0              2921  80805  RISE       1
I__177/O                    LocalMux                     330              3251  80805  RISE       1
I__178/I                    InMux                          0              3251  80805  RISE       1
I__178/O                    InMux                        259              3510  80805  RISE       1
I__179/I                    CascadeMux                     0              3510  80805  RISE       1
I__179/O                    CascadeMux                     0              3510  80805  RISE       1
cnt_15__i17_LC_5_3_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i16_LC_5_3_0/lcout
Path End         : cnt_15__i16_LC_5_3_0/in2
Capture Clock    : cnt_15__i16_LC_5_3_0/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i16_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80679  RISE       1
I__110/I                    LocalMux                       0              2921  80679  RISE       1
I__110/O                    LocalMux                     330              3251  80679  RISE       1
I__111/I                    InMux                          0              3251  80679  RISE       1
I__111/O                    InMux                        259              3510  80679  RISE       1
I__112/I                    CascadeMux                     0              3510  80679  RISE       1
I__112/O                    CascadeMux                     0              3510  80679  RISE       1
cnt_15__i16_LC_5_3_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i15_LC_5_2_7/lcout
Path End         : cnt_15__i15_LC_5_2_7/in2
Capture Clock    : cnt_15__i15_LC_5_2_7/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i15_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80356  RISE       1
I__114/I                    LocalMux                       0              2921  80356  RISE       1
I__114/O                    LocalMux                     330              3251  80356  RISE       1
I__115/I                    InMux                          0              3251  80356  RISE       1
I__115/O                    InMux                        259              3510  80356  RISE       1
I__116/I                    CascadeMux                     0              3510  80356  RISE       1
I__116/O                    CascadeMux                     0              3510  80356  RISE       1
cnt_15__i15_LC_5_2_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i14_LC_5_2_6/lcout
Path End         : cnt_15__i14_LC_5_2_6/in2
Capture Clock    : cnt_15__i14_LC_5_2_6/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i14_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80230  RISE       1
I__118/I                    LocalMux                       0              2921  80230  RISE       1
I__118/O                    LocalMux                     330              3251  80230  RISE       1
I__119/I                    InMux                          0              3251  80230  RISE       1
I__119/O                    InMux                        259              3510  80230  RISE       1
I__120/I                    CascadeMux                     0              3510  80230  RISE       1
I__120/O                    CascadeMux                     0              3510  80230  RISE       1
cnt_15__i14_LC_5_2_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i13_LC_5_2_5/lcout
Path End         : cnt_15__i13_LC_5_2_5/in2
Capture Clock    : cnt_15__i13_LC_5_2_5/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i13_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  80104  RISE       1
I__122/I                    LocalMux                       0              2921  80104  RISE       1
I__122/O                    LocalMux                     330              3251  80104  RISE       1
I__123/I                    InMux                          0              3251  80104  RISE       1
I__123/O                    InMux                        259              3510  80104  RISE       1
I__124/I                    CascadeMux                     0              3510  80104  RISE       1
I__124/O                    CascadeMux                     0              3510  80104  RISE       1
cnt_15__i13_LC_5_2_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i12_LC_5_2_4/lcout
Path End         : cnt_15__i12_LC_5_2_4/in2
Capture Clock    : cnt_15__i12_LC_5_2_4/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i12_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79978  RISE       1
I__126/I                    LocalMux                       0              2921  79978  RISE       1
I__126/O                    LocalMux                     330              3251  79978  RISE       1
I__127/I                    InMux                          0              3251  79978  RISE       1
I__127/O                    InMux                        259              3510  79978  RISE       1
I__128/I                    CascadeMux                     0              3510  79978  RISE       1
I__128/O                    CascadeMux                     0              3510  79978  RISE       1
cnt_15__i12_LC_5_2_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i11_LC_5_2_3/lcout
Path End         : cnt_15__i11_LC_5_2_3/in2
Capture Clock    : cnt_15__i11_LC_5_2_3/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i11_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79851  RISE       1
I__130/I                    LocalMux                       0              2921  79851  RISE       1
I__130/O                    LocalMux                     330              3251  79851  RISE       1
I__131/I                    InMux                          0              3251  79851  RISE       1
I__131/O                    InMux                        259              3510  79851  RISE       1
I__132/I                    CascadeMux                     0              3510  79851  RISE       1
I__132/O                    CascadeMux                     0              3510  79851  RISE       1
cnt_15__i11_LC_5_2_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i10_LC_5_2_2/lcout
Path End         : cnt_15__i10_LC_5_2_2/in2
Capture Clock    : cnt_15__i10_LC_5_2_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i10_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79725  RISE       1
I__134/I                    LocalMux                       0              2921  79725  RISE       1
I__134/O                    LocalMux                     330              3251  79725  RISE       1
I__135/I                    InMux                          0              3251  79725  RISE       1
I__135/O                    InMux                        259              3510  79725  RISE       1
I__136/I                    CascadeMux                     0              3510  79725  RISE       1
I__136/O                    CascadeMux                     0              3510  79725  RISE       1
cnt_15__i10_LC_5_2_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i9_LC_5_2_1/lcout
Path End         : cnt_15__i9_LC_5_2_1/in2
Capture Clock    : cnt_15__i9_LC_5_2_1/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i9_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79599  RISE       1
I__138/I                   LocalMux                       0              2921  79599  RISE       1
I__138/O                   LocalMux                     330              3251  79599  RISE       1
I__139/I                   InMux                          0              3251  79599  RISE       1
I__139/O                   InMux                        259              3510  79599  RISE       1
I__140/I                   CascadeMux                     0              3510  79599  RISE       1
I__140/O                   CascadeMux                     0              3510  79599  RISE       1
cnt_15__i9_LC_5_2_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i8_LC_5_2_0/lcout
Path End         : cnt_15__i8_LC_5_2_0/in2
Capture Clock    : cnt_15__i8_LC_5_2_0/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i8_LC_5_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79473  RISE       1
I__74/I                    LocalMux                       0              2921  79473  RISE       1
I__74/O                    LocalMux                     330              3251  79473  RISE       1
I__75/I                    InMux                          0              3251  79473  RISE       1
I__75/O                    InMux                        259              3510  79473  RISE       1
I__76/I                    CascadeMux                     0              3510  79473  RISE       1
I__76/O                    CascadeMux                     0              3510  79473  RISE       1
cnt_15__i8_LC_5_2_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i7_LC_5_1_7/lcout
Path End         : cnt_15__i7_LC_5_1_7/in2
Capture Clock    : cnt_15__i7_LC_5_1_7/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i7_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79150  RISE       1
I__78/I                    LocalMux                       0              2921  79150  RISE       1
I__78/O                    LocalMux                     330              3251  79150  RISE       1
I__79/I                    InMux                          0              3251  79150  RISE       1
I__79/O                    InMux                        259              3510  79150  RISE       1
I__80/I                    CascadeMux                     0              3510  79150  RISE       1
I__80/O                    CascadeMux                     0              3510  79150  RISE       1
cnt_15__i7_LC_5_1_7/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i6_LC_5_1_6/lcout
Path End         : cnt_15__i6_LC_5_1_6/in2
Capture Clock    : cnt_15__i6_LC_5_1_6/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i6_LC_5_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  79024  RISE       1
I__82/I                    LocalMux                       0              2921  79024  RISE       1
I__82/O                    LocalMux                     330              3251  79024  RISE       1
I__83/I                    InMux                          0              3251  79024  RISE       1
I__83/O                    InMux                        259              3510  79024  RISE       1
I__84/I                    CascadeMux                     0              3510  79024  RISE       1
I__84/O                    CascadeMux                     0              3510  79024  RISE       1
cnt_15__i6_LC_5_1_6/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i5_LC_5_1_5/lcout
Path End         : cnt_15__i5_LC_5_1_5/in2
Capture Clock    : cnt_15__i5_LC_5_1_5/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i5_LC_5_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78897  RISE       1
I__86/I                    LocalMux                       0              2921  78897  RISE       1
I__86/O                    LocalMux                     330              3251  78897  RISE       1
I__87/I                    InMux                          0              3251  78897  RISE       1
I__87/O                    InMux                        259              3510  78897  RISE       1
I__88/I                    CascadeMux                     0              3510  78897  RISE       1
I__88/O                    CascadeMux                     0              3510  78897  RISE       1
cnt_15__i5_LC_5_1_5/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i4_LC_5_1_4/lcout
Path End         : cnt_15__i4_LC_5_1_4/in2
Capture Clock    : cnt_15__i4_LC_5_1_4/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i4_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78771  RISE       1
I__90/I                    LocalMux                       0              2921  78771  RISE       1
I__90/O                    LocalMux                     330              3251  78771  RISE       1
I__91/I                    InMux                          0              3251  78771  RISE       1
I__91/O                    InMux                        259              3510  78771  RISE       1
I__92/I                    CascadeMux                     0              3510  78771  RISE       1
I__92/O                    CascadeMux                     0              3510  78771  RISE       1
cnt_15__i4_LC_5_1_4/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i3_LC_5_1_3/lcout
Path End         : cnt_15__i3_LC_5_1_3/in2
Capture Clock    : cnt_15__i3_LC_5_1_3/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i3_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78645  RISE       1
I__94/I                    LocalMux                       0              2921  78645  RISE       1
I__94/O                    LocalMux                     330              3251  78645  RISE       1
I__95/I                    InMux                          0              3251  78645  RISE       1
I__95/O                    InMux                        259              3510  78645  RISE       1
I__96/I                    CascadeMux                     0              3510  78645  RISE       1
I__96/O                    CascadeMux                     0              3510  78645  RISE       1
cnt_15__i3_LC_5_1_3/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i2_LC_5_1_2/lcout
Path End         : cnt_15__i2_LC_5_1_2/in2
Capture Clock    : cnt_15__i2_LC_5_1_2/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i2_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78519  RISE       1
I__98/I                    LocalMux                       0              2921  78519  RISE       1
I__98/O                    LocalMux                     330              3251  78519  RISE       1
I__99/I                    InMux                          0              3251  78519  RISE       1
I__99/O                    InMux                        259              3510  78519  RISE       1
I__100/I                   CascadeMux                     0              3510  78519  RISE       1
I__100/O                   CascadeMux                     0              3510  78519  RISE       1
cnt_15__i2_LC_5_1_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i1_LC_5_1_1/lcout
Path End         : cnt_15__i1_LC_5_1_1/in2
Capture Clock    : cnt_15__i1_LC_5_1_1/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i1_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78393  RISE       1
I__102/I                   LocalMux                       0              2921  78393  RISE       1
I__102/O                   LocalMux                     330              3251  78393  RISE       1
I__103/I                   InMux                          0              3251  78393  RISE       1
I__103/O                   InMux                        259              3510  78393  RISE       1
I__104/I                   CascadeMux                     0              3510  78393  RISE       1
I__104/O                   CascadeMux                     0              3510  78393  RISE       1
cnt_15__i1_LC_5_1_1/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i0_LC_5_1_0/in2
Capture Clock    : cnt_15__i0_LC_5_1_0/clk
Setup Constraint : 83330p
Path slack       : 81830p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 85340

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  78266  RISE       1
I__106/I                   LocalMux                       0              2921  78266  RISE       1
I__106/O                   LocalMux                     330              3251  78266  RISE       1
I__107/I                   InMux                          0              3251  78266  RISE       1
I__107/O                   InMux                        259              3510  78266  RISE       1
I__108/I                   CascadeMux                     0              3510  78266  RISE       1
I__108/O                   CascadeMux                     0              3510  78266  RISE       1
cnt_15__i0_LC_5_1_0/in2    LogicCell40_SEQ_MODE_1000      0              3510  81829  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i23_LC_5_3_7/lcout
Path End         : LED_i1_LC_4_3_0/in3
Capture Clock    : LED_i1_LC_4_3_0/clk
Setup Constraint : 83330p
Path slack       : 81928p

Capture Clock Arrival Time (main|clk_in:R#2)   83330
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 85438

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i23_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  81801  RISE       2
I__152/I                    LocalMux                       0              2921  81927  RISE       1
I__152/O                    LocalMux                     330              3251  81927  RISE       1
I__154/I                    InMux                          0              3251  81927  RISE       1
I__154/O                    InMux                        259              3510  81927  RISE       1
LED_i1_LC_4_3_0/in3         LogicCell40_SEQ_MODE_1000      0              3510  81927  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : clk_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Data Path Delay                             8069
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8069
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                             main                           0                 0   COMP  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   COMP  RISE       1
clk_out_c_pad_iopad/DOUT                           IO_PAD                       510               510   COMP  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510   COMP  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 1408              1918   COMP  RISE       1
I__142/I                                           gio2CtrlBuf                    0              1918   COMP  RISE       1
I__142/O                                           gio2CtrlBuf                    0              1918   COMP  RISE       1
I__143/I                                           GlobalMux                      0              1918   COMP  RISE       1
I__143/O                                           GlobalMux                    154              2073   COMP  RISE       1
I__148/I                                           Glb2LocalMux                   0              2073   +INF  RISE       1
I__148/O                                           Glb2LocalMux                 449              2522   +INF  RISE       1
I__149/I                                           LocalMux                       0              2522   +INF  RISE       1
I__149/O                                           LocalMux                     330              2851   +INF  RISE       1
I__150/I                                           InMux                          0              2851   +INF  RISE       1
I__150/O                                           InMux                        259              3111   +INF  RISE       1
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000      0              3111   +INF  RISE       1
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000    449              3560   +INF  RISE       1
I__72/I                                            LocalMux                       0              3560   +INF  RISE       1
I__72/O                                            LocalMux                     330              3889   +INF  RISE       1
I__73/I                                            IoInMux                        0              3889   +INF  RISE       1
I__73/O                                            IoInMux                      259              4149   +INF  RISE       1
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2006              6155   +INF  RISE       1
clk_out_pad_iopad/DIN                              IO_PAD                         0              6155   +INF  RISE       1
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                      1914              8069   +INF  RISE       1
clk_out                                            main                           0              8069   +INF  RISE       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5265
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8186
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__42/I                         Odrv4                          0              2921   +INF  RISE       1
I__42/O                         Odrv4                        351              3272   +INF  RISE       1
I__48/I                         LocalMux                       0              3272   +INF  RISE       1
I__48/O                         LocalMux                     330              3602   +INF  RISE       1
I__55/I                         IoInMux                        0              3602   +INF  RISE       1
I__55/O                         IoInMux                      259              3861   +INF  RISE       1
LED_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
LED_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
LED_pad_2_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
LED_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
LED[2]                          main                           0              8186   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5476
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8397
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__43/I                         Odrv4                          0              2921   +INF  FALL       1
I__43/O                         Odrv4                        372              3293   +INF  FALL       1
I__49/I                         Span4Mux_s2_v                  0              3293   +INF  FALL       1
I__49/O                         Span4Mux_s2_v                252              3546   +INF  FALL       1
I__56/I                         LocalMux                       0              3546   +INF  FALL       1
I__56/O                         LocalMux                     309              3854   +INF  FALL       1
I__63/I                         IoInMux                        0              3854   +INF  FALL       1
I__63/O                         IoInMux                      217              4072   +INF  FALL       1
LED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4072   +INF  FALL       1
LED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6309   +INF  FALL       1
LED_pad_0_iopad/DIN             IO_PAD                         0              6309   +INF  FALL       1
LED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8397   +INF  FALL       1
LED[0]                          main                           0              8397   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__43/I                         Odrv4                          0              2921   +INF  RISE       1
I__43/O                         Odrv4                        351              3272   +INF  RISE       1
I__49/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__49/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__57/I                         LocalMux                       0              3525   +INF  RISE       1
I__57/O                         LocalMux                     330              3854   +INF  RISE       1
I__64/I                         IoInMux                        0              3854   +INF  RISE       1
I__64/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_1_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[1]                          main                           0              8439   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__44/I                         Odrv4                          0              2921   +INF  RISE       1
I__44/O                         Odrv4                        351              3272   +INF  RISE       1
I__51/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__51/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__59/I                         LocalMux                       0              3525   +INF  RISE       1
I__59/O                         LocalMux                     330              3854   +INF  RISE       1
I__66/I                         IoInMux                        0              3854   +INF  RISE       1
I__66/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_3_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[3]                          main                           0              8439   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5770
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8691
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__45/I                         Odrv4                          0              2921   +INF  RISE       1
I__45/O                         Odrv4                        351              3272   +INF  RISE       1
I__52/I                         Span4Mux_h                     0              3272   +INF  RISE       1
I__52/O                         Span4Mux_h                   302              3574   +INF  RISE       1
I__60/I                         Span4Mux_s0_v                  0              3574   +INF  RISE       1
I__60/O                         Span4Mux_s0_v                203              3777   +INF  RISE       1
I__67/I                         LocalMux                       0              3777   +INF  RISE       1
I__67/O                         LocalMux                     330              4107   +INF  RISE       1
I__70/I                         IoInMux                        0              4107   +INF  RISE       1
I__70/O                         IoInMux                      259              4366   +INF  RISE       1
LED_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
LED_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
LED_pad_5_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
LED_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
LED[5]                          main                           0              8691   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5749
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8670
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__46/I                         Odrv12                         0              2921   +INF  RISE       1
I__46/O                         Odrv12                       491              3412   +INF  RISE       1
I__53/I                         Span12Mux_s8_h                 0              3412   +INF  RISE       1
I__53/O                         Span12Mux_s8_h               344              3756   +INF  RISE       1
I__61/I                         LocalMux                       0              3756   +INF  RISE       1
I__61/O                         LocalMux                     330              4086   +INF  RISE       1
I__68/I                         IoInMux                        0              4086   +INF  RISE       1
I__68/O                         IoInMux                      259              4345   +INF  RISE       1
LED_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4345   +INF  RISE       1
LED_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6582   +INF  FALL       1
LED_pad_6_iopad/DIN             IO_PAD                         0              6582   +INF  FALL       1
LED_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8670   +INF  FALL       1
LED[6]                          main                           0              8670   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8762
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__47/I                         Odrv4                          0              2921   +INF  RISE       1
I__47/O                         Odrv4                        351              3272   +INF  RISE       1
I__54/I                         IoSpan4Mux                     0              3272   +INF  RISE       1
I__54/O                         IoSpan4Mux                   288              3560   +INF  RISE       1
I__62/I                         IoSpan4Mux                     0              3560   +INF  RISE       1
I__62/O                         IoSpan4Mux                   288              3847   +INF  RISE       1
I__69/I                         LocalMux                       0              3847   +INF  RISE       1
I__69/O                         LocalMux                     330              4177   +INF  RISE       1
I__71/I                         IoInMux                        0              4177   +INF  RISE       1
I__71/O                         IoInMux                      259              4436   +INF  RISE       1
LED_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4436   +INF  RISE       1
LED_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6674   +INF  FALL       1
LED_pad_7_iopad/DIN             IO_PAD                         0              6674   +INF  FALL       1
LED_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8762   +INF  FALL       1
LED[7]                          main                           0              8762   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__43/I                         Odrv4                          0              2921   +INF  RISE       1
I__43/O                         Odrv4                        351              3272   +INF  RISE       1
I__50/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__50/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__58/I                         LocalMux                       0              3525   +INF  RISE       1
I__58/O                         LocalMux                     330              3854   +INF  RISE       1
I__65/I                         IoInMux                        0              3854   +INF  RISE       1
I__65/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_4_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[4]                          main                           0              8439   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i23_LC_5_3_7/lcout
Path End         : cnt_15__i23_LC_5_3_7/in1
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i23_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__151/I                    LocalMux                       0              2921   1066  FALL       1
I__151/O                    LocalMux                     309              3230   1066  FALL       1
I__153/I                    InMux                          0              3230   1066  FALL       1
I__153/O                    InMux                        217              3447   1066  FALL       1
cnt_15__i23_LC_5_3_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i22_LC_5_3_6/lcout
Path End         : cnt_15__i22_LC_5_3_6/in2
Capture Clock    : cnt_15__i22_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i22_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__157/I                    LocalMux                       0              2921   1066  FALL       1
I__157/O                    LocalMux                     309              3230   1066  FALL       1
I__158/I                    InMux                          0              3230   1066  FALL       1
I__158/O                    InMux                        217              3447   1066  FALL       1
I__159/I                    CascadeMux                     0              3447   1066  FALL       1
I__159/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i22_LC_5_3_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i21_LC_5_3_5/lcout
Path End         : cnt_15__i21_LC_5_3_5/in2
Capture Clock    : cnt_15__i21_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i21_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__161/I                    LocalMux                       0              2921   1066  FALL       1
I__161/O                    LocalMux                     309              3230   1066  FALL       1
I__162/I                    InMux                          0              3230   1066  FALL       1
I__162/O                    InMux                        217              3447   1066  FALL       1
I__163/I                    CascadeMux                     0              3447   1066  FALL       1
I__163/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i21_LC_5_3_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i20_LC_5_3_4/lcout
Path End         : cnt_15__i20_LC_5_3_4/in2
Capture Clock    : cnt_15__i20_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i20_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__165/I                    LocalMux                       0              2921   1066  FALL       1
I__165/O                    LocalMux                     309              3230   1066  FALL       1
I__166/I                    InMux                          0              3230   1066  FALL       1
I__166/O                    InMux                        217              3447   1066  FALL       1
I__167/I                    CascadeMux                     0              3447   1066  FALL       1
I__167/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i20_LC_5_3_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i19_LC_5_3_3/lcout
Path End         : cnt_15__i19_LC_5_3_3/in2
Capture Clock    : cnt_15__i19_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i19_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__169/I                    LocalMux                       0              2921   1066  FALL       1
I__169/O                    LocalMux                     309              3230   1066  FALL       1
I__170/I                    InMux                          0              3230   1066  FALL       1
I__170/O                    InMux                        217              3447   1066  FALL       1
I__171/I                    CascadeMux                     0              3447   1066  FALL       1
I__171/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i19_LC_5_3_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i18_LC_5_3_2/lcout
Path End         : cnt_15__i18_LC_5_3_2/in2
Capture Clock    : cnt_15__i18_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i18_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__173/I                    LocalMux                       0              2921   1066  FALL       1
I__173/O                    LocalMux                     309              3230   1066  FALL       1
I__174/I                    InMux                          0              3230   1066  FALL       1
I__174/O                    InMux                        217              3447   1066  FALL       1
I__175/I                    CascadeMux                     0              3447   1066  FALL       1
I__175/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i18_LC_5_3_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i17_LC_5_3_1/lcout
Path End         : cnt_15__i17_LC_5_3_1/in2
Capture Clock    : cnt_15__i17_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i17_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__177/I                    LocalMux                       0              2921   1066  FALL       1
I__177/O                    LocalMux                     309              3230   1066  FALL       1
I__178/I                    InMux                          0              3230   1066  FALL       1
I__178/O                    InMux                        217              3447   1066  FALL       1
I__179/I                    CascadeMux                     0              3447   1066  FALL       1
I__179/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i17_LC_5_3_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i16_LC_5_3_0/lcout
Path End         : cnt_15__i16_LC_5_3_0/in2
Capture Clock    : cnt_15__i16_LC_5_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i16_LC_5_3_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__110/I                    LocalMux                       0              2921   1066  FALL       1
I__110/O                    LocalMux                     309              3230   1066  FALL       1
I__111/I                    InMux                          0              3230   1066  FALL       1
I__111/O                    InMux                        217              3447   1066  FALL       1
I__112/I                    CascadeMux                     0              3447   1066  FALL       1
I__112/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i16_LC_5_3_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i15_LC_5_2_7/lcout
Path End         : cnt_15__i15_LC_5_2_7/in2
Capture Clock    : cnt_15__i15_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i15_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__114/I                    LocalMux                       0              2921   1066  FALL       1
I__114/O                    LocalMux                     309              3230   1066  FALL       1
I__115/I                    InMux                          0              3230   1066  FALL       1
I__115/O                    InMux                        217              3447   1066  FALL       1
I__116/I                    CascadeMux                     0              3447   1066  FALL       1
I__116/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i15_LC_5_2_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i14_LC_5_2_6/lcout
Path End         : cnt_15__i14_LC_5_2_6/in2
Capture Clock    : cnt_15__i14_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i14_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__118/I                    LocalMux                       0              2921   1066  FALL       1
I__118/O                    LocalMux                     309              3230   1066  FALL       1
I__119/I                    InMux                          0              3230   1066  FALL       1
I__119/O                    InMux                        217              3447   1066  FALL       1
I__120/I                    CascadeMux                     0              3447   1066  FALL       1
I__120/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i14_LC_5_2_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i13_LC_5_2_5/lcout
Path End         : cnt_15__i13_LC_5_2_5/in2
Capture Clock    : cnt_15__i13_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i13_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__122/I                    LocalMux                       0              2921   1066  FALL       1
I__122/O                    LocalMux                     309              3230   1066  FALL       1
I__123/I                    InMux                          0              3230   1066  FALL       1
I__123/O                    InMux                        217              3447   1066  FALL       1
I__124/I                    CascadeMux                     0              3447   1066  FALL       1
I__124/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i13_LC_5_2_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i12_LC_5_2_4/lcout
Path End         : cnt_15__i12_LC_5_2_4/in2
Capture Clock    : cnt_15__i12_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i12_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__126/I                    LocalMux                       0              2921   1066  FALL       1
I__126/O                    LocalMux                     309              3230   1066  FALL       1
I__127/I                    InMux                          0              3230   1066  FALL       1
I__127/O                    InMux                        217              3447   1066  FALL       1
I__128/I                    CascadeMux                     0              3447   1066  FALL       1
I__128/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i12_LC_5_2_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i11_LC_5_2_3/lcout
Path End         : cnt_15__i11_LC_5_2_3/in2
Capture Clock    : cnt_15__i11_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i11_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__130/I                    LocalMux                       0              2921   1066  FALL       1
I__130/O                    LocalMux                     309              3230   1066  FALL       1
I__131/I                    InMux                          0              3230   1066  FALL       1
I__131/O                    InMux                        217              3447   1066  FALL       1
I__132/I                    CascadeMux                     0              3447   1066  FALL       1
I__132/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i11_LC_5_2_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i10_LC_5_2_2/lcout
Path End         : cnt_15__i10_LC_5_2_2/in2
Capture Clock    : cnt_15__i10_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i10_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__134/I                    LocalMux                       0              2921   1066  FALL       1
I__134/O                    LocalMux                     309              3230   1066  FALL       1
I__135/I                    InMux                          0              3230   1066  FALL       1
I__135/O                    InMux                        217              3447   1066  FALL       1
I__136/I                    CascadeMux                     0              3447   1066  FALL       1
I__136/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i10_LC_5_2_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i9_LC_5_2_1/lcout
Path End         : cnt_15__i9_LC_5_2_1/in2
Capture Clock    : cnt_15__i9_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i9_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__138/I                   LocalMux                       0              2921   1066  FALL       1
I__138/O                   LocalMux                     309              3230   1066  FALL       1
I__139/I                   InMux                          0              3230   1066  FALL       1
I__139/O                   InMux                        217              3447   1066  FALL       1
I__140/I                   CascadeMux                     0              3447   1066  FALL       1
I__140/O                   CascadeMux                     0              3447   1066  FALL       1
cnt_15__i9_LC_5_2_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i8_LC_5_2_0/lcout
Path End         : cnt_15__i8_LC_5_2_0/in2
Capture Clock    : cnt_15__i8_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i8_LC_5_2_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__74/I                    LocalMux                       0              2921   1066  FALL       1
I__74/O                    LocalMux                     309              3230   1066  FALL       1
I__75/I                    InMux                          0              3230   1066  FALL       1
I__75/O                    InMux                        217              3447   1066  FALL       1
I__76/I                    CascadeMux                     0              3447   1066  FALL       1
I__76/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i8_LC_5_2_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i7_LC_5_1_7/lcout
Path End         : cnt_15__i7_LC_5_1_7/in2
Capture Clock    : cnt_15__i7_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i7_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__78/I                    LocalMux                       0              2921   1066  FALL       1
I__78/O                    LocalMux                     309              3230   1066  FALL       1
I__79/I                    InMux                          0              3230   1066  FALL       1
I__79/O                    InMux                        217              3447   1066  FALL       1
I__80/I                    CascadeMux                     0              3447   1066  FALL       1
I__80/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i7_LC_5_1_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i6_LC_5_1_6/lcout
Path End         : cnt_15__i6_LC_5_1_6/in2
Capture Clock    : cnt_15__i6_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i6_LC_5_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__82/I                    LocalMux                       0              2921   1066  FALL       1
I__82/O                    LocalMux                     309              3230   1066  FALL       1
I__83/I                    InMux                          0              3230   1066  FALL       1
I__83/O                    InMux                        217              3447   1066  FALL       1
I__84/I                    CascadeMux                     0              3447   1066  FALL       1
I__84/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i6_LC_5_1_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i5_LC_5_1_5/lcout
Path End         : cnt_15__i5_LC_5_1_5/in2
Capture Clock    : cnt_15__i5_LC_5_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i5_LC_5_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__86/I                    LocalMux                       0              2921   1066  FALL       1
I__86/O                    LocalMux                     309              3230   1066  FALL       1
I__87/I                    InMux                          0              3230   1066  FALL       1
I__87/O                    InMux                        217              3447   1066  FALL       1
I__88/I                    CascadeMux                     0              3447   1066  FALL       1
I__88/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i5_LC_5_1_5/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i4_LC_5_1_4/lcout
Path End         : cnt_15__i4_LC_5_1_4/in2
Capture Clock    : cnt_15__i4_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i4_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__90/I                    LocalMux                       0              2921   1066  FALL       1
I__90/O                    LocalMux                     309              3230   1066  FALL       1
I__91/I                    InMux                          0              3230   1066  FALL       1
I__91/O                    InMux                        217              3447   1066  FALL       1
I__92/I                    CascadeMux                     0              3447   1066  FALL       1
I__92/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i4_LC_5_1_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i3_LC_5_1_3/lcout
Path End         : cnt_15__i3_LC_5_1_3/in2
Capture Clock    : cnt_15__i3_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i3_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__94/I                    LocalMux                       0              2921   1066  FALL       1
I__94/O                    LocalMux                     309              3230   1066  FALL       1
I__95/I                    InMux                          0              3230   1066  FALL       1
I__95/O                    InMux                        217              3447   1066  FALL       1
I__96/I                    CascadeMux                     0              3447   1066  FALL       1
I__96/O                    CascadeMux                     0              3447   1066  FALL       1
cnt_15__i3_LC_5_1_3/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i2_LC_5_1_2/lcout
Path End         : cnt_15__i2_LC_5_1_2/in2
Capture Clock    : cnt_15__i2_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i2_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__98/I                    LocalMux                       0              2921   1066  FALL       1
I__98/O                    LocalMux                     309              3230   1066  FALL       1
I__99/I                    InMux                          0              3230   1066  FALL       1
I__99/O                    InMux                        217              3447   1066  FALL       1
I__100/I                   CascadeMux                     0              3447   1066  FALL       1
I__100/O                   CascadeMux                     0              3447   1066  FALL       1
cnt_15__i2_LC_5_1_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i1_LC_5_1_1/lcout
Path End         : cnt_15__i1_LC_5_1_1/in2
Capture Clock    : cnt_15__i1_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i1_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__102/I                   LocalMux                       0              2921   1066  FALL       1
I__102/O                   LocalMux                     309              3230   1066  FALL       1
I__103/I                   InMux                          0              3230   1066  FALL       1
I__103/O                   InMux                        217              3447   1066  FALL       1
I__104/I                   CascadeMux                     0              3447   1066  FALL       1
I__104/O                   CascadeMux                     0              3447   1066  FALL       1
cnt_15__i1_LC_5_1_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i0_LC_5_1_0/in2
Capture Clock    : cnt_15__i0_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__106/I                   LocalMux                       0              2921   1066  FALL       1
I__106/O                   LocalMux                     309              3230   1066  FALL       1
I__107/I                   InMux                          0              3230   1066  FALL       1
I__107/O                   InMux                        217              3447   1066  FALL       1
I__108/I                   CascadeMux                     0              3447   1066  FALL       1
I__108/O                   CascadeMux                     0              3447   1066  FALL       1
cnt_15__i0_LC_5_1_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i23_LC_5_3_7/lcout
Path End         : LED_i1_LC_4_3_0/in3
Capture Clock    : LED_i1_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i23_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__152/I                    LocalMux                       0              2921   1066  FALL       1
I__152/O                    LocalMux                     309              3230   1066  FALL       1
I__154/I                    InMux                          0              3230   1066  FALL       1
I__154/O                    InMux                        217              3447   1066  FALL       1
LED_i1_LC_4_3_0/in3         LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i22_LC_5_3_6/lcout
Path End         : cnt_15__i23_LC_5_3_7/in3
Capture Clock    : cnt_15__i23_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i22_LC_5_3_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__157/I                       LocalMux                       0              2921   1066  FALL       1
I__157/O                       LocalMux                     309              3230   1066  FALL       1
I__158/I                       InMux                          0              3230   1066  FALL       1
I__158/O                       InMux                        217              3447   1066  FALL       1
I__159/I                       CascadeMux                     0              3447   1066  FALL       1
I__159/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i22_LC_5_3_6/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i22_LC_5_3_6/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       1
I__155/I                       InMux                          0              3581   1417  FALL       1
I__155/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i23_LC_5_3_7/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i23_LC_5_3_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i21_LC_5_3_5/lcout
Path End         : cnt_15__i22_LC_5_3_6/in3
Capture Clock    : cnt_15__i22_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i21_LC_5_3_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__161/I                       LocalMux                       0              2921   1066  FALL       1
I__161/O                       LocalMux                     309              3230   1066  FALL       1
I__162/I                       InMux                          0              3230   1066  FALL       1
I__162/O                       InMux                        217              3447   1066  FALL       1
I__163/I                       CascadeMux                     0              3447   1066  FALL       1
I__163/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i21_LC_5_3_5/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i21_LC_5_3_5/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__156/I                       InMux                          0              3581   1417  FALL       1
I__156/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i22_LC_5_3_6/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i22_LC_5_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i20_LC_5_3_4/lcout
Path End         : cnt_15__i21_LC_5_3_5/in3
Capture Clock    : cnt_15__i21_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i20_LC_5_3_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__165/I                       LocalMux                       0              2921   1066  FALL       1
I__165/O                       LocalMux                     309              3230   1066  FALL       1
I__166/I                       InMux                          0              3230   1066  FALL       1
I__166/O                       InMux                        217              3447   1066  FALL       1
I__167/I                       CascadeMux                     0              3447   1066  FALL       1
I__167/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i20_LC_5_3_4/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i20_LC_5_3_4/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__160/I                       InMux                          0              3581   1417  FALL       1
I__160/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i21_LC_5_3_5/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i21_LC_5_3_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i19_LC_5_3_3/lcout
Path End         : cnt_15__i20_LC_5_3_4/in3
Capture Clock    : cnt_15__i20_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i19_LC_5_3_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__169/I                       LocalMux                       0              2921   1066  FALL       1
I__169/O                       LocalMux                     309              3230   1066  FALL       1
I__170/I                       InMux                          0              3230   1066  FALL       1
I__170/O                       InMux                        217              3447   1066  FALL       1
I__171/I                       CascadeMux                     0              3447   1066  FALL       1
I__171/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i19_LC_5_3_3/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i19_LC_5_3_3/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__164/I                       InMux                          0              3581   1417  FALL       1
I__164/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i20_LC_5_3_4/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i20_LC_5_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i18_LC_5_3_2/lcout
Path End         : cnt_15__i19_LC_5_3_3/in3
Capture Clock    : cnt_15__i19_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i18_LC_5_3_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__173/I                       LocalMux                       0              2921   1066  FALL       1
I__173/O                       LocalMux                     309              3230   1066  FALL       1
I__174/I                       InMux                          0              3230   1066  FALL       1
I__174/O                       InMux                        217              3447   1066  FALL       1
I__175/I                       CascadeMux                     0              3447   1066  FALL       1
I__175/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i18_LC_5_3_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i18_LC_5_3_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__168/I                       InMux                          0              3581   1417  FALL       1
I__168/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i19_LC_5_3_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i19_LC_5_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i17_LC_5_3_1/lcout
Path End         : cnt_15__i18_LC_5_3_2/in3
Capture Clock    : cnt_15__i18_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i17_LC_5_3_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__177/I                       LocalMux                       0              2921   1066  FALL       1
I__177/O                       LocalMux                     309              3230   1066  FALL       1
I__178/I                       InMux                          0              3230   1066  FALL       1
I__178/O                       InMux                        217              3447   1066  FALL       1
I__179/I                       CascadeMux                     0              3447   1066  FALL       1
I__179/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i17_LC_5_3_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i17_LC_5_3_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__172/I                       InMux                          0              3581   1417  FALL       1
I__172/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i18_LC_5_3_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i18_LC_5_3_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i16_LC_5_3_0/lcout
Path End         : cnt_15__i17_LC_5_3_1/in3
Capture Clock    : cnt_15__i17_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i16_LC_5_3_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__110/I                       LocalMux                       0              2921   1066  FALL       1
I__110/O                       LocalMux                     309              3230   1066  FALL       1
I__111/I                       InMux                          0              3230   1066  FALL       1
I__111/O                       InMux                        217              3447   1066  FALL       1
I__112/I                       CascadeMux                     0              3447   1066  FALL       1
I__112/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i16_LC_5_3_0/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i16_LC_5_3_0/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__176/I                       InMux                          0              3581   1417  FALL       1
I__176/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i17_LC_5_3_1/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i17_LC_5_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i14_LC_5_2_6/lcout
Path End         : cnt_15__i15_LC_5_2_7/in3
Capture Clock    : cnt_15__i15_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i14_LC_5_2_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__118/I                       LocalMux                       0              2921   1066  FALL       1
I__118/O                       LocalMux                     309              3230   1066  FALL       1
I__119/I                       InMux                          0              3230   1066  FALL       1
I__119/O                       InMux                        217              3447   1066  FALL       1
I__120/I                       CascadeMux                     0              3447   1066  FALL       1
I__120/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i14_LC_5_2_6/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i14_LC_5_2_6/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__113/I                       InMux                          0              3581   1417  FALL       1
I__113/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i15_LC_5_2_7/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i13_LC_5_2_5/lcout
Path End         : cnt_15__i14_LC_5_2_6/in3
Capture Clock    : cnt_15__i14_LC_5_2_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i13_LC_5_2_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__122/I                       LocalMux                       0              2921   1066  FALL       1
I__122/O                       LocalMux                     309              3230   1066  FALL       1
I__123/I                       InMux                          0              3230   1066  FALL       1
I__123/O                       InMux                        217              3447   1066  FALL       1
I__124/I                       CascadeMux                     0              3447   1066  FALL       1
I__124/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i13_LC_5_2_5/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i13_LC_5_2_5/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__117/I                       InMux                          0              3581   1417  FALL       1
I__117/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i14_LC_5_2_6/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i14_LC_5_2_6/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i12_LC_5_2_4/lcout
Path End         : cnt_15__i13_LC_5_2_5/in3
Capture Clock    : cnt_15__i13_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i12_LC_5_2_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__126/I                       LocalMux                       0              2921   1066  FALL       1
I__126/O                       LocalMux                     309              3230   1066  FALL       1
I__127/I                       InMux                          0              3230   1066  FALL       1
I__127/O                       InMux                        217              3447   1066  FALL       1
I__128/I                       CascadeMux                     0              3447   1066  FALL       1
I__128/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i12_LC_5_2_4/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i12_LC_5_2_4/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__121/I                       InMux                          0              3581   1417  FALL       1
I__121/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i13_LC_5_2_5/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i13_LC_5_2_5/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i11_LC_5_2_3/lcout
Path End         : cnt_15__i12_LC_5_2_4/in3
Capture Clock    : cnt_15__i12_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i11_LC_5_2_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__130/I                       LocalMux                       0              2921   1066  FALL       1
I__130/O                       LocalMux                     309              3230   1066  FALL       1
I__131/I                       InMux                          0              3230   1066  FALL       1
I__131/O                       InMux                        217              3447   1066  FALL       1
I__132/I                       CascadeMux                     0              3447   1066  FALL       1
I__132/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i11_LC_5_2_3/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i11_LC_5_2_3/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__125/I                       InMux                          0              3581   1417  FALL       1
I__125/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i12_LC_5_2_4/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i12_LC_5_2_4/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i10_LC_5_2_2/lcout
Path End         : cnt_15__i11_LC_5_2_3/in3
Capture Clock    : cnt_15__i11_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i10_LC_5_2_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__134/I                       LocalMux                       0              2921   1066  FALL       1
I__134/O                       LocalMux                     309              3230   1066  FALL       1
I__135/I                       InMux                          0              3230   1066  FALL       1
I__135/O                       InMux                        217              3447   1066  FALL       1
I__136/I                       CascadeMux                     0              3447   1066  FALL       1
I__136/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i10_LC_5_2_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i10_LC_5_2_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__129/I                       InMux                          0              3581   1417  FALL       1
I__129/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i11_LC_5_2_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i11_LC_5_2_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i9_LC_5_2_1/lcout
Path End         : cnt_15__i10_LC_5_2_2/in3
Capture Clock    : cnt_15__i10_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i9_LC_5_2_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__138/I                      LocalMux                       0              2921   1066  FALL       1
I__138/O                      LocalMux                     309              3230   1066  FALL       1
I__139/I                      InMux                          0              3230   1066  FALL       1
I__139/O                      InMux                        217              3447   1066  FALL       1
I__140/I                      CascadeMux                     0              3447   1066  FALL       1
I__140/O                      CascadeMux                     0              3447   1066  FALL       1
cnt_15__i9_LC_5_2_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i9_LC_5_2_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__133/I                      InMux                          0              3581   1417  FALL       1
I__133/O                      InMux                        217              3798   1417  FALL       1
cnt_15__i10_LC_5_2_2/in3      LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i10_LC_5_2_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i8_LC_5_2_0/lcout
Path End         : cnt_15__i9_LC_5_2_1/in3
Capture Clock    : cnt_15__i9_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i8_LC_5_2_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__74/I                       LocalMux                       0              2921   1066  FALL       1
I__74/O                       LocalMux                     309              3230   1066  FALL       1
I__75/I                       InMux                          0              3230   1066  FALL       1
I__75/O                       InMux                        217              3447   1066  FALL       1
I__76/I                       CascadeMux                     0              3447   1066  FALL       1
I__76/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i8_LC_5_2_0/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i8_LC_5_2_0/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__137/I                      InMux                          0              3581   1417  FALL       1
I__137/O                      InMux                        217              3798   1417  FALL       1
cnt_15__i9_LC_5_2_1/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i9_LC_5_2_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i6_LC_5_1_6/lcout
Path End         : cnt_15__i7_LC_5_1_7/in3
Capture Clock    : cnt_15__i7_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i6_LC_5_1_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__82/I                       LocalMux                       0              2921   1066  FALL       1
I__82/O                       LocalMux                     309              3230   1066  FALL       1
I__83/I                       InMux                          0              3230   1066  FALL       1
I__83/O                       InMux                        217              3447   1066  FALL       1
I__84/I                       CascadeMux                     0              3447   1066  FALL       1
I__84/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i6_LC_5_1_6/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i6_LC_5_1_6/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__77/I                       InMux                          0              3581   1417  FALL       1
I__77/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i7_LC_5_1_7/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i5_LC_5_1_5/lcout
Path End         : cnt_15__i6_LC_5_1_6/in3
Capture Clock    : cnt_15__i6_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i5_LC_5_1_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__86/I                       LocalMux                       0              2921   1066  FALL       1
I__86/O                       LocalMux                     309              3230   1066  FALL       1
I__87/I                       InMux                          0              3230   1066  FALL       1
I__87/O                       InMux                        217              3447   1066  FALL       1
I__88/I                       CascadeMux                     0              3447   1066  FALL       1
I__88/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i5_LC_5_1_5/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i5_LC_5_1_5/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__81/I                       InMux                          0              3581   1417  FALL       1
I__81/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i6_LC_5_1_6/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i6_LC_5_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i4_LC_5_1_4/lcout
Path End         : cnt_15__i5_LC_5_1_5/in3
Capture Clock    : cnt_15__i5_LC_5_1_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i4_LC_5_1_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__90/I                       LocalMux                       0              2921   1066  FALL       1
I__90/O                       LocalMux                     309              3230   1066  FALL       1
I__91/I                       InMux                          0              3230   1066  FALL       1
I__91/O                       InMux                        217              3447   1066  FALL       1
I__92/I                       CascadeMux                     0              3447   1066  FALL       1
I__92/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i4_LC_5_1_4/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i4_LC_5_1_4/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__85/I                       InMux                          0              3581   1417  FALL       1
I__85/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i5_LC_5_1_5/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i5_LC_5_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i3_LC_5_1_3/lcout
Path End         : cnt_15__i4_LC_5_1_4/in3
Capture Clock    : cnt_15__i4_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i3_LC_5_1_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__94/I                       LocalMux                       0              2921   1066  FALL       1
I__94/O                       LocalMux                     309              3230   1066  FALL       1
I__95/I                       InMux                          0              3230   1066  FALL       1
I__95/O                       InMux                        217              3447   1066  FALL       1
I__96/I                       CascadeMux                     0              3447   1066  FALL       1
I__96/O                       CascadeMux                     0              3447   1066  FALL       1
cnt_15__i3_LC_5_1_3/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i3_LC_5_1_3/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__89/I                       InMux                          0              3581   1417  FALL       1
I__89/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i4_LC_5_1_4/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i4_LC_5_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i2_LC_5_1_2/lcout
Path End         : cnt_15__i3_LC_5_1_3/in3
Capture Clock    : cnt_15__i3_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i2_LC_5_1_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__98/I                       LocalMux                       0              2921   1066  FALL       1
I__98/O                       LocalMux                     309              3230   1066  FALL       1
I__99/I                       InMux                          0              3230   1066  FALL       1
I__99/O                       InMux                        217              3447   1066  FALL       1
I__100/I                      CascadeMux                     0              3447   1066  FALL       1
I__100/O                      CascadeMux                     0              3447   1066  FALL       1
cnt_15__i2_LC_5_1_2/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i2_LC_5_1_2/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__93/I                       InMux                          0              3581   1417  FALL       1
I__93/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i3_LC_5_1_3/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i3_LC_5_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i1_LC_5_1_1/lcout
Path End         : cnt_15__i2_LC_5_1_2/in3
Capture Clock    : cnt_15__i2_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i1_LC_5_1_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__102/I                      LocalMux                       0              2921   1066  FALL       1
I__102/O                      LocalMux                     309              3230   1066  FALL       1
I__103/I                      InMux                          0              3230   1066  FALL       1
I__103/O                      InMux                        217              3447   1066  FALL       1
I__104/I                      CascadeMux                     0              3447   1066  FALL       1
I__104/O                      CascadeMux                     0              3447   1066  FALL       1
cnt_15__i1_LC_5_1_1/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i1_LC_5_1_1/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__97/I                       InMux                          0              3581   1417  FALL       1
I__97/O                       InMux                        217              3798   1417  FALL       1
cnt_15__i2_LC_5_1_2/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i2_LC_5_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i0_LC_5_1_0/lcout
Path End         : cnt_15__i1_LC_5_1_1/in3
Capture Clock    : cnt_15__i1_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              877
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3798
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i0_LC_5_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i0_LC_5_1_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__106/I                      LocalMux                       0              2921   1066  FALL       1
I__106/O                      LocalMux                     309              3230   1066  FALL       1
I__107/I                      InMux                          0              3230   1066  FALL       1
I__107/O                      InMux                        217              3447   1066  FALL       1
I__108/I                      CascadeMux                     0              3447   1066  FALL       1
I__108/O                      CascadeMux                     0              3447   1066  FALL       1
cnt_15__i0_LC_5_1_0/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
cnt_15__i0_LC_5_1_0/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__101/I                      InMux                          0              3581   1417  FALL       1
I__101/O                      InMux                        217              3798   1417  FALL       1
cnt_15__i1_LC_5_1_1/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i1_LC_5_1_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i15_LC_5_2_7/lcout
Path End         : cnt_15__i16_LC_5_3_0/in3
Capture Clock    : cnt_15__i16_LC_5_3_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1052
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3973
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i15_LC_5_2_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i15_LC_5_2_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__114/I                        LocalMux                       0              2921   1066  FALL       1
I__114/O                        LocalMux                     309              3230   1066  FALL       1
I__115/I                        InMux                          0              3230   1066  FALL       1
I__115/O                        InMux                        217              3447   1066  FALL       1
I__116/I                        CascadeMux                     0              3447   1066  FALL       1
I__116/O                        CascadeMux                     0              3447   1066  FALL       1
cnt_15__i15_LC_5_2_7/in2        LogicCell40_SEQ_MODE_1000      0              3447   1592  FALL       1
cnt_15__i15_LC_5_2_7/carryout   LogicCell40_SEQ_MODE_1000    133              3581   1592  FALL       1
IN_MUX_bfv_5_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              3581   1592  FALL       1
IN_MUX_bfv_5_3_0_/carryinitout  ICE_CARRY_IN_MUX             175              3756   1592  FALL       2
I__109/I                        InMux                          0              3756   1592  FALL       1
I__109/O                        InMux                        217              3973   1592  FALL       1
cnt_15__i16_LC_5_3_0/in3        LogicCell40_SEQ_MODE_1000      0              3973   1592  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__146/I                                         ClkMux                         0              2073  RISE       1
I__146/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i16_LC_5_3_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cnt_15__i7_LC_5_1_7/lcout
Path End         : cnt_15__i8_LC_5_2_0/in3
Capture Clock    : cnt_15__i8_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (main|clk_in:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1052
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3973
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__144/I                                         ClkMux                         0              2073  RISE       1
I__144/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i7_LC_5_1_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cnt_15__i7_LC_5_1_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__78/I                         LocalMux                       0              2921   1066  FALL       1
I__78/O                         LocalMux                     309              3230   1066  FALL       1
I__79/I                         InMux                          0              3230   1066  FALL       1
I__79/O                         InMux                        217              3447   1066  FALL       1
I__80/I                         CascadeMux                     0              3447   1066  FALL       1
I__80/O                         CascadeMux                     0              3447   1066  FALL       1
cnt_15__i7_LC_5_1_7/in2         LogicCell40_SEQ_MODE_1000      0              3447   1592  FALL       1
cnt_15__i7_LC_5_1_7/carryout    LogicCell40_SEQ_MODE_1000    133              3581   1592  FALL       1
IN_MUX_bfv_5_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              3581   1592  FALL       1
IN_MUX_bfv_5_2_0_/carryinitout  ICE_CARRY_IN_MUX             175              3756   1592  FALL       2
I__141/I                        InMux                          0              3756   1592  FALL       1
I__141/O                        InMux                        217              3973   1592  FALL       1
cnt_15__i8_LC_5_2_0/in3         LogicCell40_SEQ_MODE_1000      0              3973   1592  FALL       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__145/I                                         ClkMux                         0              2073  RISE       1
I__145/O                                         ClkMux                       309              2381  RISE       1
cnt_15__i8_LC_5_2_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : clk_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Data Path Delay                             8069
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8069
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                             main                           0                 0   COMP  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                  IO_PAD                         0                 0   COMP  RISE       1
clk_out_c_pad_iopad/DOUT                           IO_PAD                       510               510   COMP  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER    PRE_IO_GBUF                    0               510   COMP  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT         PRE_IO_GBUF                 1408              1918   COMP  RISE       1
I__142/I                                           gio2CtrlBuf                    0              1918   COMP  RISE       1
I__142/O                                           gio2CtrlBuf                    0              1918   COMP  RISE       1
I__143/I                                           GlobalMux                      0              1918   COMP  RISE       1
I__143/O                                           GlobalMux                    154              2073   COMP  RISE       1
I__148/I                                           Glb2LocalMux                   0              2073   +INF  RISE       1
I__148/O                                           Glb2LocalMux                 449              2522   +INF  RISE       1
I__149/I                                           LocalMux                       0              2522   +INF  RISE       1
I__149/O                                           LocalMux                     330              2851   +INF  RISE       1
I__150/I                                           InMux                          0              2851   +INF  RISE       1
I__150/O                                           InMux                        259              3111   +INF  RISE       1
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/in0    LogicCell40_SEQ_MODE_0000      0              3111   +INF  RISE       1
GB_BUFFER_clk_out_c_c_THRU_LUT4_0_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_0000    449              3560   +INF  RISE       1
I__72/I                                            LocalMux                       0              3560   +INF  RISE       1
I__72/O                                            LocalMux                     330              3889   +INF  RISE       1
I__73/I                                            IoInMux                        0              3889   +INF  RISE       1
I__73/O                                            IoInMux                      259              4149   +INF  RISE       1
clk_out_pad_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
clk_out_pad_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2006              6155   +INF  RISE       1
clk_out_pad_iopad/DIN                              IO_PAD                         0              6155   +INF  RISE       1
clk_out_pad_iopad/PACKAGEPIN:out                   IO_PAD                      1914              8069   +INF  RISE       1
clk_out                                            main                           0              8069   +INF  RISE       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5265
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8186
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__42/I                         Odrv4                          0              2921   +INF  RISE       1
I__42/O                         Odrv4                        351              3272   +INF  RISE       1
I__48/I                         LocalMux                       0              3272   +INF  RISE       1
I__48/O                         LocalMux                     330              3602   +INF  RISE       1
I__55/I                         IoInMux                        0              3602   +INF  RISE       1
I__55/O                         IoInMux                      259              3861   +INF  RISE       1
LED_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
LED_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
LED_pad_2_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
LED_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
LED[2]                          main                           0              8186   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5476
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8397
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  FALL       8
I__43/I                         Odrv4                          0              2921   +INF  FALL       1
I__43/O                         Odrv4                        372              3293   +INF  FALL       1
I__49/I                         Span4Mux_s2_v                  0              3293   +INF  FALL       1
I__49/O                         Span4Mux_s2_v                252              3546   +INF  FALL       1
I__56/I                         LocalMux                       0              3546   +INF  FALL       1
I__56/O                         LocalMux                     309              3854   +INF  FALL       1
I__63/I                         IoInMux                        0              3854   +INF  FALL       1
I__63/O                         IoInMux                      217              4072   +INF  FALL       1
LED_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4072   +INF  FALL       1
LED_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6309   +INF  FALL       1
LED_pad_0_iopad/DIN             IO_PAD                         0              6309   +INF  FALL       1
LED_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8397   +INF  FALL       1
LED[0]                          main                           0              8397   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__43/I                         Odrv4                          0              2921   +INF  RISE       1
I__43/O                         Odrv4                        351              3272   +INF  RISE       1
I__49/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__49/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__57/I                         LocalMux                       0              3525   +INF  RISE       1
I__57/O                         LocalMux                     330              3854   +INF  RISE       1
I__64/I                         IoInMux                        0              3854   +INF  RISE       1
I__64/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_1_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[1]                          main                           0              8439   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__44/I                         Odrv4                          0              2921   +INF  RISE       1
I__44/O                         Odrv4                        351              3272   +INF  RISE       1
I__51/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__51/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__59/I                         LocalMux                       0              3525   +INF  RISE       1
I__59/O                         LocalMux                     330              3854   +INF  RISE       1
I__66/I                         IoInMux                        0              3854   +INF  RISE       1
I__66/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_3_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[3]                          main                           0              8439   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5770
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8691
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__45/I                         Odrv4                          0              2921   +INF  RISE       1
I__45/O                         Odrv4                        351              3272   +INF  RISE       1
I__52/I                         Span4Mux_h                     0              3272   +INF  RISE       1
I__52/O                         Span4Mux_h                   302              3574   +INF  RISE       1
I__60/I                         Span4Mux_s0_v                  0              3574   +INF  RISE       1
I__60/O                         Span4Mux_s0_v                203              3777   +INF  RISE       1
I__67/I                         LocalMux                       0              3777   +INF  RISE       1
I__67/O                         LocalMux                     330              4107   +INF  RISE       1
I__70/I                         IoInMux                        0              4107   +INF  RISE       1
I__70/O                         IoInMux                      259              4366   +INF  RISE       1
LED_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4366   +INF  RISE       1
LED_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6603   +INF  FALL       1
LED_pad_5_iopad/DIN             IO_PAD                         0              6603   +INF  FALL       1
LED_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8691   +INF  FALL       1
LED[5]                          main                           0              8691   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5749
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8670
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__46/I                         Odrv12                         0              2921   +INF  RISE       1
I__46/O                         Odrv12                       491              3412   +INF  RISE       1
I__53/I                         Span12Mux_s8_h                 0              3412   +INF  RISE       1
I__53/O                         Span12Mux_s8_h               344              3756   +INF  RISE       1
I__61/I                         LocalMux                       0              3756   +INF  RISE       1
I__61/O                         LocalMux                     330              4086   +INF  RISE       1
I__68/I                         IoInMux                        0              4086   +INF  RISE       1
I__68/O                         IoInMux                      259              4345   +INF  RISE       1
LED_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4345   +INF  RISE       1
LED_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6582   +INF  FALL       1
LED_pad_6_iopad/DIN             IO_PAD                         0              6582   +INF  FALL       1
LED_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8670   +INF  FALL       1
LED[6]                          main                           0              8670   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5841
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8762
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__47/I                         Odrv4                          0              2921   +INF  RISE       1
I__47/O                         Odrv4                        351              3272   +INF  RISE       1
I__54/I                         IoSpan4Mux                     0              3272   +INF  RISE       1
I__54/O                         IoSpan4Mux                   288              3560   +INF  RISE       1
I__62/I                         IoSpan4Mux                     0              3560   +INF  RISE       1
I__62/O                         IoSpan4Mux                   288              3847   +INF  RISE       1
I__69/I                         LocalMux                       0              3847   +INF  RISE       1
I__69/O                         LocalMux                     330              4177   +INF  RISE       1
I__71/I                         IoInMux                        0              4177   +INF  RISE       1
I__71/O                         IoInMux                      259              4436   +INF  RISE       1
LED_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4436   +INF  RISE       1
LED_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6674   +INF  FALL       1
LED_pad_7_iopad/DIN             IO_PAD                         0              6674   +INF  FALL       1
LED_pad_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8762   +INF  FALL       1
LED[7]                          main                           0              8762   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LED_i1_LC_4_3_0/lcout
Path End         : LED[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk_in:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5518
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8439
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                           main                           0                 0  RISE       1
clk_out_c_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_out_c_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_out_c_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_out_c_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__142/I                                         gio2CtrlBuf                    0              1918  RISE       1
I__142/O                                         gio2CtrlBuf                    0              1918  RISE       1
I__143/I                                         GlobalMux                      0              1918  RISE       1
I__143/O                                         GlobalMux                    154              2073  RISE       1
I__147/I                                         ClkMux                         0              2073  RISE       1
I__147/O                                         ClkMux                       309              2381  RISE       1
LED_i1_LC_4_3_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LED_i1_LC_4_3_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       8
I__43/I                         Odrv4                          0              2921   +INF  RISE       1
I__43/O                         Odrv4                        351              3272   +INF  RISE       1
I__50/I                         Span4Mux_s2_v                  0              3272   +INF  RISE       1
I__50/O                         Span4Mux_s2_v                252              3525   +INF  RISE       1
I__58/I                         LocalMux                       0              3525   +INF  RISE       1
I__58/O                         LocalMux                     330              3854   +INF  RISE       1
I__65/I                         IoInMux                        0              3854   +INF  RISE       1
I__65/O                         IoInMux                      259              4114   +INF  RISE       1
LED_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4114   +INF  RISE       1
LED_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6351   +INF  FALL       1
LED_pad_4_iopad/DIN             IO_PAD                         0              6351   +INF  FALL       1
LED_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8439   +INF  FALL       1
LED[4]                          main                           0              8439   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

