#  RUN: llc -o /dev/null -mcpu=a64fx -swpl-disable-restrictions-check=0 -O1 %s -pass-remarks-missed=aarch64-swpipeliner -swpl-disable-convert-prepost -start-before=aarch64-swpipeliner -stop-after=aarch64-swpipeliner -fswp 2>&1 | FileCheck %s
# CHECK: remark: <unknown>:0:0: This loop cannot be software pipelined because the shape of the loop is not covered.
# CHECK: remark: <unknown>:0:0: SWPL is not performed because a restriction is detected. MI:early-clobber %95:gpr64sp, %96:fpr64 = LDRDpost %90:gpr64sp(tied-def 0), 8 :: (load (s64) from %ir.lsr.iv54, !tbaa !6)

--- |
  ; ModuleID = 'test1.c'
  source_filename = "test1.c"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  %struct.args_t = type { %struct.timeval, %struct.timeval, ptr }
  %struct.timeval = type { i64, i64 }
  
  @.str = private unnamed_addr constant [5 x i8] c"s244\00", align 1
  @b = external global [10000 x double], align 64
  @e = external global [10000 x double], align 64
  @a = external global [10000 x double], align 64
  @c = external global [10000 x double], align 64
  @d = external global [10000 x double], align 64
  @aa = external global [256 x [256 x double]], align 64
  @bb = external global [256 x [256 x double]], align 64
  @cc = external global [256 x [256 x double]], align 64
  @__func__.test1 = private unnamed_addr constant [6 x i8] c"test1\00", align 1
  
  ; Function Attrs: nounwind uwtable vscale_range(1,16)
  define dso_local double @test1(ptr nocapture noundef %func_args) local_unnamed_addr #0 {
  entry:
    %call = tail call i32 @initialise_arrays(ptr noundef nonnull @.str) #5
    %call1 = tail call i32 @gettimeofday(ptr noundef %func_args, ptr noundef null) #5
    %0 = tail call i64 @llvm.vscale.i64()
    %1 = shl nuw nsw i64 %0, 1
    %n.mod.vf = urem i64 9999, %1
    %n.vec = sub nuw nsw i64 9999, %n.mod.vf
    %2 = tail call i64 @llvm.vscale.i64()
    %3 = shl nuw nsw i64 %2, 1
    %4 = udiv i64 9999, %1
    %5 = mul i64 %0, %4
    %6 = shl i64 %5, 4
    %7 = add nuw nsw i64 %6, 8
    %uglygep44 = getelementptr i8, ptr @a, i64 %7
    %uglygep47 = getelementptr i8, ptr @c, i64 %6
    %uglygep50 = getelementptr i8, ptr @e, i64 %6
    %uglygep53 = getelementptr i8, ptr @b, i64 %6
    br label %vector.ph
  
  vector.ph:                                        ; preds = %for.cond.cleanup4, %entry
    %nl.034 = phi i32 [ 0, %entry ], [ %inc20, %for.cond.cleanup4 ]
    br label %vector.body
  
  vector.body:                                      ; preds = %vector.body, %vector.ph
    %index = phi i64 [ 0, %vector.ph ], [ %index.next, %vector.body ]
    %8 = shl i64 %index, 3
    %uglygep40 = getelementptr i8, ptr @b, i64 %8
    %wide.load = load <vscale x 2 x double>, ptr %uglygep40, align 16, !tbaa !6
    %uglygep41 = getelementptr i8, ptr @e, i64 %8
    %wide.load37 = load <vscale x 2 x double>, ptr %uglygep41, align 16, !tbaa !6
    %9 = fadd <vscale x 2 x double> %wide.load, %wide.load37
    %10 = shl i64 %index, 3
    %uglygep = getelementptr i8, ptr @a, i64 %10
    %uglygep39 = getelementptr i8, ptr %uglygep, i64 8
    store <vscale x 2 x double> %9, ptr %uglygep39, align 8, !tbaa !6
    %uglygep42 = getelementptr i8, ptr @c, i64 %10
    %wide.load38 = load <vscale x 2 x double>, ptr %uglygep42, align 16, !tbaa !6
    %11 = fadd <vscale x 2 x double> %wide.load, %wide.load38
    %12 = shl i64 %index, 3
    %uglygep43 = getelementptr i8, ptr @a, i64 %12
    store <vscale x 2 x double> %11, ptr %uglygep43, align 16, !tbaa !6
    %index.next = add nuw i64 %index, %3
    %13 = icmp eq i64 %n.vec, %index.next
    br i1 %13, label %middle.block, label %vector.body, !llvm.loop !10
  
  middle.block:                                     ; preds = %vector.body
    %14 = icmp eq i64 %n.mod.vf, 0
    br i1 %14, label %for.cond.cleanup4, label %for.body5.preheader
  
  for.body5.preheader:                              ; preds = %middle.block
    %15 = call i64 @llvm.start.loop.iterations.i64(i64 %n.mod.vf)
    br label %for.body5
  
  for.cond.cleanup:                                 ; preds = %for.cond.cleanup4
    %t2 = getelementptr inbounds %struct.args_t, ptr %func_args, i64 0, i32 1
    %call22 = tail call i32 @gettimeofday(ptr noundef nonnull %t2, ptr noundef null) #5
    %call23 = tail call double @calc_checksum(ptr noundef nonnull @__func__.test1) #5
    ret double %call23
  
  for.cond.cleanup4:                                ; preds = %for.body5, %middle.block
    %call18 = tail call i32 @dummy(ptr noundef nonnull @a, ptr noundef nonnull @b, ptr noundef nonnull @c, ptr noundef nonnull @d, ptr noundef nonnull @e, ptr noundef nonnull @aa, ptr noundef nonnull @bb, ptr noundef nonnull @cc, double noundef 0.000000e+00) #5
    %inc20 = add nuw nsw i32 %nl.034, 1
    %exitcond36.not = icmp eq i32 %inc20, 10
    br i1 %exitcond36.not, label %for.cond.cleanup, label %vector.ph, !llvm.loop !14
  
  for.body5:                                        ; preds = %for.body5.preheader, %for.body5
    %lsr.iv54 = phi ptr [ %uglygep53, %for.body5.preheader ], [ %uglygep55, %for.body5 ]
    %lsr.iv51 = phi ptr [ %uglygep50, %for.body5.preheader ], [ %uglygep52, %for.body5 ]
    %lsr.iv48 = phi ptr [ %uglygep47, %for.body5.preheader ], [ %uglygep49, %for.body5 ]
    %lsr.iv = phi ptr [ %uglygep44, %for.body5.preheader ], [ %uglygep45, %for.body5 ]
    %16 = phi i64 [ %15, %for.body5.preheader ], [ %20, %for.body5 ]
    %17 = load double, ptr %lsr.iv54, align 8, !tbaa !6
    %18 = load double, ptr %lsr.iv51, align 8, !tbaa !6
    %add = fadd double %17, %18
    store double %add, ptr %lsr.iv, align 8, !tbaa !6
    %19 = load double, ptr %lsr.iv48, align 8, !tbaa !6
    %add15 = fadd double %17, %19
    %uglygep46 = getelementptr i8, ptr %lsr.iv, i64 -8
    store double %add15, ptr %uglygep46, align 8, !tbaa !6
    %uglygep45 = getelementptr i8, ptr %lsr.iv, i64 8
    %uglygep49 = getelementptr i8, ptr %lsr.iv48, i64 8
    %uglygep52 = getelementptr i8, ptr %lsr.iv51, i64 8
    %uglygep55 = getelementptr i8, ptr %lsr.iv54, i64 8
    %20 = call i64 @llvm.loop.decrement.reg.i64(i64 %16, i64 1)
    %21 = icmp ne i64 %20, 0
    br i1 %21, label %for.body5, label %for.cond.cleanup4, !llvm.loop !15
  }
  
  declare i32 @initialise_arrays(ptr noundef) local_unnamed_addr #1
  
  ; Function Attrs: nofree nounwind
  declare noundef i32 @gettimeofday(ptr nocapture noundef, ptr nocapture noundef) local_unnamed_addr #2
  
  declare i32 @dummy(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, double noundef) local_unnamed_addr #1
  
  declare double @calc_checksum(ptr noundef) local_unnamed_addr #1
  
  ; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
  declare i64 @llvm.vscale.i64() #3
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.start.loop.iterations.i64(i64) #4
  
  ; Function Attrs: nocallback noduplicate nofree nosync nounwind willreturn
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #4
  
  attributes #0 = { nounwind uwtable vscale_range(1,16) "frame-pointer"="non-leaf" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+outline-atomics,+ras,+rdm,+sha2,+sve,+v8.2a" }
  attributes #1 = { "frame-pointer"="non-leaf" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+outline-atomics,+ras,+rdm,+sha2,+sve,+v8.2a" }
  attributes #2 = { nofree nounwind "frame-pointer"="non-leaf" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+outline-atomics,+ras,+rdm,+sha2,+sve,+v8.2a" }
  attributes #3 = { nocallback nofree nosync nounwind readnone willreturn }
  attributes #4 = { nocallback noduplicate nofree nosync nounwind willreturn }
  attributes #5 = { nounwind }
  
  !llvm.module.flags = !{!0, !1, !2, !3, !4}
  !llvm.ident = !{!5}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 7, !"PIC Level", i32 2}
  !2 = !{i32 7, !"PIE Level", i32 2}
  !3 = !{i32 7, !"uwtable", i32 2}
  !4 = !{i32 7, !"frame-pointer", i32 1}
  !5 = !{!"clang version 15.0.4 ()"}
  !6 = !{!7, !7, i64 0}
  !7 = !{!"double", !8, i64 0}
  !8 = !{!"omnipotent char", !9, i64 0}
  !9 = !{!"Simple C/C++ TBAA"}
  !10 = distinct !{!10, !11, !12, !13}
  !11 = !{!"llvm.loop.mustprogress"}
  !12 = !{!"llvm.loop.unroll.disable"}
  !13 = !{!"llvm.loop.isvectorized", i32 1}
  !14 = distinct !{!14, !11, !12}
  !15 = distinct !{!15, !11, !12, !13}

...
---
name:            test1
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
callsEHReturn:   false
callsUnwindInit: false
hasEHCatchret:   false
hasEHScopes:     false
hasEHFunclets:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: gpr64, preferred-register: '' }
  - { id: 1, class: gpr64, preferred-register: '' }
  - { id: 2, class: gpr64, preferred-register: '' }
  - { id: 3, class: gpr64all, preferred-register: '' }
  - { id: 4, class: gpr64all, preferred-register: '' }
  - { id: 5, class: gpr64all, preferred-register: '' }
  - { id: 6, class: gpr64all, preferred-register: '' }
  - { id: 7, class: gpr32sp, preferred-register: '' }
  - { id: 8, class: gpr64common, preferred-register: '' }
  - { id: 9, class: gpr64all, preferred-register: '' }
  - { id: 10, class: gpr64all, preferred-register: '' }
  - { id: 11, class: gpr32all, preferred-register: '' }
  - { id: 12, class: gpr64sp, preferred-register: '' }
  - { id: 13, class: gpr64sp, preferred-register: '' }
  - { id: 14, class: gpr64sp, preferred-register: '' }
  - { id: 15, class: gpr64sp, preferred-register: '' }
  - { id: 16, class: gpr64sp, preferred-register: '' }
  - { id: 17, class: gpr64all, preferred-register: '' }
  - { id: 18, class: gpr64all, preferred-register: '' }
  - { id: 19, class: gpr64all, preferred-register: '' }
  - { id: 20, class: gpr64all, preferred-register: '' }
  - { id: 21, class: gpr64all, preferred-register: '' }
  - { id: 22, class: gpr64common, preferred-register: '' }
  - { id: 23, class: gpr32all, preferred-register: '' }
  - { id: 24, class: gpr64common, preferred-register: '' }
  - { id: 25, class: gpr32all, preferred-register: '' }
  - { id: 26, class: gpr64all, preferred-register: '' }
  - { id: 27, class: gpr32all, preferred-register: '' }
  - { id: 28, class: gpr64, preferred-register: '' }
  - { id: 29, class: gpr64, preferred-register: '' }
  - { id: 30, class: gpr64, preferred-register: '' }
  - { id: 31, class: gpr32, preferred-register: '' }
  - { id: 32, class: gpr64, preferred-register: '' }
  - { id: 33, class: gpr64, preferred-register: '' }
  - { id: 34, class: gpr64, preferred-register: '' }
  - { id: 35, class: gpr64, preferred-register: '' }
  - { id: 36, class: gpr64, preferred-register: '' }
  - { id: 37, class: gpr64, preferred-register: '' }
  - { id: 38, class: gpr64common, preferred-register: '' }
  - { id: 39, class: gpr64common, preferred-register: '' }
  - { id: 40, class: gpr64sp, preferred-register: '' }
  - { id: 41, class: gpr64common, preferred-register: '' }
  - { id: 42, class: gpr64, preferred-register: '' }
  - { id: 43, class: gpr64common, preferred-register: '' }
  - { id: 44, class: gpr64, preferred-register: '' }
  - { id: 45, class: gpr64common, preferred-register: '' }
  - { id: 46, class: gpr64, preferred-register: '' }
  - { id: 47, class: gpr32all, preferred-register: '' }
  - { id: 48, class: gpr64all, preferred-register: '' }
  - { id: 49, class: gpr64all, preferred-register: '' }
  - { id: 50, class: gpr64common, preferred-register: '' }
  - { id: 51, class: ppr_3b, preferred-register: '' }
  - { id: 52, class: zpr, preferred-register: '' }
  - { id: 53, class: gpr64common, preferred-register: '' }
  - { id: 54, class: zpr, preferred-register: '' }
  - { id: 55, class: zpr, preferred-register: '' }
  - { id: 56, class: gpr64common, preferred-register: '' }
  - { id: 57, class: gpr64common, preferred-register: '' }
  - { id: 58, class: gpr64common, preferred-register: '' }
  - { id: 59, class: gpr64common, preferred-register: '' }
  - { id: 60, class: zpr, preferred-register: '' }
  - { id: 61, class: zpr, preferred-register: '' }
  - { id: 62, class: gpr64, preferred-register: '' }
  - { id: 63, class: gpr64, preferred-register: '' }
  - { id: 64, class: gpr64sp, preferred-register: '' }
  - { id: 65, class: fpr64, preferred-register: '' }
  - { id: 66, class: gpr64sp, preferred-register: '' }
  - { id: 67, class: fpr64, preferred-register: '' }
  - { id: 68, class: fpr64, preferred-register: '' }
  - { id: 69, class: gpr64sp, preferred-register: '' }
  - { id: 70, class: fpr64, preferred-register: '' }
  - { id: 71, class: fpr64, preferred-register: '' }
  - { id: 72, class: gpr64sp, preferred-register: '' }
  - { id: 73, class: gpr64, preferred-register: '' }
  - { id: 74, class: gpr64common, preferred-register: '' }
  - { id: 75, class: gpr64common, preferred-register: '' }
  - { id: 76, class: gpr64common, preferred-register: '' }
  - { id: 77, class: gpr64common, preferred-register: '' }
  - { id: 78, class: gpr64common, preferred-register: '' }
  - { id: 79, class: gpr64common, preferred-register: '' }
  - { id: 80, class: gpr64common, preferred-register: '' }
  - { id: 81, class: gpr64common, preferred-register: '' }
  - { id: 82, class: fpr64, preferred-register: '' }
  - { id: 83, class: gpr32all, preferred-register: '' }
  - { id: 84, class: gpr32sp, preferred-register: '' }
  - { id: 85, class: gpr32, preferred-register: '' }
  - { id: 86, class: gpr64sp, preferred-register: '' }
  - { id: 87, class: gpr64all, preferred-register: '' }
  - { id: 88, class: gpr32all, preferred-register: '' }
  - { id: 89, class: gpr64common, preferred-register: '' }
liveins:
  - { reg: '$x0', virtual-reg: '%22' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    true
  hasCalls:        true
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     true
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0.entry:
    successors: %bb.1(0x80000000)
    liveins: $x0
  
    %22:gpr64common = COPY $x0
    ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
    %24:gpr64common = MOVaddr target-flags(aarch64-page) @.str, target-flags(aarch64-pageoff, aarch64-nc) @.str
    $x0 = COPY %24
    BL @initialise_arrays, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $x0, implicit-def $sp, implicit-def $w0
    ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
    ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
    %26:gpr64all = COPY $xzr
    $x0 = COPY %22
    $x1 = COPY %26
    BL @gettimeofday, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $x0, implicit $x1, implicit-def $sp, implicit-def $w0
    ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
    %28:gpr64 = RDVLI_XI 1
    %29:gpr64 = UBFMXri killed %28, 4, 63
    %30:gpr64 = CNTD_XPiI 31, 1
    %31:gpr32 = MOVi32imm 9999
    %32:gpr64 = SUBREG_TO_REG 0, killed %31, %subreg.sub_32
    %33:gpr64 = UDIVXr %32, %30
    %34:gpr64 = MADDXrrr %33, %30, $xzr
    %35:gpr64 = SUBXrr %32, %34
    %0:gpr64 = COPY %35
    %36:gpr64 = MADDXrrr killed %29, %33, $xzr
    %37:gpr64 = UBFMXri killed %36, 60, 59
    %38:gpr64common = LOADgot target-flags(aarch64-got) @a
    %39:gpr64common = ADDXrr %37, %38
    %40:gpr64sp = ADDXri killed %39, 8, 0
    %3:gpr64all = COPY %40
    %41:gpr64common = LOADgot target-flags(aarch64-got) @c
    %42:gpr64 = ADDXrr %41, %37
    %4:gpr64all = COPY %42
    %43:gpr64common = LOADgot target-flags(aarch64-got) @e
    %44:gpr64 = ADDXrr %43, %37
    %5:gpr64all = COPY %44
    %45:gpr64common = LOADgot target-flags(aarch64-got) @b
    %46:gpr64 = ADDXrr %45, %37
    %47:gpr32all = COPY $wzr
    %23:gpr32all = COPY %47
    %6:gpr64all = COPY %46
    %51:ppr_3b = PTRUE_D 31
    %58:gpr64common = MOVi64imm 1
    %77:gpr64common = LOADgot target-flags(aarch64-got) @d
    %79:gpr64common = LOADgot target-flags(aarch64-got) @aa
    %80:gpr64common = LOADgot target-flags(aarch64-got) @bb
    %81:gpr64common = LOADgot target-flags(aarch64-got) @cc
    %82:fpr64 = FMOVD0
  
  bb.1.vector.ph:
    successors: %bb.2(0x80000000)
  
    %7:gpr32sp = PHI %23, %bb.0, %11, %bb.6
    %49:gpr64all = COPY $xzr
    %48:gpr64all = COPY %49
  
  bb.2.vector.body:
    successors: %bb.3(0x04000000), %bb.2(0x7c000000)
  
    %8:gpr64common = PHI %48, %bb.1, %9, %bb.2
    %52:zpr = LD1D %51, %45, %8 :: (load unknown-size from %ir.uglygep40, align 16, !tbaa !6)
    %54:zpr = LD1D %51, %43, %8 :: (load unknown-size from %ir.uglygep41, align 16, !tbaa !6)
    %55:zpr = FADD_ZZZ_D %52, killed %54
    %57:gpr64common = ADDXrs %38, %8, 3
    ST1D killed %55, %51, killed %57, %58 :: (store unknown-size into %ir.uglygep39, align 8, !tbaa !6)
    %60:zpr = LD1D %51, %41, %8 :: (load unknown-size from %ir.uglygep42, align 16, !tbaa !6)
    %61:zpr = FADD_ZZZ_D %52, killed %60
    ST1D killed %61, %51, %38, %8 :: (store unknown-size into %ir.uglygep43, align 16, !tbaa !6)
    %62:gpr64 = nuw ADDXrr %8, %30
    %9:gpr64all = COPY %62
    dead $xzr = SUBSXrr %34, %62, implicit-def $nzcv
    Bcc 1, %bb.2, implicit $nzcv
    B %bb.3
  
  bb.3.middle.block:
    successors: %bb.6(0x30000000), %bb.4(0x50000000)
  
    CBZX %0, %bb.6
    B %bb.4
  
  bb.4.for.body5.preheader:
    successors: %bb.7(0x80000000)
  
    %10:gpr64all = COPY %0
    B %bb.7
  
  bb.5.for.cond.cleanup:
    %86:gpr64sp = nuw ADDXri %22, 16, 0
    ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
    %87:gpr64all = COPY $xzr
    $x0 = COPY %86
    $x1 = COPY %87
    BL @gettimeofday, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $x0, implicit $x1, implicit-def $sp, implicit-def $w0
    ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
    %89:gpr64common = MOVaddr target-flags(aarch64-page) @__func__.test1, target-flags(aarch64-pageoff, aarch64-nc) @__func__.test1
    $x0 = COPY %89
    TCRETURNdi @calc_checksum, 0, csr_aarch64_aapcs, implicit $sp, implicit $x0
  
  bb.6.for.cond.cleanup4:
    successors: %bb.5(0x04000000), %bb.1(0x7c000000)
  
    ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
    $x0 = COPY %38
    $x1 = COPY %45
    $x2 = COPY %41
    $x3 = COPY %77
    $x4 = COPY %43
    $x5 = COPY %79
    $x6 = COPY %80
    $x7 = COPY %81
    $d0 = COPY %82
    BL @dummy, csr_aarch64_aapcs, implicit-def dead $lr, implicit $sp, implicit $x0, implicit $x1, implicit $x2, implicit $x3, implicit $x4, implicit $x5, implicit $x6, implicit $x7, implicit $d0, implicit-def $sp, implicit-def $w0
    ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
    %84:gpr32sp = nuw nsw ADDWri %7, 1, 0
    %11:gpr32all = COPY %84
    dead $wzr = SUBSWri %84, 10, 0, implicit-def $nzcv
    Bcc 0, %bb.5, implicit $nzcv
    B %bb.1
  
  bb.7.for.body5:
    successors: %bb.7(0x7c000000), %bb.6(0x04000000)
  
    %12:gpr64sp = PHI %6, %bb.4, %20, %bb.7
    %13:gpr64sp = PHI %5, %bb.4, %19, %bb.7
    %14:gpr64sp = PHI %4, %bb.4, %18, %bb.7
    %15:gpr64sp = PHI %3, %bb.4, %17, %bb.7
    %16:gpr64sp = PHI %10, %bb.4, %21, %bb.7
    early-clobber %64:gpr64sp, %65:fpr64 = LDRDpost %12, 8 :: (load (s64) from %ir.lsr.iv54, !tbaa !6)
    early-clobber %66:gpr64sp, %67:fpr64 = LDRDpost %13, 8 :: (load (s64) from %ir.lsr.iv51, !tbaa !6)
    %68:fpr64 = nofpexcept FADDDrr %65, killed %67, implicit $fpcr
    STRDui killed %68, %15, 0 :: (store (s64) into %ir.lsr.iv, !tbaa !6)
    early-clobber %69:gpr64sp, %70:fpr64 = LDRDpost %14, 8 :: (load (s64) from %ir.lsr.iv48, !tbaa !6)
    %71:fpr64 = nofpexcept FADDDrr %65, killed %70, implicit $fpcr
    STURDi killed %71, %15, -8 :: ("aarch64-suppress-pair" store (s64) into %ir.uglygep46, !tbaa !6)
    %72:gpr64sp = ADDXri %15, 8, 0
    %17:gpr64all = COPY %72
    %18:gpr64all = COPY %69
    %19:gpr64all = COPY %66
    %20:gpr64all = COPY %64
    %73:gpr64 = SUBSXri %16, 1, 0, implicit-def $nzcv
    %21:gpr64all = COPY %73
    Bcc 1, %bb.7, implicit $nzcv
    B %bb.6

...
