# RL-2020
A Logic Networks project for University made with Xilinx Vivado and VHDL.

It consists of an implementation of a simple [_working zone_ encoder](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.40.3281).

[Here's the report](https://github.com/QUB3X/RL-2020/blob/master/report.pdf).
