
*** Running vivado
    with args -log blk_mem_n.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_n.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_n.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 365.086 ; gain = 155.309
INFO: [Synth 8-638] synthesizing module 'blk_mem_n' [d:/research/Xilinx/DrosophilaOlfactorySystem20201127/DrosophilaOlfactorySystem20201127.srcs/sources_1/ip/blk_mem_n/synth/blk_mem_n.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_n' (11#1) [d:/research/Xilinx/DrosophilaOlfactorySystem20201127/DrosophilaOlfactorySystem20201127.srcs/sources_1/ip/blk_mem_n/synth/blk_mem_n.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 564.055 ; gain = 354.277
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 564.055 ; gain = 354.277
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 639.449 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 639.449 ; gain = 429.672
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 639.449 ; gain = 429.672
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 639.449 ; gain = 429.672
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 639.449 ; gain = 429.672
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 639.449 ; gain = 429.672
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 652.195 ; gain = 442.418
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 652.195 ; gain = 442.418
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT4       |    18|
|4     |RAMB18E1   |     2|
|5     |RAMB18E1_1 |     1|
|6     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 672.598 ; gain = 462.820
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 692.238 ; gain = 405.793
