<?xml version="1.0" encoding="ISO-8859-1"?>
<?xml-stylesheet type="text/xsl" href="param_table.xsl"?>

<node id="Glib">
    <node id="board_id"	address="0x00000000"	permission="rw"	mode="single" tags="hexa"/>
    <node id="sys_id"	address="0x00000001"	permission="r"	mode="single"	/>
    <node id="firm_id"	address="0x00000002"	permission="r"	mode="single">
		    <node id ="firmware_major"	mask="0xF0000000"/>
		    <node id ="firmware_minor"	mask="0x0F000000"/>
		    <node id ="firmware_build"	mask="0x00FF0000"/>
		    <node id ="firmware_yy"		mask="0x0000fe00"/>
		    <node id ="firmware_mm"		mask="0x000001e0"/>
		    <node id ="firmware_dd"		mask="0x0000001F"/>
    </node>
    <node id="ctrl"       address="0x4"   permission="rw">
	<node id="pcie_clk_fsel"    address="0x0"   mask="0x00000001"       permission="rw"/>
	<node id="pcie_clk_mr"      address="0x0"   mask="0x00000002"       permission="rw"/>
	<node id="pcie_clk_oe"      address="0x0"   mask="0x00000004"       permission="rw"/>
	<node id="cdce_powerup"     address="0x0"   mask="0x00000010"       permission="rw"/>
	<node id="cdce_refsel"      address="0x0"   mask="0x00000020"       permission="rw"/>
	<node id="cdce_sync"        address="0x0"   mask="0x00000040"       permission="rw"/>
	<node id="cdce_ctrl_sel"    address="0x0"   mask="0x00000080"       permission="rw"/>
	<node id="tclkb_dr_en"      address="0x0"   mask="0x00000200"       permission="rw"/>
	<node id="xpoint2_s10"      address="0x0"   mask="0x00001000"       permission="rw"/>
	<node id="xpoint2_s11"      address="0x0"   mask="0x00002000"       permission="rw"/>
	<node id="xpoint1_s10"      address="0x0"   mask="0x00010000"       permission="rw"/>
	<node id="xpoint1_s11"      address="0x0"   mask="0x00020000"       permission="rw"/>
	<node id="xpoint1_s20"      address="0x0"   mask="0x00040000"       permission="rw"/>
	<node id="xpoint1_s21"      address="0x0"   mask="0x00080000"       permission="rw"/>
	<node id="xpoint1_s30"      address="0x0"   mask="0x00100000"       permission="rw"/>
	<node id="xpoint1_s31"      address="0x0"   mask="0x00200000"       permission="rw"/>
	<node id="xpoint1_s40"      address="0x0"   mask="0x00400000"       permission="rw"/>
	<node id="xpoint1_s41"      address="0x0"   mask="0x00800000"       permission="rw"/>
	<node id="gbt_phase_mon_reset"      address="0x0"   mask="0x04000000"       permission="rw"/>
	<node id="fpga_program_b_trst"      address="0x0"   mask="0x10000000"       permission="rw"/>
    </node>
    <node id="status"	address="0x00000006"	permission="r"	mode="single">
		    <node id ="glib_sfp1_mod_abs"	mask="0x00000001"/>
		    <node id ="glib_sfp1_rxlos"		mask="0x00000002"/>
		    <node id ="glib_sfp1_txfault"	mask="0x00000004"/>
		    <node id ="glib_sfp2_mod_abs"	mask="0x00000010"/>
		    <node id ="glib_sfp2_rxlos"		mask="0x00000020"/>
		    <node id ="glib_sfp2_txfault"	mask="0x00000040"/>
		    <node id ="glib_sfp3_mod_abs"	mask="0x00000100"/>
		    <node id ="glib_sfp3_rxlos"		mask="0x00000200"/>
		    <node id ="glib_sfp3_txfault"	mask="0x00000400"/>
		    <node id ="glib_sfp4_mod_abs"	mask="0x00001000"/>
		    <node id ="glib_sfp4_rxlos"		mask="0x00002000"/>
		    <node id ="glib_sfp4_txfault"	mask="0x00004000"/>
		    <node id ="gbe_int"				mask="0x00010000"/>
		    <node id ="fmc1_present"		mask="0x00020000"/>
		    <node id ="fmc2_present"		mask="0x00040000"/>
		    <node id ="fpga_reset"			mask="0x00080000"/>
		    <node id ="v6_cpld"				mask="0x03f00000"/>
		    <node id ="cdce_lock"			mask="0x10000000"/>
	</node>
	<node id="ctrl_sram" address="0x00000008"	permission="rw" mode="single">
		<node id="sram1_user_logic"			mask="0x00000001"/>
		<node id="sram1_bist_run"			mask="0x00000002"/>
		<node id="sram2_user_logic"			mask="0x00010000"/>
		<node id="sram2_bist_run"			mask="0x00020000"/>
		<node id="flash_select"				mask="0x00100000"/>
	</node>
	<!--SRAM memory space -->
	<node id="sram1" address="0x02000000" permission="rw" mode="block" size="0x00800000" description="SRAM1 bank address"/>
	<node id="sram2" address="0x04000000" permission="rw" mode="block" size="0x00800000" description="SRAM2 bank address"/>

	<!--node id="freq_ttc_fmc"			address="0x40000001"    permission="r" mode="single"/-->

    <node id="cbc_i2c_cmd_ack"  address="0x80000008"    mask="0x0000000C" permission="rw"/>
    <node id="cbc_i2c_cmd_ack_fe2"  address="0x80000008"    mask="0x00000030" permission="rw"/>

    <node id="cbc_hard_reset"	address="0x80000009"	mask="0x00000002"	permission="rw"/>
    <node id="cbc_i2c_refresh"	address="0x80000009"	mask="0x00000004"	permission="rw"/>
    <node id="cbc_test_pulse"	address="0x80000009"	mask="0x00000008"	permission="rw"/>
    <node id="cbc_fast_reset"	address="0x80000009"	mask="0x00000010"	permission="rw"/>
    <node id="cbc_i2c_cmd_rq"	address="0x80000009"	mask="0x00000060"	permission="rw"/>
    <node id="cbc_stubdata_latency_adjust_fe1"	address="0x80000009"	mask="0x00003f80"	permission="rw" />
    <node id="cbc_hard_reset_fe2"	address="0x80000009"	mask="0x00004000"	permission="rw"/>
    <node id="cbc_i2c_refresh_fe2"	address="0x80000009"	mask="0x00008000"	permission="rw"/>
    <node id="cbc_test_pulse_fe2"	address="0x80000009"	mask="0x00010000"	permission="rw"/>
    <node id="cbc_fast_reset_fe2"	address="0x80000009"	mask="0x00020000"	permission="rw"/>
    <node id="cbc_i2c_cmd_rq_fe2"	address="0x80000009"	mask="0x000c0000"	permission="rw" />
    <node id="cbc_stubdata_latency_adjust_fe2"	address="0x80000009"	mask="0x07f00000"	permission="rw"/>

    <node id="FE_expected" 	address="0x8000000A" permission="rw" mode="single" tags="hexa"/>
    <node id="CBC_expected" 	address="0x8000000B" permission="rw" mode="single" tags="hexa"/>

    <node id="break_trigger" 	address="0x8000000C" mask="0x00000001" permission="rw" />
    <node id="COMMISSIONNING_MODE_RQ"   address="0x8000000c"    mask="0x00000002"       permission="rw" tags="checkbox"/>
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_FAST_RESET"       address="0x8000000c"    mask="0x0003fffc"       permission="rw"/>
    <node id="COMMISSIONNING_MODE_CBC_TEST_PULSE_VALID"		address="0x8000000c"	mask="0x00040000"	permission="rw" tags="checkbox"/>
<!--  reg(13) -->
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_TEST_PULSE"       address="0x8000000d"    mask="0x0000ffff"       permission="rw"/>
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_L1A"      address="0x8000000d"    mask="0xffff0000"       permission="rw"/>

    <node id="user_wb_ttc_fmc_regs"	address="0x80000180" mode="block" size="32" description="ParameterSet">
    	<node id ="user_board_id" 		address="0x0" 	permission="r" mode="single"/>
    	<node id ="user_sys_id" 		address="0x1" 	permission="r" mode="single"/>
    	<node id ="user_version" 		address="0x2" 	permission="r" mode="single"/>
    	<node id ="ttc_fmc_reg_ctrl"	address="0x4" permission="rw" mode="single">
		    <node id ="ttc_fmc_s10"		mask="0x00010000"/>
		    <node id ="ttc_fmc_s11"		mask="0x00020000"/>
		    <node id ="ttc_fmc_s20"		mask="0x00040000"/>
		    <node id ="ttc_fmc_s21"		mask="0x00080000"/>
		    <node id ="ttc_fmc_s30"		mask="0x00100000"/>
		    <node id ="ttc_fmc_s31"		mask="0x00200000"/>
		    <node id ="ttc_fmc_s40"		mask="0x00400000"/>
		    <node id ="ttc_fmc_s41"		mask="0x00800000"/>
	</node>
		<!--node id ="ttc_mfc_reg_status"	address="0x6"	permission="rw" mode="single">
		    <node id ="ttc_fmc_cdr_lol"		mask="0x20000000"/>
		    <node id ="ttc_fmc_cdr_los"		mask="0x40000000"/>
		    <node id ="ttc_fmc_cdr_locked" 	mask="0x80000000"/>
		</node-->
		<node id ="i2c_settings"	address="0xD"	permission="rw"	mode="single"/>
		<node id ="i2c_command"		address="0xE"	permission="rw"	mode="single"/>
		<node id ="i2c_reply"		address="0xF"	permission="rw"	mode="single"/>
		<node id ="pc_commands"		address="0x10"	permission="rw" mode="single">
		  <node id ="PC_config_ok"		mask="0x00000001"/>
		  <node id ="SRAM1_end_readout"	mask="0x00000002"/>
		  <node id ="INT_TRIGGER_FREQ"	mask="0x0000003C" description="0: 1Hz,1: 2Hz,2: 4Hz,3: 8Hz,4: 16Hz,5: 32Hz,6: 64Hz,7: 128Hz,8: 256Hz,9: 512Hz,10: 1024Hz,11: 2048Hz,12: 4096Hz,13: 8192Hz,14: 16384Hz,15: 32768Hz" tags="select" />
		  <node id ="SRAM2_end_readout"	mask="0x00000040"/>
		  <node id ="CBC_DATA_PACKET_NUMBER"		mask="0x0FFFFF80" description="Data size in packets - 1 (0 means one packet)"/>
		  <node id ="TRIGGER_SEL"			mask="0x10000000" tags="checkbox"/>
		  <node id ="ACQ_MODE"			mask="0x20000000" tags="checkbox" description="if false: L1A controlled, number of packets must be 1"/>
		  <node id ="CBC_DATA_GENE"		mask="0x40000000" tags="checkbox" description="if false, data is generated internally (delayed from trigger)"/>
		  <node id ="SPURIOUS_FRAME"		mask="0x80000000"/>
		</node>
		<node id ="flags"			address="0x11"	permission="r" mode="single">
			<node id ="SRAM1_full"		mask="0x00000001"/>
			<node id ="FSM1_flag"		mask="0x000001FE"/>
			<node id ="SRAM2_full"		mask="0x00000200"/>
			<node id ="FSM2_flag"		mask="0x0003FC00"/>
		</node>
		<node id="status_flags"		address="0x12"	permission="r" mode="single">
			<node id = "sTTS_code"		mask="0x0000000F"/>
			<node id = "fifo1_full"		mask="0x00000010"/>
			<node id = "fifo2_full"		mask="0x00000020"/>
			<node id = "cdr_clk_locked"	mask="0x00000040"/>
			<node id = "cdr_lol"		mask="0x00000080"/>
			<node id = "cdr_los"		mask="0x00000100"/>
			<node id = "FSM_sTTS_ctrl"	mask="0x00001E00"/>
			<node id = "spurious_frame"	mask="0x00002000"/>
			<node id = "CMD_START_VALID"	mask="0x00004000"/>
		</node>
		<node id ="pc_commands2"		address="0x13" 	permission="rw" mode="single">
			<node id="clock_shift"		mask="0x00000001" tags="checkbox" description="Clock signal shifted by 180 degrees"/>
			<node id="negative_logic_sTTS"	mask="0x00000002" tags="checkbox" description="0=Positive logic, 1=Negative logic for sTTS lines polarity"/>
			<node id="negative_logic_CBC"	mask="0x00000004" tags="checkbox" description="0=Positive logic, 1=Negative logic for CBC data line polarity"/>
			<node id="force_BG0_start"      mask="0x00000008"/>
			<node id="polarity_tlu"      mask="0x00000080" tags="checkbox" description="0=Positive polarity"/>
		</node>
		<node id ="SRAM1"	address="0x14"	permission="r" mode="single">
			<node id ="COUNTER"	mask="0x00ffffff"/>
		</node>
		<node id ="SRAM2"	address="0x15"	permission="r" mode="single">
			<node id ="COUNTER"	mask="0x00ffffff"/>
		</node>
		<node id ="FIFO1"	address="0x16"	permission="r" mode="single">
			<node id ="COUNTER"	mask="0x00ffffff"/>
		</node>
		<node id ="FIFO2"	address="0x17"	permission="r" mode="single">
			<node id ="COUNTER"	mask="0x00ffffff"/>
		</node>
		<node id ="cbc_reg_i2c_settings"	address="0x18"	permission="rw"	mode="single"/>
		<node id ="cbc_reg_i2c_command"	address="0x19"	permission="rw"	mode="single"/>
		<node id ="cbc_reg_i2c_reply"	address="0x1A"	permission="r"	mode="single"/>
		<node id ="cbc_acquisition"	address="0x1B"	permission="rw" mode="single">
			<node id="CBC_RESET_SEL"	mask="0x00000003"/>
			<node id="CBC_TRIGGER_MODE"	mask="0x0000000C"/>
			<node id="CBC_TRIGGER_ONE_SHOT"	mask="0x00000010"/>
			<node id="CBC_TRIGGER_FREQ_SEL"	mask="0x000001E0"/>
		</node>
    </node>
</node>
