// Seed: 1130375419
module module_0 (
    output logic id_0,
    input  wor   id_1,
    input  tri0  id_2
);
  assign id_0 = id_1;
  initial id_0 <= -1'b0;
  struct packed {logic id_4;} id_5 = !id_2;
  assign id_0 = -1'b0;
  logic id_6;
  localparam id_7 = -1 - 1, id_8 = 1;
  wire  id_9;
  logic id_10;
  if (-1 * 1) assign id_10 = id_10;
  uwire id_11 = 1'h0;
endmodule
module module_1 #(
    parameter id_0  = 32'd6,
    parameter id_32 = 32'd97
) (
    input supply1 _id_0,
    output supply0 id_1,
    output logic id_2,
    output wor id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    output wand id_10,
    output supply1 id_11,
    input wand id_12,
    output tri id_13,
    input wire id_14,
    input supply0 id_15,
    output wand id_16,
    output wand id_17,
    input wor id_18,
    input tri0 id_19,
    input uwire id_20,
    output wor id_21,
    input uwire id_22,
    input wor id_23,
    input supply1 id_24,
    input wor id_25,
    input wor id_26,
    input wire id_27,
    output tri id_28,
    output wor id_29,
    input wor id_30,
    input tri1 id_31,
    input tri1 _id_32
);
  wire [id_0 : id_32] id_34;
  module_0 modCall_1 (
      id_2,
      id_24,
      id_23
  );
  assign modCall_1.id_2 = 0;
  always begin : LABEL_0
    id_2 <= 1;
  end
endmodule
