// Seed: 1695384433
module module_0 ();
  reg id_1;
  final begin : LABEL_0
    assign id_1 = 1 & 1'b0;
    if (id_1) id_1 <= id_1;
    else begin : LABEL_0
      fork : SymbolIdentifier
        id_1 <= "" ? (id_1) : 1 && id_1;
      join
      id_1 <= 1 && (1'b0) && id_1 && id_1 > 1;
    end
  end
  wire id_2;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input wand  id_3
);
  final $display;
  always id_5 = #1 1;
  genvar id_6;
  wire id_7;
  assign id_6 = id_1 * id_5;
  module_0 modCall_1 ();
  assign id_5 = id_0;
  assign id_6 = 1;
  wire id_8 = 1'b0;
  wire id_9;
  wire id_10;
endmodule
