Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 17 22:41:36 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg_reg[0]/CK (DFFR_X2)                        0.0000     0.0000 r
  weight_reg_reg[0]/QN (DFFR_X2)                        0.5254     0.5254 r
  U654/Z (CLKBUF_X3)                                    0.2618     0.7871 r
  U1601/ZN (XNOR2_X2)                                   0.3408     1.1280 r
  U1140/ZN (XNOR2_X2)                                   0.3250     1.4530 r
  U1000/ZN (XNOR2_X2)                                   0.3397     1.7927 r
  U1623/ZN (NAND2_X2)                                   0.0841     1.8768 f
  U629/ZN (AND3_X1)                                     0.2077     2.0845 f
  U1616/ZN (NAND2_X2)                                   0.1215     2.2060 r
  U1644/ZN (NAND2_X2)                                   0.0607     2.2667 f
  U1643/ZN (NAND3_X2)                                   0.0994     2.3661 r
  U1638/ZN (NAND3_X2)                                   0.0768     2.4429 f
  dut_sram_write_data_reg[5]/D (DFF_X2)                 0.0000     2.4429 f
  data arrival time                                                2.4429

  clock clk (rise edge)                                 2.8000     2.8000
  clock network delay (ideal)                           0.0000     2.8000
  clock uncertainty                                    -0.0500     2.7500
  dut_sram_write_data_reg[5]/CK (DFF_X2)                0.0000     2.7500 r
  library setup time                                   -0.3066     2.4434
  data required time                                               2.4434
  --------------------------------------------------------------------------
  data required time                                               2.4434
  data arrival time                                               -2.4429
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0005


1
