

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Oct 14 22:24:43 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TRISC	set	3988
    49  0000                     _TRISA	set	3986
    50  0000                     _RC0	set	31760
    51  0000                     _TRISC0	set	31904
    52  0000                     _IRCF0	set	32412
    53  0000                     _IRCF1	set	32413
    54  0000                     _IRCF2	set	32414
    55  0000                     _SCS0	set	32408
    56  0000                     _SCS1	set	32409
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007FAE                     __pcinit:
    62                           	callstack 0
    63  007FAE                     start_initialization:
    64                           	callstack 0
    65  007FAE                     __initialization:
    66                           	callstack 0
    67  007FAE                     end_of_initialization:
    68                           	callstack 0
    69  007FAE                     __end_of__initialization:
    70                           	callstack 0
    71  007FAE  0100               	movlb	0
    72  007FB0  EFDA  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80  000001                     	ds	2
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 12 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          2       0       0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114  007FB4                     __ptext0:
   115                           	callstack 0
   116  007FB4                     _main:
   117                           	callstack 31
   118  007FB4                     
   119                           ;main.c: 15:     SCS1 = 1;
   120  007FB4  82D3               	bsf	4051,1,c	;volatile
   121                           
   122                           ;main.c: 16:     SCS0 = 1;
   123  007FB6  80D3               	bsf	4051,0,c	;volatile
   124                           
   125                           ;main.c: 18:     IRCF2 = 1;
   126  007FB8  8CD3               	bsf	4051,6,c	;volatile
   127                           
   128                           ;main.c: 19:     IRCF1 = 1;
   129  007FBA  8AD3               	bsf	4051,5,c	;volatile
   130                           
   131                           ;main.c: 20:     IRCF0 = 1;
   132  007FBC  88D3               	bsf	4051,4,c	;volatile
   133  007FBE                     
   134                           ;main.c: 23:     TRISA = 0x00;
   135  007FBE  0E00               	movlw	0
   136  007FC0  6E92               	movwf	146,c	;volatile
   137                           
   138                           ;main.c: 25:     TRISC = 0x00;
   139  007FC2  0E00               	movlw	0
   140  007FC4  6E94               	movwf	148,c	;volatile
   141  007FC6                     
   142                           ;main.c: 26:     TRISC0 = 0;
   143  007FC6  9094               	bcf	3988,0,c	;volatile
   144  007FC8                     l710:
   145                           
   146                           ;main.c: 30:         RC0 = 1;
   147  007FC8  8082               	bsf	3970,0,c	;volatile
   148  007FCA                     
   149                           ;main.c: 31:         _delay((unsigned long)((200)*(48000000/4000.0)));
   150  007FCA  0E0D               	movlw	13
   151  007FCC  6E02               	movwf	(??_main+1)^0,c
   152  007FCE  0E2D               	movlw	45
   153  007FD0  6E01               	movwf	??_main^0,c
   154  007FD2  0ED8               	movlw	216
   155  007FD4                     u17:
   156  007FD4  2EE8               	decfsz	wreg,f,c
   157  007FD6  D7FE               	bra	u17
   158  007FD8  2E01               	decfsz	??_main^0,f,c
   159  007FDA  D7FC               	bra	u17
   160  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   161  007FDE  D7FA               	bra	u17
   162  007FE0                     
   163                           ;main.c: 32:         RC0 = 0;
   164  007FE0  9082               	bcf	3970,0,c	;volatile
   165  007FE2                     
   166                           ;main.c: 33:         _delay((unsigned long)((200)*(48000000/4000.0)));
   167  007FE2  0E0D               	movlw	13
   168  007FE4  6E02               	movwf	(??_main+1)^0,c
   169  007FE6  0E2D               	movlw	45
   170  007FE8  6E01               	movwf	??_main^0,c
   171  007FEA  0ED8               	movlw	216
   172  007FEC                     u27:
   173  007FEC  2EE8               	decfsz	wreg,f,c
   174  007FEE  D7FE               	bra	u27
   175  007FF0  2E01               	decfsz	??_main^0,f,c
   176  007FF2  D7FC               	bra	u27
   177  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   178  007FF6  D7FA               	bra	u27
   179  007FF8  EFE4  F03F         	goto	l710
   180  007FFC  EF00  F000         	goto	start
   181  008000                     __end_of_main:
   182                           	callstack 0
   183  0000                     
   184                           	psect	rparam
   185  0000                     
   186                           	psect	idloc
   187                           
   188                           ;Config register IDLOC0 @ 0x200000
   189                           ;	unspecified, using default values
   190  200000                     	org	2097152
   191  200000  FF                 	db	255
   192                           
   193                           ;Config register IDLOC1 @ 0x200001
   194                           ;	unspecified, using default values
   195  200001                     	org	2097153
   196  200001  FF                 	db	255
   197                           
   198                           ;Config register IDLOC2 @ 0x200002
   199                           ;	unspecified, using default values
   200  200002                     	org	2097154
   201  200002  FF                 	db	255
   202                           
   203                           ;Config register IDLOC3 @ 0x200003
   204                           ;	unspecified, using default values
   205  200003                     	org	2097155
   206  200003  FF                 	db	255
   207                           
   208                           ;Config register IDLOC4 @ 0x200004
   209                           ;	unspecified, using default values
   210  200004                     	org	2097156
   211  200004  FF                 	db	255
   212                           
   213                           ;Config register IDLOC5 @ 0x200005
   214                           ;	unspecified, using default values
   215  200005                     	org	2097157
   216  200005  FF                 	db	255
   217                           
   218                           ;Config register IDLOC6 @ 0x200006
   219                           ;	unspecified, using default values
   220  200006                     	org	2097158
   221  200006  FF                 	db	255
   222                           
   223                           ;Config register IDLOC7 @ 0x200007
   224                           ;	unspecified, using default values
   225  200007                     	org	2097159
   226  200007  FF                 	db	255
   227                           
   228                           	psect	config
   229                           
   230                           ;Config register CONFIG1L @ 0x300000
   231                           ;	PLL Prescaler Selection bits
   232                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   233                           ;	System Clock Postscaler Selection bits
   234                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   235                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   236                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   237  300000                     	org	3145728
   238  300000  00                 	db	0
   239                           
   240                           ;Config register CONFIG1H @ 0x300001
   241                           ;	Oscillator Selection bits
   242                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   243                           ;	Fail-Safe Clock Monitor Enable bit
   244                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   245                           ;	Internal/External Oscillator Switchover bit
   246                           ;	IESO = OFF, Oscillator Switchover mode disabled
   247  300001                     	org	3145729
   248  300001  08                 	db	8
   249                           
   250                           ;Config register CONFIG2L @ 0x300002
   251                           ;	Power-up Timer Enable bit
   252                           ;	PWRT = OFF, PWRT disabled
   253                           ;	Brown-out Reset Enable bits
   254                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   255                           ;	Brown-out Reset Voltage bits
   256                           ;	BORV = 3, Minimum setting 2.05V
   257                           ;	USB Voltage Regulator Enable bit
   258                           ;	VREGEN = OFF, USB voltage regulator disabled
   259  300002                     	org	3145730
   260  300002  19                 	db	25
   261                           
   262                           ;Config register CONFIG2H @ 0x300003
   263                           ;	Watchdog Timer Enable bit
   264                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   265                           ;	Watchdog Timer Postscale Select bits
   266                           ;	WDTPS = 32768, 1:32768
   267  300003                     	org	3145731
   268  300003  1E                 	db	30
   269                           
   270                           ; Padding undefined space
   271  300004                     	org	3145732
   272  300004  FF                 	db	255
   273                           
   274                           ;Config register CONFIG3H @ 0x300005
   275                           ;	CCP2 MUX bit
   276                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   277                           ;	PORTB A/D Enable bit
   278                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   279                           ;	Low-Power Timer 1 Oscillator Enable bit
   280                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   281                           ;	MCLR Pin Enable bit
   282                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   283  300005                     	org	3145733
   284  300005  01                 	db	1
   285                           
   286                           ;Config register CONFIG4L @ 0x300006
   287                           ;	Stack Full/Underflow Reset Enable bit
   288                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   289                           ;	Single-Supply ICSP Enable bit
   290                           ;	LVP = OFF, Single-Supply ICSP disabled
   291                           ;	Extended Instruction Set Enable bit
   292                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   293                           ;	Background Debugger Enable bit
   294                           ;	DEBUG = 0x1, unprogrammed default
   295  300006                     	org	3145734
   296  300006  80                 	db	128
   297                           
   298                           ; Padding undefined space
   299  300007                     	org	3145735
   300  300007  FF                 	db	255
   301                           
   302                           ;Config register CONFIG5L @ 0x300008
   303                           ;	Code Protection bit
   304                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   305                           ;	Code Protection bit
   306                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   307                           ;	Code Protection bit
   308                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   309                           ;	Code Protection bit
   310                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   311  300008                     	org	3145736
   312  300008  0F                 	db	15
   313                           
   314                           ;Config register CONFIG5H @ 0x300009
   315                           ;	Boot Block Code Protection bit
   316                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   317                           ;	Data EEPROM Code Protection bit
   318                           ;	CPD = OFF, Data EEPROM is not code-protected
   319  300009                     	org	3145737
   320  300009  C0                 	db	192
   321                           
   322                           ;Config register CONFIG6L @ 0x30000A
   323                           ;	Write Protection bit
   324                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   325                           ;	Write Protection bit
   326                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   327                           ;	Write Protection bit
   328                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   329                           ;	Write Protection bit
   330                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   331  30000A                     	org	3145738
   332  30000A  0F                 	db	15
   333                           
   334                           ;Config register CONFIG6H @ 0x30000B
   335                           ;	Configuration Register Write Protection bit
   336                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   337                           ;	Boot Block Write Protection bit
   338                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   339                           ;	Data EEPROM Write Protection bit
   340                           ;	WRTD = OFF, Data EEPROM is not write-protected
   341  30000B                     	org	3145739
   342  30000B  E0                 	db	224
   343                           
   344                           ;Config register CONFIG7L @ 0x30000C
   345                           ;	Table Read Protection bit
   346                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   347                           ;	Table Read Protection bit
   348                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   349                           ;	Table Read Protection bit
   350                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   351                           ;	Table Read Protection bit
   352                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353  30000C                     	org	3145740
   354  30000C  0F                 	db	15
   355                           
   356                           ;Config register CONFIG7H @ 0x30000D
   357                           ;	Boot Block Table Read Protection bit
   358                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   359  30000D                     	org	3145741
   360  30000D  40                 	db	64
   361                           tosu	equ	0xFFF
   362                           tosh	equ	0xFFE
   363                           tosl	equ	0xFFD
   364                           stkptr	equ	0xFFC
   365                           pclatu	equ	0xFFB
   366                           pclath	equ	0xFFA
   367                           pcl	equ	0xFF9
   368                           tblptru	equ	0xFF8
   369                           tblptrh	equ	0xFF7
   370                           tblptrl	equ	0xFF6
   371                           tablat	equ	0xFF5
   372                           prodh	equ	0xFF4
   373                           prodl	equ	0xFF3
   374                           indf0	equ	0xFEF
   375                           postinc0	equ	0xFEE
   376                           postdec0	equ	0xFED
   377                           preinc0	equ	0xFEC
   378                           plusw0	equ	0xFEB
   379                           fsr0h	equ	0xFEA
   380                           fsr0l	equ	0xFE9
   381                           wreg	equ	0xFE8
   382                           indf1	equ	0xFE7
   383                           postinc1	equ	0xFE6
   384                           postdec1	equ	0xFE5
   385                           preinc1	equ	0xFE4
   386                           plusw1	equ	0xFE3
   387                           fsr1h	equ	0xFE2
   388                           fsr1l	equ	0xFE1
   389                           bsr	equ	0xFE0
   390                           indf2	equ	0xFDF
   391                           postinc2	equ	0xFDE
   392                           postdec2	equ	0xFDD
   393                           preinc2	equ	0xFDC
   394                           plusw2	equ	0xFDB
   395                           fsr2h	equ	0xFDA
   396                           fsr2l	equ	0xFD9
   397                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Oct 14 22:24:43 2022

                     u17 7FD4                       u27 7FEC                      l710 7FC8  
                    l712 7FCA                      l704 7FB4                      l714 7FE0  
                    l706 7FBE                      l716 7FE2                      l708 7FC6  
                    _RC0 007C10                      wreg 000FE8                     _SCS0 007E98  
                   _SCS1 007E99                     _main 7FB4                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _IRCF0 007E9C  
                  _IRCF1 007E9D                    _IRCF2 007E9E                    _TRISA 000F92  
                  _TRISC 000F94          __initialization 7FAE             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _TRISC0 007CA0  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAE  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAE                  __ramtop 0800  
                __ptext0 7FB4     end_of_initialization 7FAE      start_initialization 7FAE  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 004C  
               isa$xinst 000000  
