WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2725378 heartbeat IPC: 3.66922 cumulative IPC: 3.66922 (Simulation time: 0 hr 2 min 10 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2725379 cumulative IPC: 3.66922 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2725379 (Simulation time: 0 hr 2 min 10 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46463288 heartbeat IPC: 0.228635 cumulative IPC: 0.228635 (Simulation time: 0 hr 18 min 57 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 89070804 heartbeat IPC: 0.234701 cumulative IPC: 0.231628 (Simulation time: 0 hr 24 min 56 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130042069 heartbeat IPC: 0.244074 cumulative IPC: 0.235633 (Simulation time: 0 hr 28 min 48 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 169048010 heartbeat IPC: 0.256372 cumulative IPC: 0.240497 (Simulation time: 0 hr 32 min 21 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 206705701 heartbeat IPC: 0.265551 cumulative IPC: 0.245122 (Simulation time: 0 hr 35 min 23 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 203980323 cumulative IPC: 0.245122 (Simulation time: 0 hr 35 min 23 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 203980323 (Simulation time: 0 hr 35 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.245122 instructions: 50000001 cycles: 203980323
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 293.989
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3728631  HIT:    1696855  MISS:    2031776
LLC LOAD         ACCESS:     507923  HIT:          2  MISS:     507921
LLC RFO          ACCESS:    1610072  HIT:      86376  MISS:    1523696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1610475  HIT:    1610475  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          2  MISS:        159
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1280.73 cycles
cpu0_DTLB TOTAL       ACCESS:   12359592  HIT:   12136638  MISS:     222954
cpu0_DTLB LOAD         ACCESS:   12359592  HIT:   12136638  MISS:     222954
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 156.125 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  121877103  HIT:    8139791  MISS:  113737312
cpu0_L1D LOAD         ACCESS:   21762668  HIT:    2390606  MISS:   19372062
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   99251890  HIT:    5749171  MISS:   93502719
cpu0_L1D TRANSLATION  ACCESS:     862545  HIT:         14  MISS:     862531
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.6063 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268294  HIT:    4150034  MISS:    2118260
cpu0_L2C LOAD         ACCESS:     507940  HIT:         14  MISS:     507926
cpu0_L2C RFO          ACCESS:    2864281  HIT:    1254209  MISS:    1610072
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864302  HIT:    2864201  MISS:        101
cpu0_L2C TRANSLATION  ACCESS:      31771  HIT:      31610  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1249.4 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1080.47 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      94292
  ROW_BUFFER_MISS:    1937476
 AVG DBUS CONGESTED CYCLE:    3.99772
 WQ ROW_BUFFER_HIT:      71491
  ROW_BUFFER_MISS:    1459032  FULL:          0

