Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/st0_reg/TChk160_276 at time 502655 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly)  $removal violation detected. Time: 502655 ps, Ref Event Time Stamp: 502655 ps, Data Event Time Stamp: 502466 ps, Limit: 404 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 236486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 236486697 ps, Data Event Time Stamp: 224487052 ps, Ref Event Time Stamp: 236486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 236486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 236486697 ps, Ref Event Time Stamp: 236486466 ps, Data Event Time Stamp: 236486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 240486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 240486697 ps, Data Event Time Stamp: 224487127 ps, Ref Event Time Stamp: 240486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 240486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 240486697 ps, Ref Event Time Stamp: 240486466 ps, Data Event Time Stamp: 240486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 476486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 476486697 ps, Data Event Time Stamp: 464487052 ps, Ref Event Time Stamp: 476486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 476486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 476486697 ps, Ref Event Time Stamp: 476486466 ps, Data Event Time Stamp: 476486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 480486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 480486697 ps, Data Event Time Stamp: 464487127 ps, Ref Event Time Stamp: 480486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 480486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 480486697 ps, Ref Event Time Stamp: 480486466 ps, Data Event Time Stamp: 480486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 716486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 716486697 ps, Data Event Time Stamp: 704487052 ps, Ref Event Time Stamp: 716486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 716486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 716486697 ps, Ref Event Time Stamp: 716486466 ps, Data Event Time Stamp: 716486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 720486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 720486697 ps, Data Event Time Stamp: 704487127 ps, Ref Event Time Stamp: 720486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 720486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 720486697 ps, Ref Event Time Stamp: 720486466 ps, Data Event Time Stamp: 720486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 956486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 956486697 ps, Data Event Time Stamp: 944487052 ps, Ref Event Time Stamp: 956486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 956486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 956486697 ps, Ref Event Time Stamp: 956486466 ps, Data Event Time Stamp: 956486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 960486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 960486697 ps, Data Event Time Stamp: 944487127 ps, Ref Event Time Stamp: 960486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 960486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 960486697 ps, Ref Event Time Stamp: 960486466 ps, Data Event Time Stamp: 960486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1196486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1196486697 ps, Data Event Time Stamp: 1184487052 ps, Ref Event Time Stamp: 1196486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1196486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1196486697 ps, Ref Event Time Stamp: 1196486466 ps, Data Event Time Stamp: 1196486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 1200486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1200486697 ps, Data Event Time Stamp: 1184487127 ps, Ref Event Time Stamp: 1200486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 1200486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1200486697 ps, Ref Event Time Stamp: 1200486466 ps, Data Event Time Stamp: 1200486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1436486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1436486697 ps, Data Event Time Stamp: 1424487052 ps, Ref Event Time Stamp: 1436486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1436486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1436486697 ps, Ref Event Time Stamp: 1436486466 ps, Data Event Time Stamp: 1436486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 1440486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1440486697 ps, Data Event Time Stamp: 1424487127 ps, Ref Event Time Stamp: 1440486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 1440486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1440486697 ps, Ref Event Time Stamp: 1440486466 ps, Data Event Time Stamp: 1440486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1676486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1676486697 ps, Data Event Time Stamp: 1664487052 ps, Ref Event Time Stamp: 1676486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk170_286 at time 1676486697 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1676486697 ps, Ref Event Time Stamp: 1676486466 ps, Data Event Time Stamp: 1676486697 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /hex_cnt_disp_tb/hex_cnt_disp_0/hex_cnt_test_0/cnt_1m_en_reg/TChk168_284 at time 1680486697 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1680486697 ps, Data Event Time Stamp: 1664487127 ps, Ref Event Time Stamp: 1680486466 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 168: Timing violation 