Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 23:35:36 2024
| Host         : DESKTOP-7KK7962 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    345         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (345)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1207)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (345)
--------------------------
 There are 345 register/latch pins with no clock driven by root clock pin: InstrExec_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1207)
---------------------------------------------------
 There are 1207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.335       -0.511                      2                  153        0.122        0.000                      0                  153        4.500        0.000                       0                   170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.335       -0.511                      2                  153        0.122        0.000                      0                  153        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.335ns,  Total Violation       -0.511ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 4.310ns (41.884%)  route 5.980ns (58.116%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.884    15.014    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X26Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.138 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.314    15.452    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X29Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.576 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]_INST_0/O
                         net (fo=1, routed)           0.000    15.576    main_i/Pipelining_Execution_0/U0/Operand2[6]
    SLICE_X29Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.606    14.977    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X29Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]/C
                         clock pessimism              0.268    15.246    
                         clock uncertainty           -0.035    15.210    
    SLICE_X29Y110        FDCE (Setup_fdce_C_D)        0.031    15.241    main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 4.310ns (42.475%)  route 5.837ns (57.525%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.884    15.014    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X26Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.138 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.171    15.309    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[5]
    SLICE_X26Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.433 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6]_INST_0/O
                         net (fo=1, routed)           0.000    15.433    main_i/Pipelining_Execution_0/U0/Operand1[6]
    SLICE_X26Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607    14.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]/C
                         clock pessimism              0.282    15.261    
                         clock uncertainty           -0.035    15.225    
    SLICE_X26Y110        FDCE (Setup_fdce_C_D)        0.031    15.256    main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.901ns  (logic 4.310ns (43.531%)  route 5.591ns (56.469%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.495    14.625    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X24Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.749 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.314    15.063    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X23Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.187 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0/O
                         net (fo=1, routed)           0.000    15.187    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X23Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X23Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X23Y110        FDCE (Setup_fdce_C_D)        0.032    15.244    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 4.310ns (43.547%)  route 5.587ns (56.453%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.492    14.622    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X24Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.746 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.313    15.059    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X23Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.183 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0/O
                         net (fo=1, routed)           0.000    15.183    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X23Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.608    14.979    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X23Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                         clock pessimism              0.268    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X23Y110        FDCE (Setup_fdce_C_D)        0.029    15.241    main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 4.310ns (43.580%)  route 5.580ns (56.420%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.495    14.625    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X24Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.749 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.303    15.052    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[3]
    SLICE_X25Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.176 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0/O
                         net (fo=1, routed)           0.000    15.176    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X25Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607    14.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.282    15.261    
                         clock uncertainty           -0.035    15.225    
    SLICE_X25Y110        FDCE (Setup_fdce_C_D)        0.031    15.256    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 4.186ns (42.488%)  route 5.666ns (57.512%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.884    15.014    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X26Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.138 r  main_i/ALU_0/U0/NOT_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.000    15.138    main_i/Pipelining_WriteBack_0/U0/Flags[5]
    SLICE_X26Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607    14.978    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X26Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[6]/C
                         clock pessimism              0.282    15.261    
                         clock uncertainty           -0.035    15.225    
    SLICE_X26Y110        FDCE (Setup_fdce_C_D)        0.031    15.256    main_i/Pipelining_WriteBack_0/U0/flags_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 4.310ns (44.171%)  route 5.447ns (55.829%))
  Logic Levels:           17  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.549    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.663    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 f  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[1]
                         net (fo=1, routed)           0.295    12.292    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_6
    SLICE_X23Y112        LUT2 (Prop_lut2_I1_O)        0.303    12.595 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.435    13.030    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_8_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I1_O)        0.124    13.154 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.151    13.306    main_i/ALU_0/U0/ALU_OUT[14]_INST_0_i_4_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I3_O)        0.124    13.430 f  main_i/ALU_0/U0/ALU_OUT[14]_INST_0/O
                         net (fo=2, routed)           0.576    14.006    main_i/ALU_0/U0/ALU_OUT[14]
    SLICE_X22Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.130 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_comp/O
                         net (fo=3, routed)           0.492    14.622    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_5_n_0
    SLICE_X24Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.746 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.173    14.919    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
    SLICE_X24Y110        LUT5 (Prop_lut5_I1_O)        0.124    15.043 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000    15.043    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X24Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607    14.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.282    15.261    
                         clock uncertainty           -0.035    15.225    
    SLICE_X24Y110        FDCE (Setup_fdce_C_D)        0.032    15.257    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 3.940ns (40.531%)  route 5.781ns (59.469%))
  Logic Levels:           14  (CARRY4=4 LUT1=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.748 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[3]
                         net (fo=1, routed)           0.461    12.208    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_4
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.306    12.514 f  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.171    12.685    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_5_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I1_O)        0.124    12.809 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.579    13.388    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_2_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I2_O)        0.124    13.512 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0/O
                         net (fo=1, routed)           0.629    14.141    main_i/CU_WriteSelector_0/U0/ALU_Out[8]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.124    14.265 r  main_i/CU_WriteSelector_0/U0/Write_Data[8]_INST_0/O
                         net (fo=3, routed)           0.618    14.883    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[8]
    SLICE_X20Y108        LUT4 (Prop_lut4_I3_O)        0.124    15.007 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8]_INST_0/O
                         net (fo=1, routed)           0.000    15.007    main_i/Pipelining_Execution_0/U0/Operand2[8]
    SLICE_X20Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.609    14.980    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X20Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]/C
                         clock pessimism              0.268    15.249    
                         clock uncertainty           -0.035    15.213    
    SLICE_X20Y108        FDCE (Setup_fdce_C_D)        0.029    15.242    main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -15.007    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 3.918ns (41.185%)  route 5.595ns (58.815%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.735     5.287    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X23Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDCE (Prop_fdce_C_Q)         0.456     5.743 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=52, routed)          0.770     6.513    main_i/ALU_0/U0/D2[1]
    SLICE_X22Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.637 r  main_i/ALU_0/U0/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.637    main_i/ALU_0/U0/i__carry_i_5__0_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.503 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.324    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.627 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.062    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.186 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.560    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.684 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.207    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.331 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.748    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.404 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.404    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.518 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.518    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.632 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.632    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__1_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.871 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2/O[2]
                         net (fo=1, routed)           0.593    12.465    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__2_n_5
    SLICE_X23Y114        LUT6 (Prop_lut6_I3_O)        0.302    12.767 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.151    12.918    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X23Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.042 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0/O
                         net (fo=8, routed)           0.358    13.400    main_i/CU_WriteSelector_0/U0/ALU_Out[15]
    SLICE_X25Y113        LUT6 (Prop_lut6_I1_O)        0.124    13.524 r  main_i/CU_WriteSelector_0/U0/Write_Data[15]_INST_0/O
                         net (fo=3, routed)           0.463    13.987    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[15]
    SLICE_X25Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.111 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[15]_INST_0/O
                         net (fo=1, routed)           0.689    14.800    main_i/Pipelining_Execution_0/U0/Operand2[15]
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607    14.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/C
                         clock pessimism              0.268    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X24Y109        FDCE (Setup_fdce_C_D)       -0.062    15.149    main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 3.940ns (41.259%)  route 5.609ns (58.741%))
  Logic Levels:           14  (CARRY4=4 LUT1=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.734     5.286    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDCE (Prop_fdce_C_Q)         0.456     5.742 f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/Q
                         net (fo=1, routed)           0.409     6.151    main_i/ALU_0/U0/Operand2_out[0]_repN_alias
    SLICE_X25Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  main_i/ALU_0/U0/i__carry_i_1/O
                         net (fo=1, routed)           0.344     6.619    main_i/ALU_0/U0/i__carry_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.199 r  main_i/ALU_0/U0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.199    main_i/ALU_0/U0/_inferred__0/i__carry_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.533 r  main_i/ALU_0/U0/_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.821     8.355    main_i/ALU_0/U0/SHIFT_LEFT2[6]
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.303     8.658 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16/O
                         net (fo=6, routed)           0.434     9.092    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_16_n_0
    SLICE_X24Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.216 r  main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8/O
                         net (fo=17, routed)          0.374     9.590    main_i/ALU_0/U0/ALU_OUT[13]_INST_0_i_8_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.714 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11/O
                         net (fo=15, routed)          0.523    10.237    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_11_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9/O
                         net (fo=1, routed)           0.417    10.779    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_i_9_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.435 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.435    main_i/ALU_0/U0/SHIFT_RIGHT3_carry_n_0
    SLICE_X20Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.748 r  main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0/O[3]
                         net (fo=1, routed)           0.461    12.208    main_i/ALU_0/U0/SHIFT_RIGHT3_carry__0_n_4
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.306    12.514 f  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_5/O
                         net (fo=2, routed)           0.171    12.685    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_5_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I1_O)        0.124    12.809 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.579    13.388    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_2_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I2_O)        0.124    13.512 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0/O
                         net (fo=1, routed)           0.629    14.141    main_i/CU_WriteSelector_0/U0/ALU_Out[8]
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.124    14.265 r  main_i/CU_WriteSelector_0/U0/Write_Data[8]_INST_0/O
                         net (fo=3, routed)           0.446    14.711    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[8]
    SLICE_X27Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.835 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8]_INST_0/O
                         net (fo=1, routed)           0.000    14.835    main_i/Pipelining_Execution_0/U0/Operand1[8]
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000    10.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.605    14.976    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/C
                         clock pessimism              0.282    15.259    
                         clock uncertainty           -0.035    15.223    
    SLICE_X27Y112        FDCE (Setup_fdce_C_D)        0.031    15.254    main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.638     1.552    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X29Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDCE (Prop_fdce_C_Q)         0.141     1.693 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[1]/Q
                         net (fo=1, routed)           0.056     1.749    main_i/Pipelining_WriteBack_0/U0/WriteAddress[1]
    SLICE_X29Y112        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.911     2.069    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y112        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C
                         clock pessimism             -0.518     1.552    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.075     1.627    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.637     1.551    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X29Y113        FDCE                                         r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.141     1.692 r  main_i/Pipelining_Execution_0/U0/write_address_s_reg[2]/Q
                         net (fo=1, routed)           0.056     1.748    main_i/Pipelining_WriteBack_0/U0/WriteAddress[2]
    SLICE_X29Y113        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.910     2.068    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y113        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]/C
                         clock pessimism             -0.518     1.551    
    SLICE_X29Y113        FDCE (Hold_fdce_C_D)         0.071     1.622    main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.634     1.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDCE (Prop_fdce_C_Q)         0.128     1.676 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/Q
                         net (fo=2, routed)           0.059     1.735    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg_n_0_[1]
    SLICE_X29Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.906     2.064    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/C
                         clock pessimism             -0.504     1.561    
    SLICE_X29Y118        FDCE (Hold_fdce_C_D)         0.016     1.577    main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.636     1.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X26Y117        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y117        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[3]/Q
                         net (fo=1, routed)           0.101     1.792    main_i/Pipelining_Controller_0/U0/execution_buffer[3]
    SLICE_X25Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.909     2.067    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X25Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[3]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X25Y116        FDCE (Hold_fdce_C_D)         0.066     1.631    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.636     1.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X25Y117        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y117        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[6]/Q
                         net (fo=1, routed)           0.112     1.803    main_i/Pipelining_Controller_0/U0/execution_buffer[6]
    SLICE_X25Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.909     2.067    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X25Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X25Y116        FDCE (Hold_fdce_C_D)         0.070     1.635    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.636     1.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y116        FDCE (Prop_fdce_C_Q)         0.141     1.691 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/Q
                         net (fo=1, routed)           0.116     1.807    main_i/Pipelining_Controller_0/U0/write_back_buffer[10]
    SLICE_X29Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.910     2.068    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
                         clock pessimism             -0.503     1.566    
    SLICE_X29Y114        FDCE (Hold_fdce_C_D)         0.070     1.636    main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.637     1.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDCE (Prop_fdce_C_Q)         0.141     1.692 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[13]/Q
                         net (fo=1, routed)           0.113     1.805    main_i/Pipelining_Controller_0/U0/write_back_buffer[13]
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.909     2.067    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X31Y114        FDCE (Hold_fdce_C_D)         0.075     1.626    main_i/Pipelining_Controller_0/U0/output_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.634     1.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/Q
                         net (fo=3, routed)           0.126     1.815    main_i/Pipelining_Controller_0/U0/execution_buffer[10]
    SLICE_X29Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.908     2.066    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y116        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X29Y116        FDCE (Hold_fdce_C_D)         0.070     1.634    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.634     1.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/Q
                         net (fo=3, routed)           0.128     1.817    main_i/Pipelining_Controller_0/U0/execution_buffer[11]
    SLICE_X29Y117        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.907     2.065    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X29Y117        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X29Y117        FDCE (Hold_fdce_C_D)         0.072     1.635    main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/output_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.637     1.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDCE (Prop_fdce_C_Q)         0.141     1.692 r  main_i/Pipelining_Controller_0/U0/write_back_buffer_reg[2]/Q
                         net (fo=1, routed)           0.116     1.808    main_i/Pipelining_Controller_0/U0/write_back_buffer[2]
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.909     2.067    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X31Y114        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[2]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X31Y114        FDCE (Hold_fdce_C_D)         0.066     1.617    main_i/Pipelining_Controller_0/U0/output_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { InstrLoad_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  InstrLoad_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y116   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y118   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y117   main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 1.467ns (25.065%)  route 4.385ns (74.935%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.385     5.852    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X26Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 1.467ns (25.065%)  route 4.385ns (74.935%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.385     5.852    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X26Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.467ns (25.083%)  route 4.381ns (74.917%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.381     5.848    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X27Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.467ns (25.083%)  route 4.381ns (74.917%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.381     5.848    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X27Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.467ns (25.083%)  route 4.381ns (74.917%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.381     5.848    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X27Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.467ns (25.083%)  route 4.381ns (74.917%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.381     5.848    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X27Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 1.467ns (26.623%)  route 4.043ns (73.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.043     5.510    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X25Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 1.467ns (26.623%)  route 4.043ns (73.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         4.043     5.510    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X25Y113        FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.394ns  (logic 2.755ns (51.072%)  route 2.639ns (48.928%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
    SLICE_X24Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          0.817     1.273    main_i/CU_JumpController_0/U0/PC_Current[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.124     1.397 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.397    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.947 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.947    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X25Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.283 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           1.007     3.290    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.299     3.589 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.815     4.404    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.528 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000     4.528    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.060 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.394 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.394    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.373ns  (logic 2.734ns (50.881%)  route 2.639ns (49.119%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
    SLICE_X24Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=19, routed)          0.817     1.273    main_i/CU_JumpController_0/U0/PC_Current[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.124     1.397 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.397    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.947 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.947    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.061 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X25Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.283 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           1.007     3.290    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.299     3.589 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.815     4.404    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.124     4.528 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000     4.528    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.060 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.060    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.373 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.373    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/C
    SLICE_X27Y113        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/Q
                         net (fo=5, routed)           0.084     0.212    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c_n_0
    SLICE_X27Y113        LUT2 (Prop_lut2_I1_O)        0.099     0.311 r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3/O
                         net (fo=1, routed)           0.000     0.311    main_i/Pipelining_Controller_0/U0/write_back_forward_reg_gate__3_n_0
    SLICE_X27Y113        FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.862%)  route 0.231ns (62.138%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/C
    SLICE_X26Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg_c/Q
                         net (fo=1, routed)           0.231     0.372    main_i/Pipelining_Controller_0/U0/rf_forward_reg_c_n_0
    SLICE_X26Y113        FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.141ns (33.810%)  route 0.276ns (66.190%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/C
    SLICE_X26Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg_c/Q
                         net (fo=1, routed)           0.276     0.417    main_i/Pipelining_Controller_0/U0/execution_forward_reg_c_n_0
    SLICE_X27Y113        FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg_c/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
    SLICE_X24Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/Q
                         net (fo=20, routed)          0.184     0.325    main_i/ProgramCounter_0/U0/Dout[3]
    SLICE_X24Y115        LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3/O
                         net (fo=1, routed)           0.000     0.370    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_3_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_4
    SLICE_X24Y115        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
    SLICE_X24Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.185     0.326    main_i/ProgramCounter_0/U0/Dout[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000     0.371    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.249ns (55.917%)  route 0.196ns (44.083%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y117        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
    SLICE_X24Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=5, routed)           0.196     0.337    main_i/ProgramCounter_0/U0/Dout[11]
    SLICE_X24Y117        LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_2/O
                         net (fo=1, routed)           0.000     0.382    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_2_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.445 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.445    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.249ns (55.909%)  route 0.196ns (44.091%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y116        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C
    SLICE_X24Y116        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/Q
                         net (fo=5, routed)           0.196     0.337    main_i/ProgramCounter_0/U0/Dout[7]
    SLICE_X24Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2/O
                         net (fo=1, routed)           0.000     0.382    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.445 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.445    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_4
    SLICE_X24Y116        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.256ns (56.675%)  route 0.196ns (43.325%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y116        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
    SLICE_X24Y116        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=20, routed)          0.196     0.337    main_i/ProgramCounter_0/U0/Dout[4]
    SLICE_X24Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5/O
                         net (fo=1, routed)           0.000     0.382    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_5_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.452 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.452    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_7
    SLICE_X24Y116        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.256ns (56.529%)  route 0.197ns (43.471%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
    SLICE_X24Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=22, routed)          0.197     0.338    main_i/ProgramCounter_0/U0/Dout[0]
    SLICE_X24Y115        LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_6/O
                         net (fo=1, routed)           0.000     0.383    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_6_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_7
    SLICE_X24Y115        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.256ns (56.529%)  route 0.197ns (43.471%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y118        FDCE                         0.000     0.000 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
    SLICE_X24Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/Q
                         net (fo=5, routed)           0.197     0.338    main_i/ProgramCounter_0/U0/Dout[12]
    SLICE_X24Y118        LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_6/O
                         net (fo=1, routed)           0.000     0.383    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_6_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.453    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1171 Endpoints
Min Delay          1171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 4.119ns (46.867%)  route 4.670ns (53.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.730     5.282    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X28Y114        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDCE (Prop_fdce_C_Q)         0.419     5.701 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg/Q
                         net (fo=1, routed)           4.670    10.371    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.700    14.071 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    14.071    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.120ns  (logic 2.485ns (34.902%)  route 4.635ns (65.098%))
  Logic Levels:           6  (CARRY4=2 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.750     7.490    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y114        LUT3 (Prop_lut3_I2_O)        0.152     7.642 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[13]_INST_0/O
                         net (fo=4, routed)           0.972     8.614    main_i/CU_JumpController_0/U0/JMP_Address[13]
    SLICE_X25Y117        LUT4 (Prop_lut4_I3_O)        0.326     8.940 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.940    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2_i_6_n_0
    SLICE_X25Y117        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.580 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, routed)           0.944    10.523    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.336    10.859 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=1, routed)           0.969    11.829    main_i/ProgramCounter_0/U0/Din[15]
    SLICE_X24Y118        LUT3 (Prop_lut3_I0_O)        0.327    12.156 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3/O
                         net (fo=1, routed)           0.000    12.156    main_i/ProgramCounter_0/U0/InstrAddr[15]_i_3_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.404 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.404    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_4
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 2.997ns (42.120%)  route 4.118ns (57.880%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.578     7.318    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y114        LUT3 (Prop_lut3_I2_O)        0.153     7.471 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[5]_INST_0/O
                         net (fo=4, routed)           0.718     8.189    main_i/CU_JumpController_0/U0/JMP_Address[5]
    SLICE_X25Y115        LUT4 (Prop_lut4_I3_O)        0.327     8.516 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.516    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.066    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X25Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.288 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           1.007    10.295    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.299    10.594 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.815    11.409    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.124    11.533 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000    11.533    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.065 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.399 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.399    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_6
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 2.902ns (41.337%)  route 4.118ns (58.663%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.578     7.318    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y114        LUT3 (Prop_lut3_I2_O)        0.153     7.471 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[5]_INST_0/O
                         net (fo=4, routed)           0.718     8.189    main_i/CU_JumpController_0/U0/JMP_Address[5]
    SLICE_X25Y115        LUT4 (Prop_lut4_I3_O)        0.327     8.516 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.516    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.066    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X25Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.288 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           1.007    10.295    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.299    10.594 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.815    11.409    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.124    11.533 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000    11.533    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.065 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.304 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.304    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_5
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 2.886ns (41.203%)  route 4.118ns (58.797%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.578     7.318    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y114        LUT3 (Prop_lut3_I2_O)        0.153     7.471 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[5]_INST_0/O
                         net (fo=4, routed)           0.718     8.189    main_i/CU_JumpController_0/U0/JMP_Address[5]
    SLICE_X25Y115        LUT4 (Prop_lut4_I3_O)        0.327     8.516 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.516    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_7_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.066    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X25Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.288 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           1.007    10.295    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X25Y118        LUT3 (Prop_lut3_I0_O)        0.299    10.594 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.815    11.409    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X24Y117        LUT3 (Prop_lut3_I0_O)        0.124    11.533 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5/O
                         net (fo=1, routed)           0.000    11.533    main_i/ProgramCounter_0/U0/InstrAddr[11]_i_5_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.065 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.065    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_0
    SLICE_X24Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.288 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.288    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]_i_2_n_7
    SLICE_X24Y118        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 3.042ns (44.082%)  route 3.859ns (55.918%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.420     7.160    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y115        LUT3 (Prop_lut3_I2_O)        0.153     7.313 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.840     8.153    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.327     8.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.480    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.878 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.191 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.804     9.995    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X26Y116        LUT3 (Prop_lut3_I0_O)        0.334    10.329 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.795    11.124    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X24Y116        LUT3 (Prop_lut3_I0_O)        0.326    11.450 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2/O
                         net (fo=1, routed)           0.000    11.450    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.851 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.185 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.185    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_6
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 3.021ns (43.912%)  route 3.859ns (56.088%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.420     7.160    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y115        LUT3 (Prop_lut3_I2_O)        0.153     7.313 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.840     8.153    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.327     8.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.480    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.878 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.191 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.804     9.995    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X26Y116        LUT3 (Prop_lut3_I0_O)        0.334    10.329 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.795    11.124    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X24Y116        LUT3 (Prop_lut3_I0_O)        0.326    11.450 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2/O
                         net (fo=1, routed)           0.000    11.450    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.851 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.164 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.164    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_4
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.947ns (43.302%)  route 3.859ns (56.698%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.420     7.160    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y115        LUT3 (Prop_lut3_I2_O)        0.153     7.313 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.840     8.153    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.327     8.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.480    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.878 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.191 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.804     9.995    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X26Y116        LUT3 (Prop_lut3_I0_O)        0.334    10.329 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.795    11.124    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X24Y116        LUT3 (Prop_lut3_I0_O)        0.326    11.450 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2/O
                         net (fo=1, routed)           0.000    11.450    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.851 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.090 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.090    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_5
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 2.931ns (43.168%)  route 3.859ns (56.832%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.732     5.284    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     5.740 r  main_i/Pipelining_Execution_0/U0/jmp_destination_sel_s_reg/Q
                         net (fo=16, routed)          1.420     7.160    main_i/CU_JumpDestinationSe_0/U0/JMP_DestinationSelect
    SLICE_X26Y115        LUT3 (Prop_lut3_I2_O)        0.153     7.313 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[1]_INST_0/O
                         net (fo=3, routed)           0.840     8.153    main_i/CU_JumpController_0/U0/JMP_Address[1]
    SLICE_X25Y114        LUT4 (Prop_lut4_I2_O)        0.327     8.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.480    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_6_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.878 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
    SLICE_X25Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.191 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/O[3]
                         net (fo=1, routed)           0.804     9.995    main_i/CU_JumpController_0/U0/relative_jump_destination[7]
    SLICE_X26Y116        LUT3 (Prop_lut3_I0_O)        0.334    10.329 r  main_i/CU_JumpController_0/U0/PC_Next[7]_INST_0/O
                         net (fo=1, routed)           0.795    11.124    main_i/ProgramCounter_0/U0/Din[7]
    SLICE_X24Y116        LUT3 (Prop_lut3_I0_O)        0.326    11.450 r  main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2/O
                         net (fo=1, routed)           0.000    11.450    main_i/ProgramCounter_0/U0/InstrAddr[7]_i_2_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.851 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.074 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.074    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]_i_1_n_7
    SLICE_X24Y117        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 2.669ns (40.255%)  route 3.961ns (59.745%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.735     5.287    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDCE (Prop_fdce_C_Q)         0.456     5.743 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=53, routed)          1.497     7.240    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
    SLICE_X26Y115        LUT3 (Prop_lut3_I0_O)        0.124     7.364 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, routed)           0.833     8.197    main_i/CU_JumpController_0/U0/JMP_Address[0]
    SLICE_X25Y114        LUT2 (Prop_lut2_I0_O)        0.124     8.321 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.321    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_8_n_0
    SLICE_X25Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.745 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[1]
                         net (fo=1, routed)           0.827     9.572    main_i/CU_JumpController_0/U0/relative_jump_destination[1]
    SLICE_X26Y115        LUT3 (Prop_lut3_I0_O)        0.331     9.903 r  main_i/CU_JumpController_0/U0/PC_Next[1]_INST_0/O
                         net (fo=1, routed)           0.804    10.707    main_i/ProgramCounter_0/U0/Din[1]
    SLICE_X24Y115        LUT3 (Prop_lut3_I0_O)        0.326    11.033 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_5/O
                         net (fo=1, routed)           0.000    11.033    main_i/ProgramCounter_0/U0/InstrAddr[3]_i_5_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.583 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.583    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]_i_1_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.917 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.917    main_i/ProgramCounter_0/U0/InstrAddr_reg[7]_i_1_n_6
    SLICE_X24Y116        FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.640     1.554    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X27Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]/Q
                         net (fo=15, routed)          0.120     1.815    main_i/RegFile_0/U0/WriteData[5]
    SLICE_X27Y109        FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/Reg8_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.773%)  route 0.171ns (57.227%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.642     1.556    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X20Y108        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDCE (Prop_fdce_C_Q)         0.128     1.684 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/Q
                         net (fo=15, routed)          0.171     1.855    main_i/RegFile_0/U0/WriteData[9]
    SLICE_X24Y107        FDRE                                         r  main_i/RegFile_0/U0/Reg8_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_A/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.361%)  route 0.181ns (58.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.638     1.552    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X28Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     1.680 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=64, routed)          0.181     1.861    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/WE
    SLICE_X30Y111        RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_B/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.361%)  route 0.181ns (58.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.638     1.552    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X28Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     1.680 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=64, routed)          0.181     1.861    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/WE
    SLICE_X30Y111        RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_C/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.361%)  route 0.181ns (58.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.638     1.552    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X28Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     1.680 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=64, routed)          0.181     1.861    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/WE
    SLICE_X30Y111        RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_D/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.361%)  route 0.181ns (58.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.638     1.552    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X28Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     1.680 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=64, routed)          0.181     1.861    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/WE
    SLICE_X30Y111        RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_8_8/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/RegA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.874%)  route 0.173ns (55.126%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.639     1.553    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X29Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/Q
                         net (fo=15, routed)          0.173     1.867    main_i/RegFile_0/U0/WriteData[7]
    SLICE_X27Y109        FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/RegE_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.128ns (40.110%)  route 0.191ns (59.890%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.641     1.555    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X25Y109        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDCE (Prop_fdce_C_Q)         0.128     1.683 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[15]/Q
                         net (fo=15, routed)          0.191     1.874    main_i/RegFile_0/U0/WriteData[15]
    SLICE_X20Y107        FDRE                                         r  main_i/RegFile_0/U0/RegE_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/Reg7_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.727%)  route 0.181ns (56.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.641     1.555    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/Q
                         net (fo=15, routed)          0.181     1.877    main_i/RegFile_0/U0/WriteData[1]
    SLICE_X31Y108        FDRE                                         r  main_i/RegFile_0/U0/Reg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/RegFile_0/U0/Reg0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.128ns (39.458%)  route 0.196ns (60.542%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.641     1.555    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X25Y108        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y108        FDCE (Prop_fdce_C_Q)         0.128     1.683 r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]/Q
                         net (fo=15, routed)          0.196     1.879    main_i/RegFile_0/U0/WriteData[4]
    SLICE_X26Y105        FDRE                                         r  main_i/RegFile_0/U0/Reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           242 Endpoints
Min Delay           242 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 1.467ns (21.596%)  route 5.325ns (78.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.325     6.792    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y110        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 1.467ns (21.596%)  route 5.325ns (78.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.325     6.792    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X24Y110        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X24Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.792ns  (logic 1.467ns (21.596%)  route 5.325ns (78.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.325     6.792    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X24Y110        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X24Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 1.467ns (21.609%)  route 5.321ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.321     6.788    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X25Y110        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 1.467ns (21.609%)  route 5.321ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.321     6.788    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X25Y110        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.788ns  (logic 1.467ns (21.609%)  route 5.321ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.321     6.788    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X25Y110        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X25Y110        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.467ns (22.208%)  route 5.138ns (77.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.138     6.605    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y109        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]_replica/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.467ns (22.208%)  route 5.138ns (77.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.138     6.605    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y109        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.467ns (22.208%)  route 5.138ns (77.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.138     6.605    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X24Y109        FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.467ns (22.208%)  route 5.138ns (77.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=194, routed)         5.138     6.605    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X24Y109        FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.607     4.978    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X24Y109        FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.721%)  route 0.188ns (50.279%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
    SLICE_X27Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=16, routed)          0.188     0.329    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X27Y112        LUT4 (Prop_lut4_I2_O)        0.045     0.374 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.374    main_i/Pipelining_Execution_0/U0/Operand1[13]
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.912     2.070    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[13]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.909%)  route 0.238ns (56.091%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
    SLICE_X25Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          0.238     0.379    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X27Y112        LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.424    main_i/Pipelining_Execution_0/U0/Operand1[8]
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.912     2.070    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y112        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/C

Slack:                    inf
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.534%)  route 0.241ns (56.466%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDRE                         0.000     0.000 r  main_i/RegFile_0/U0/RegA_reg[0]/C
    SLICE_X27Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=3, routed)           0.241     0.382    main_i/Pipelining_Forwarder_0/U0/CurrentMA[0]
    SLICE_X26Y108        LUT3 (Prop_lut3_I2_O)        0.045     0.427 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.427    main_i/Pipelining_Execution_0/U0/MA[0]
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.915     2.073    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X26Y108        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.184ns (42.508%)  route 0.249ns (57.492%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
    SLICE_X28Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.249     0.390    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.043     0.433 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000     0.433    main_i/Pipelining_Controller_0/U0/rf_read_buffer[13]_i_1_n_0
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.906     2.064    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[13]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.772%)  route 0.249ns (57.228%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
    SLICE_X28Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.249     0.390    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.045     0.435 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     0.435    main_i/Pipelining_Controller_0/U0/rf_read_buffer[12]_i_1_n_0
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.906     2.064    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[12]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.183ns (41.330%)  route 0.260ns (58.670%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
    SLICE_X28Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.260     0.401    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.042     0.443 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.443    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.906     2.064    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.725%)  route 0.260ns (58.275%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/stalled_s_reg/C
    SLICE_X28Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/stalled_s_reg/Q
                         net (fo=18, routed)          0.260     0.401    main_i/Pipelining_Controller_0/U0/stalled_s_reg_0
    SLICE_X28Y118        LUT2 (Prop_lut2_I1_O)        0.045     0.446 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.446    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1_n_0
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.906     2.064    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X28Y118        FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.206%)  route 0.277ns (59.794%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/C
    SLICE_X25Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[1]/Q
                         net (fo=16, routed)          0.277     0.418    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[1]
    SLICE_X25Y109        LUT5 (Prop_lut5_I2_O)        0.045     0.463 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.463    main_i/Pipelining_Execution_0/U0/Operand1[2]
    SLICE_X25Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.915     2.073    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X25Y109        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C

Slack:                    inf
  Source:                 main_i/RegFile_0/U0/RegA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.238%)  route 0.288ns (60.762%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE                         0.000     0.000 r  main_i/RegFile_0/U0/RegA_reg[3]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_i/RegFile_0/U0/RegA_reg[3]/Q
                         net (fo=3, routed)           0.288     0.429    main_i/Pipelining_Forwarder_0/U0/CurrentMA[3]
    SLICE_X27Y110        LUT3 (Prop_lut3_I2_O)        0.045     0.474 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.474    main_i/Pipelining_Execution_0/U0/MA[3]
    SLICE_X27Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.914     2.072    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X27Y110        FDCE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[3]/C

Slack:                    inf
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.786%)  route 0.294ns (61.214%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y113        FDCE                         0.000     0.000 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
    SLICE_X27Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=16, routed)          0.294     0.435    main_i/Pipelining_Forwarder_0/U0/ForwardingConfiguration[0]
    SLICE_X22Y113        LUT4 (Prop_lut4_I2_O)        0.045     0.480 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.480    main_i/Pipelining_Execution_0/U0/Operand1[14]
    SLICE_X22Y113        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrLoad_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrLoad_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrLoad_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    InstrLoad_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  InstrLoad_CLK_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.912     2.070    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X22Y113        FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C





