// Seed: 1997335989
`timescale 1ps / 1ps
module module_0 ();
  wor id_0, id_1;
  assign id_1[1] = 1;
  logic id_2;
endmodule
