
autoidx 5

attribute \top 1
attribute \src "blinky10k.v:1.1-33.10"
module \top

  wire $auto$jsonparse.cc:516:json_import$4

  wire $auto$jsonparse.cc:516:json_import$3

  wire $auto$jsonparse.cc:516:json_import$2

  wire $auto$jsonparse.cc:516:json_import$1

  attribute \ROUTING "LogicTILE(38,01):OMUX47;LogicTILE(38,01):OMUX47:I1 <= LogicTILE(38,01):alta_slice15:Q;1;IOTILE(38,00):RMUX00;IOTILE(38,00):RMUX00:I0 <= LogicTILE(38,01):RMUX73:O0;1;IOTILE(38,00):IOMUX03;IOTILE(38,00):IOMUX03:I0 <= IOTILE(38,00):RMUX00:O0;1;LogicTILE(38,01):alta_slice15:B;LogicTILE(38,01):alta_slice15:B <= LogicTILE(38,01):IMUX61:O0;1;LogicTILE(38,01):OMUX46;LogicTILE(38,01):OMUX46:I1 <= LogicTILE(38,01):alta_slice15:Q;1;LogicTILE(38,01):IMUX61;LogicTILE(38,01):IMUX61:I8 <= LogicTILE(38,01):OMUX46:O0;1;LogicTILE(38,01):RMUX73;LogicTILE(38,01):RMUX73:I3 <= LogicTILE(38,01):OMUX47:O0;1;LogicTILE(38,01):alta_slice15:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[25]

  attribute \ROUTING "LogicTILE(38,02):RMUX31;LogicTILE(38,02):RMUX31:I2 <= LogicTILE(38,02):OMUX20:O0;1;IOTILE(40,02):RMUX06;IOTILE(40,02):RMUX06:I5 <= LogicTILE(38,02):RMUX31:O0;1;IOTILE(40,02):IOMUX00;IOTILE(40,02):IOMUX00:I1 <= IOTILE(40,02):RMUX06:O0;1;LogicTILE(38,01):IMUX21;LogicTILE(38,01):IMUX21:I12 <= LogicTILE(38,01):RMUX11:O0;1;LogicTILE(38,02):alta_slice06:B;LogicTILE(38,02):alta_slice06:B <= LogicTILE(38,02):IMUX25:O0;1;LogicTILE(38,01):IMUX49;LogicTILE(38,01):IMUX49:I12 <= LogicTILE(38,01):RMUX11:O0;1;LogicTILE(38,02):OMUX20;LogicTILE(38,02):OMUX20:I1 <= LogicTILE(38,02):alta_slice06:Q;1;LogicTILE(38,02):RMUX35;LogicTILE(38,02):RMUX35:I2 <= LogicTILE(38,02):OMUX20:O0;1;LogicTILE(38,02):OMUX19;LogicTILE(38,02):OMUX19:I1 <= LogicTILE(38,02):alta_slice06:Q;1;LogicTILE(38,02):alta_slice09:B;LogicTILE(38,02):alta_slice09:B <= LogicTILE(38,02):IMUX37:O0;1;LogicTILE(38,01):alta_slice12:B;LogicTILE(38,01):alta_slice12:B <= LogicTILE(38,01):IMUX49:O0;1;LogicTILE(38,01):RMUX11;LogicTILE(38,01):RMUX11:I17 <= LogicTILE(38,02):RMUX27:O0;1;LogicTILE(38,01):alta_slice05:B;LogicTILE(38,01):alta_slice05:B <= LogicTILE(38,01):IMUX21:O0;1;LogicTILE(38,02):IMUX37;LogicTILE(38,02):IMUX37:I16 <= LogicTILE(38,02):RMUX35:O0;1;LogicTILE(38,02):alta_slice06:Q;;1;LogicTILE(38,02):RMUX27;LogicTILE(38,02):RMUX27:I2 <= LogicTILE(38,02):OMUX20:O0;1;LogicTILE(38,02):IMUX25;LogicTILE(38,02):IMUX25:I3 <= LogicTILE(38,02):OMUX19:O0;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[22]

  attribute \ROUTING "LogicTILE(38,03):OMUX18;LogicTILE(38,03):OMUX18:I1 <= LogicTILE(38,03):alta_slice06:Q;1;IOTILE(40,03):RMUX30;IOTILE(40,03):RMUX30:I4 <= RogicTILE(39,03):RMUX45:O0;1;IOTILE(40,03):IOMUX01;IOTILE(40,03):IOMUX01:I5 <= IOTILE(40,03):RMUX30:O0;1;LogicTILE(38,03):OMUX20;LogicTILE(38,03):OMUX20:I1 <= LogicTILE(38,03):alta_slice06:Q;1;RogicTILE(39,03):RMUX45;RogicTILE(39,03):RMUX45:I2 <= LogicTILE(38,03):OMUX18:O0;1;LogicTILE(38,03):RMUX35;LogicTILE(38,03):RMUX35:I2 <= LogicTILE(38,03):OMUX20:O0;1;LogicTILE(38,03):alta_slice00:D;LogicTILE(38,03):alta_slice00:D <= LogicTILE(38,03):IMUX03:O0;1;LogicTILE(38,03):OMUX19;LogicTILE(38,03):OMUX19:I1 <= LogicTILE(38,03):alta_slice06:Q;1;LogicTILE(38,03):IMUX03;LogicTILE(38,03):IMUX03:I16 <= LogicTILE(38,03):RMUX35:O0;1;LogicTILE(38,03):IMUX27;LogicTILE(38,03):IMUX27:I3 <= LogicTILE(38,03):OMUX19:O0;1;LogicTILE(38,03):alta_slice06:D;LogicTILE(38,03):alta_slice06:D <= LogicTILE(38,03):IMUX27:O0;1;LogicTILE(38,03):alta_slice06:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[21]

  attribute \ROUTING "LogicTILE(38,02):OMUX24;LogicTILE(38,02):OMUX24:I1 <= LogicTILE(38,02):alta_slice08:Q;1;RogicTILE(39,02):RMUX62;RogicTILE(39,02):RMUX62:I0 <= LogicTILE(38,02):OMUX24:O0;1;IOTILE(40,03):IOMUX00;IOTILE(40,03):IOMUX00:I3 <= IOTILE(40,03):RMUX18:O0;1;LogicTILE(38,02):OMUX26;LogicTILE(38,02):OMUX26:I1 <= LogicTILE(38,02):alta_slice08:Q;1;LogicTILE(38,02):RMUX69;LogicTILE(38,02):RMUX69:I0 <= LogicTILE(38,02):OMUX26:O0;1;LogicTILE(38,03):IMUX02;LogicTILE(38,03):IMUX02:I23 <= LogicTILE(38,03):RMUX76:O0;1;LogicTILE(38,03):IMUX26;LogicTILE(38,03):IMUX26:I23 <= LogicTILE(38,03):RMUX76:O0;1;LogicTILE(38,03):alta_slice06:C;LogicTILE(38,03):alta_slice06:C <= LogicTILE(38,03):IMUX26:O0;1;LogicTILE(38,02):OMUX25;LogicTILE(38,02):OMUX25:I1 <= LogicTILE(38,02):alta_slice08:Q;1;LogicTILE(38,03):alta_slice00:C;LogicTILE(38,03):alta_slice00:C <= LogicTILE(38,03):IMUX02:O0;1;IOTILE(40,03):RMUX18;IOTILE(40,03):RMUX18:I0 <= RogicTILE(39,03):RMUX61:O0;1;LogicTILE(38,03):RMUX76;LogicTILE(38,03):RMUX76:I13 <= LogicTILE(38,02):RMUX69:O0;1;LogicTILE(38,02):IMUX34;LogicTILE(38,02):IMUX34:I4 <= LogicTILE(38,02):OMUX25:O0;1;LogicTILE(38,02):alta_slice08:C;LogicTILE(38,02):alta_slice08:C <= LogicTILE(38,02):IMUX34:O0;1;RogicTILE(39,03):RMUX61;RogicTILE(39,03):RMUX61:I13 <= RogicTILE(39,02):RMUX62:O0;1;LogicTILE(38,02):alta_slice08:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[20]

  attribute \ROUTING "LogicTILE(38,03):IMUX00;LogicTILE(38,03):IMUX00:I22 <= LogicTILE(38,03):RMUX70:O0;1;LogicTILE(38,03):alta_slice00:A;LogicTILE(38,03):alta_slice00:A <= LogicTILE(38,03):IMUX00:O0;1;LogicTILE(38,02):RMUX85;LogicTILE(38,02):RMUX85:I1 <= LogicTILE(38,02):OMUX41:O0;1;LogicTILE(38,03):IMUX24;LogicTILE(38,03):IMUX24:I22 <= LogicTILE(38,03):RMUX70:O0;1;LogicTILE(38,03):alta_slice06:A;LogicTILE(38,03):alta_slice06:A <= LogicTILE(38,03):IMUX24:O0;1;LogicTILE(38,03):RMUX70;LogicTILE(38,03):RMUX70:I13 <= LogicTILE(38,02):RMUX85:O0;1;LogicTILE(38,02):alta_slice13:LutOut;;1;LogicTILE(38,02):OMUX41;LogicTILE(38,02):OMUX41:I0 <= LogicTILE(38,02):alta_slice13:LutOut;1;LogicTILE(38,02):RMUX82;LogicTILE(38,02):RMUX82:I1 <= LogicTILE(38,02):OMUX41:O0;1;LogicTILE(38,02):IMUX32;LogicTILE(38,02):IMUX32:I24 <= LogicTILE(38,02):RMUX82:O0;1;LogicTILE(38,02):alta_slice08:A;LogicTILE(38,02):alta_slice08:A <= LogicTILE(38,02):IMUX32:O0;1;LogicTILE(38,02):IMUX40;LogicTILE(38,02):IMUX40:I24 <= LogicTILE(38,02):RMUX82:O0;1;LogicTILE(38,02):alta_slice10:A;LogicTILE(38,02):alta_slice10:A <= LogicTILE(38,02):IMUX40:O0;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_

  attribute \ROUTING "IOTILE(40,04):RMUX12;IOTILE(40,04):RMUX12:I0 <= RogicTILE(39,04):RMUX08:O0;1;IOTILE(40,04):IOMUX00;IOTILE(40,04):IOMUX00:I2 <= IOTILE(40,04):RMUX12:O0;1;LogicTILE(38,02):OMUX10;LogicTILE(38,02):OMUX10:I1 <= LogicTILE(38,02):alta_slice03:Q;1;LogicTILE(38,02):OMUX09;LogicTILE(38,02):OMUX09:I1 <= LogicTILE(38,02):alta_slice03:Q;1;RogicTILE(39,02):RMUX02;RogicTILE(39,02):RMUX02:I3 <= LogicTILE(38,02):OMUX09:O0;1;LogicTILE(38,02):alta_slice13:D;LogicTILE(38,02):alta_slice13:D <= LogicTILE(38,02):IMUX55:O0;1;RogicTILE(39,04):RMUX08;RogicTILE(39,04):RMUX08:I14 <= RogicTILE(39,02):RMUX02:O0;1;LogicTILE(38,02):IMUX55;LogicTILE(38,02):IMUX55:I1 <= LogicTILE(38,02):OMUX10:O0;1;LogicTILE(38,02):IMUX15;LogicTILE(38,02):IMUX15:I2 <= LogicTILE(38,02):OMUX10:O0;1;LogicTILE(38,02):alta_slice03:D;LogicTILE(38,02):alta_slice03:D <= LogicTILE(38,02):IMUX15:O0;1;LogicTILE(38,02):alta_slice03:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[18]

  attribute \ROUTING "LogicTILE(38,02):alta_slice13:C;LogicTILE(38,02):alta_slice13:C <= LogicTILE(38,02):IMUX54:O0;1;LogicTILE(38,02):alta_slice03:C;LogicTILE(38,02):alta_slice03:C <= LogicTILE(38,02):IMUX14:O0;1;LogicTILE(38,02):OMUX13;LogicTILE(38,02):OMUX13:I1 <= LogicTILE(38,02):alta_slice04:Q;1;LogicTILE(38,02):IMUX54;LogicTILE(38,02):IMUX54:I2 <= LogicTILE(38,02):OMUX13:O0;1;LogicTILE(38,02):IMUX14;LogicTILE(38,02):IMUX14:I3 <= LogicTILE(38,02):OMUX13:O0;1;LogicTILE(38,02):IMUX18;LogicTILE(38,02):IMUX18:I2 <= LogicTILE(38,02):OMUX13:O0;1;LogicTILE(38,02):alta_slice04:C;LogicTILE(38,02):alta_slice04:C <= LogicTILE(38,02):IMUX18:O0;1;LogicTILE(38,02):alta_slice04:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[17]

  attribute \ROUTING "LogicTILE(38,02):alta_slice13:B;LogicTILE(38,02):alta_slice13:B <= LogicTILE(38,02):IMUX53:O0;1;LogicTILE(38,02):alta_slice03:B;LogicTILE(38,02):alta_slice03:B <= LogicTILE(38,02):IMUX13:O0;1;LogicTILE(38,02):alta_slice15:B;LogicTILE(38,02):alta_slice15:B <= LogicTILE(38,02):IMUX61:O0;1;LogicTILE(38,02):alta_slice04:B;LogicTILE(38,02):alta_slice04:B <= LogicTILE(38,02):IMUX17:O0;1;LogicTILE(38,02):OMUX46;LogicTILE(38,02):OMUX46:I1 <= LogicTILE(38,02):alta_slice15:Q;1;LogicTILE(38,02):IMUX53;LogicTILE(38,02):IMUX53:I8 <= LogicTILE(38,02):OMUX46:O0;1;LogicTILE(38,02):IMUX13;LogicTILE(38,02):IMUX13:I8 <= LogicTILE(38,02):OMUX46:O0;1;LogicTILE(38,02):IMUX17;LogicTILE(38,02):IMUX17:I8 <= LogicTILE(38,02):OMUX46:O0;1;LogicTILE(38,02):IMUX61;LogicTILE(38,02):IMUX61:I8 <= LogicTILE(38,02):OMUX46:O0;1;LogicTILE(38,02):alta_slice15:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[16]

  attribute \ROUTING "LogicTILE(38,02):alta_slice01:D;LogicTILE(38,02):alta_slice01:D <= LogicTILE(38,02):IMUX07:O0;1;LogicTILE(38,02):OMUX22;LogicTILE(38,02):OMUX22:I1 <= LogicTILE(38,02):alta_slice07:Q;1;LogicTILE(38,02):alta_slice07:D;LogicTILE(38,02):alta_slice07:D <= LogicTILE(38,02):IMUX31:O0;1;LogicTILE(38,02):IMUX07;LogicTILE(38,02):IMUX07:I4 <= LogicTILE(38,02):OMUX22:O0;1;LogicTILE(38,02):IMUX31;LogicTILE(38,02):IMUX31:I4 <= LogicTILE(38,02):OMUX22:O0;1;LogicTILE(38,02):alta_slice07:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[15]

  attribute \ROUTING "LogicTILE(38,02):alta_slice01:A;LogicTILE(38,02):alta_slice01:A <= LogicTILE(38,02):IMUX04:O0;1;LogicTILE(38,02):alta_slice07:A;LogicTILE(38,02):alta_slice07:A <= LogicTILE(38,02):IMUX28:O0;1;LogicTILE(38,02):alta_slice00:A;LogicTILE(38,02):alta_slice00:A <= LogicTILE(38,02):IMUX00:O0;1;LogicTILE(38,02):IMUX04;LogicTILE(38,02):IMUX04:I16 <= LogicTILE(38,02):RMUX34:O0;1;LogicTILE(38,02):IMUX28;LogicTILE(38,02):IMUX28:I16 <= LogicTILE(38,02):RMUX34:O0;1;LogicTILE(38,02):IMUX00;LogicTILE(38,02):IMUX00:I16 <= LogicTILE(38,02):RMUX34:O0;1;LogicTILE(38,02):IMUX08;LogicTILE(38,02):IMUX08:I16 <= LogicTILE(38,02):RMUX34:O0;1;LogicTILE(37,02):OMUX18;LogicTILE(37,02):OMUX18:I0 <= LogicTILE(37,02):alta_slice06:LutOut;1;LogicTILE(38,02):RMUX34;LogicTILE(38,02):RMUX34:I2 <= LogicTILE(37,02):OMUX18:O0;1;LogicTILE(38,02):alta_slice02:A;LogicTILE(38,02):alta_slice02:A <= LogicTILE(38,02):IMUX08:O0;1;LogicTILE(37,02):alta_slice06:LutOut;;1"
  wire $abc$540$new_n70_

  attribute \ROUTING "LogicTILE(37,02):IMUX27;LogicTILE(37,02):IMUX27:I0 <= LogicTILE(37,02):OMUX04:O0;1;LogicTILE(37,02):IMUX07;LogicTILE(37,02):IMUX07:I1 <= LogicTILE(37,02):OMUX04:O0;1;LogicTILE(37,02):alta_slice06:D;LogicTILE(37,02):alta_slice06:D <= LogicTILE(37,02):IMUX27:O0;1;LogicTILE(37,02):OMUX04;LogicTILE(37,02):OMUX04:I1 <= LogicTILE(37,02):alta_slice01:Q;1;LogicTILE(37,02):alta_slice01:D;LogicTILE(37,02):alta_slice01:D <= LogicTILE(37,02):IMUX07:O0;1;LogicTILE(37,02):alta_slice01:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[12]

  attribute \ROUTING "LogicTILE(37,02):alta_slice06:A;LogicTILE(37,02):alta_slice06:A <= LogicTILE(37,02):IMUX24:O0;1;LogicTILE(37,02):IMUX24;LogicTILE(37,02):IMUX24:I16 <= LogicTILE(37,02):RMUX34:O0;1;LogicTILE(37,02):IMUX04;LogicTILE(37,02):IMUX04:I16 <= LogicTILE(37,02):RMUX34:O0;1;LogicTILE(37,02):IMUX00;LogicTILE(37,02):IMUX00:I16 <= LogicTILE(37,02):RMUX34:O0;1;LogicTILE(37,02):IMUX44;LogicTILE(37,02):IMUX44:I16 <= LogicTILE(37,02):RMUX34:O0;1;LogicTILE(37,02):alta_slice00:A;LogicTILE(37,02):alta_slice00:A <= LogicTILE(37,02):IMUX00:O0;1;LogicTILE(37,02):alta_slice11:A;LogicTILE(37,02):alta_slice11:A <= LogicTILE(37,02):IMUX44:O0;1;LogicTILE(37,02):OMUX17;LogicTILE(37,02):OMUX17:I0 <= LogicTILE(37,02):alta_slice05:LutOut;1;LogicTILE(37,02):RMUX34;LogicTILE(37,02):RMUX34:I1 <= LogicTILE(37,02):OMUX17:O0;1;LogicTILE(37,02):alta_slice01:A;LogicTILE(37,02):alta_slice01:A <= LogicTILE(37,02):IMUX04:O0;1;LogicTILE(37,02):alta_slice05:LutOut;;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_

  attribute \ROUTING "RogicTILE(39,02):RMUX68;RogicTILE(39,02):RMUX68:I1 <= LogicTILE(38,02):OMUX27:O0;1;IOTILE(40,02):IOMUX01;IOTILE(40,02):IOMUX01:I5 <= IOTILE(40,02):RMUX30:O0;1;LogicTILE(38,02):RMUX67;LogicTILE(38,02):RMUX67:I1 <= LogicTILE(38,02):OMUX29:O0;1;LogicTILE(38,01):IMUX22;LogicTILE(38,01):IMUX22:I26 <= LogicTILE(38,01):RMUX94:O0;1;LogicTILE(38,02):alta_slice09:Q;;1;LogicTILE(38,01):RMUX94;LogicTILE(38,01):RMUX94:I17 <= LogicTILE(38,02):RMUX67:O0;1;LogicTILE(38,01):IMUX50;LogicTILE(38,01):IMUX50:I26 <= LogicTILE(38,01):RMUX94:O0;1;IOTILE(40,02):RMUX30;IOTILE(40,02):RMUX30:I0 <= RogicTILE(39,02):RMUX68:O0;1;LogicTILE(38,02):OMUX28;LogicTILE(38,02):OMUX28:I1 <= LogicTILE(38,02):alta_slice09:Q;1;LogicTILE(38,02):OMUX29;LogicTILE(38,02):OMUX29:I1 <= LogicTILE(38,02):alta_slice09:Q;1;LogicTILE(38,02):OMUX27;LogicTILE(38,02):OMUX27:I1 <= LogicTILE(38,02):alta_slice09:Q;1;LogicTILE(38,01):alta_slice12:C;LogicTILE(38,01):alta_slice12:C <= LogicTILE(38,01):IMUX50:O0;1;LogicTILE(38,01):alta_slice05:C;LogicTILE(38,01):alta_slice05:C <= LogicTILE(38,01):IMUX22:O0;1;LogicTILE(38,02):IMUX38;LogicTILE(38,02):IMUX38:I5 <= LogicTILE(38,02):OMUX28:O0;1;LogicTILE(38,02):alta_slice09:C;LogicTILE(38,02):alta_slice09:C <= LogicTILE(38,02):IMUX38:O0;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[23]

  attribute \ROUTING "LogicTILE(37,02):alta_slice05:D;LogicTILE(37,02):alta_slice05:D <= LogicTILE(37,02):IMUX23:O0;1;LogicTILE(37,02):alta_slice13:Q;;1;LogicTILE(37,02):OMUX40;LogicTILE(37,02):OMUX40:I1 <= LogicTILE(37,02):alta_slice13:Q;1;LogicTILE(37,02):IMUX23;LogicTILE(37,02):IMUX23:I7 <= LogicTILE(37,02):OMUX40:O0;1;LogicTILE(37,02):IMUX55;LogicTILE(37,02):IMUX55:I7 <= LogicTILE(37,02):OMUX40:O0;1;LogicTILE(37,02):alta_slice13:D;LogicTILE(37,02):alta_slice13:D <= LogicTILE(37,02):IMUX55:O0;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[9]

  attribute \ROUTING "LogicTILE(38,01):IMUX20;LogicTILE(38,01):IMUX20:I23 <= LogicTILE(38,01):RMUX76:O0;1;LogicTILE(38,02):alta_slice06:A;LogicTILE(38,02):alta_slice06:A <= LogicTILE(38,02):IMUX24:O0;1;LogicTILE(38,01):IMUX48;LogicTILE(38,01):IMUX48:I23 <= LogicTILE(38,01):RMUX76:O0;1;LogicTILE(38,02):alta_slice09:A;LogicTILE(38,02):alta_slice09:A <= LogicTILE(38,02):IMUX36:O0;1;LogicTILE(38,03):RMUX21;LogicTILE(38,03):RMUX21:I0 <= LogicTILE(38,03):OMUX02:O0;1;LogicTILE(38,01):RMUX76;LogicTILE(38,01):RMUX76:I18 <= LogicTILE(38,03):RMUX21:O0;1;LogicTILE(38,01):alta_slice05:A;LogicTILE(38,01):alta_slice05:A <= LogicTILE(38,01):IMUX20:O0;1;LogicTILE(38,02):IMUX36;LogicTILE(38,02):IMUX36:I23 <= LogicTILE(38,02):RMUX76:O0;1;LogicTILE(38,03):OMUX02;LogicTILE(38,03):OMUX02:I0 <= LogicTILE(38,03):alta_slice00:LutOut;1;LogicTILE(38,02):IMUX24;LogicTILE(38,02):IMUX24:I23 <= LogicTILE(38,02):RMUX76:O0;1;LogicTILE(38,02):RMUX76;LogicTILE(38,02):RMUX76:I17 <= LogicTILE(38,03):RMUX21:O0;1;LogicTILE(38,01):alta_slice12:A;LogicTILE(38,01):alta_slice12:A <= LogicTILE(38,01):IMUX48:O0;1;LogicTILE(38,03):alta_slice00:LutOut;;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_

  attribute \ROUTING "LogicTILE(38,02):alta_slice01:C;LogicTILE(38,02):alta_slice01:C <= LogicTILE(38,02):IMUX06:O0;1;LogicTILE(38,02):OMUX01;LogicTILE(38,02):OMUX01:I1 <= LogicTILE(38,02):alta_slice00:Q;1;LogicTILE(38,02):alta_slice07:C;LogicTILE(38,02):alta_slice07:C <= LogicTILE(38,02):IMUX30:O0;1;LogicTILE(38,02):IMUX06;LogicTILE(38,02):IMUX06:I0 <= LogicTILE(38,02):OMUX01:O0;1;LogicTILE(38,02):IMUX30;LogicTILE(38,02):IMUX30:I0 <= LogicTILE(38,02):OMUX01:O0;1;LogicTILE(38,02):IMUX02;LogicTILE(38,02):IMUX02:I0 <= LogicTILE(38,02):OMUX01:O0;1;LogicTILE(38,02):alta_slice00:C;LogicTILE(38,02):alta_slice00:C <= LogicTILE(38,02):IMUX02:O0;1;LogicTILE(38,02):alta_slice00:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[14]

  attribute \ROUTING "LogicTILE(37,01):IMUX08;LogicTILE(37,01):IMUX08:I1 <= LogicTILE(37,01):OMUX07:O0;1;LogicTILE(37,01):alta_slice02:A;LogicTILE(37,01):alta_slice02:A <= LogicTILE(37,01):IMUX08:O0;1;LogicTILE(37,01):alta_slice09:A;LogicTILE(37,01):alta_slice09:A <= LogicTILE(37,01):IMUX36:O0;1;LogicTILE(37,01):alta_slice00:A;LogicTILE(37,01):alta_slice00:A <= LogicTILE(37,01):IMUX00:O0;1;LogicTILE(37,01):alta_slice10:A;LogicTILE(37,01):alta_slice10:A <= LogicTILE(37,01):IMUX40:O0;1;LogicTILE(37,01):alta_slice02:Q;;1;LogicTILE(37,01):OMUX07;LogicTILE(37,01):OMUX07:I1 <= LogicTILE(37,01):alta_slice02:Q;1;LogicTILE(37,01):IMUX36;LogicTILE(37,01):IMUX36:I1 <= LogicTILE(37,01):OMUX07:O0;1;LogicTILE(37,01):IMUX00;LogicTILE(37,01):IMUX00:I2 <= LogicTILE(37,01):OMUX07:O0;1;LogicTILE(37,01):IMUX40;LogicTILE(37,01):IMUX40:I1 <= LogicTILE(37,01):OMUX07:O0;1;LogicTILE(37,01):IMUX12;LogicTILE(37,01):IMUX12:I1 <= LogicTILE(37,01):OMUX07:O0;1;LogicTILE(37,01):alta_slice03:A;LogicTILE(37,01):alta_slice03:A <= LogicTILE(37,01):IMUX12:O0;1"
  attribute \src "blinky10k.v:27.12-27.15"
  wire \ctr[0]

  attribute \ROUTING "LogicTILE(37,02):IMUX20;LogicTILE(37,02):IMUX20:I11 <= LogicTILE(37,02):RMUX04:O0;1;LogicTILE(37,02):alta_slice05:A;LogicTILE(37,02):alta_slice05:A <= LogicTILE(37,02):IMUX20:O0;1;LogicTILE(37,02):alta_slice13:A;LogicTILE(37,02):alta_slice13:A <= LogicTILE(37,02):IMUX52:O0;1;LogicTILE(37,02):IMUX08;LogicTILE(37,02):IMUX08:I11 <= LogicTILE(37,02):RMUX04:O0;1;LogicTILE(37,02):alta_slice02:A;LogicTILE(37,02):alta_slice02:A <= LogicTILE(37,02):IMUX08:O0;1;LogicTILE(37,01):OMUX47;LogicTILE(37,01):OMUX47:I0 <= LogicTILE(37,01):alta_slice15:LutOut;1;LogicTILE(37,02):RMUX04;LogicTILE(37,02):RMUX04:I13 <= LogicTILE(37,01):RMUX75:O0;1;LogicTILE(37,02):IMUX52;LogicTILE(37,02):IMUX52:I11 <= LogicTILE(37,02):RMUX04:O0;1;LogicTILE(37,02):IMUX28;LogicTILE(37,02):IMUX28:I11 <= LogicTILE(37,02):RMUX04:O0;1;LogicTILE(37,01):RMUX75;LogicTILE(37,01):RMUX75:I3 <= LogicTILE(37,01):OMUX47:O0;1;LogicTILE(37,02):alta_slice07:A;LogicTILE(37,02):alta_slice07:A <= LogicTILE(37,02):IMUX28:O0;1;LogicTILE(37,01):alta_slice15:LutOut;;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_

  attribute \ROUTING "LogicTILE(37,01):alta_slice15:D;LogicTILE(37,01):alta_slice15:D <= LogicTILE(37,01):IMUX63:O0;1;LogicTILE(37,01):OMUX43;LogicTILE(37,01):OMUX43:I1 <= LogicTILE(37,01):alta_slice14:Q;1;LogicTILE(37,01):IMUX63;LogicTILE(37,01):IMUX63:I7 <= LogicTILE(37,01):OMUX43:O0;1;LogicTILE(37,01):IMUX59;LogicTILE(37,01):IMUX59:I7 <= LogicTILE(37,01):OMUX43:O0;1;LogicTILE(37,01):alta_slice14:D;LogicTILE(37,01):alta_slice14:D <= LogicTILE(37,01):IMUX59:O0;1;LogicTILE(37,01):alta_slice14:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[6]

  attribute \ROUTING "LogicTILE(38,02):IMUX05;LogicTILE(38,02):IMUX05:I12 <= LogicTILE(38,02):RMUX11:O0;1;LogicTILE(38,02):alta_slice07:B;LogicTILE(38,02):alta_slice07:B <= LogicTILE(38,02):IMUX29:O0;1;LogicTILE(38,02):alta_slice01:B;LogicTILE(38,02):alta_slice01:B <= LogicTILE(38,02):IMUX05:O0;1;LogicTILE(38,02):OMUX08;LogicTILE(38,02):OMUX08:I1 <= LogicTILE(38,02):alta_slice02:Q;1;LogicTILE(38,02):OMUX07;LogicTILE(38,02):OMUX07:I1 <= LogicTILE(38,02):alta_slice02:Q;1;LogicTILE(38,02):RMUX11;LogicTILE(38,02):RMUX11:I2 <= LogicTILE(38,02):OMUX08:O0;1;LogicTILE(38,02):IMUX29;LogicTILE(38,02):IMUX29:I12 <= LogicTILE(38,02):RMUX11:O0;1;LogicTILE(38,02):alta_slice00:B;LogicTILE(38,02):alta_slice00:B <= LogicTILE(38,02):IMUX01:O0;1;LogicTILE(38,02):alta_slice02:Q;;1;LogicTILE(38,02):IMUX01;LogicTILE(38,02):IMUX01:I12 <= LogicTILE(38,02):RMUX11:O0;1;LogicTILE(38,02):IMUX09;LogicTILE(38,02):IMUX09:I1 <= LogicTILE(38,02):OMUX07:O0;1;LogicTILE(38,02):alta_slice02:B;LogicTILE(38,02):alta_slice02:B <= LogicTILE(38,02):IMUX09:O0;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[13]

  attribute \ROUTING "LogicTILE(37,01):IMUX11;LogicTILE(37,01):IMUX11:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(37,01):IMUX10;LogicTILE(37,01):IMUX10:I25 <= LogicTILE(37,01):RMUX88:O0;1;LogicTILE(37,01):alta_slice02:C;LogicTILE(37,01):alta_slice02:C <= LogicTILE(37,01):IMUX10:O0;1;LogicTILE(37,01):IMUX09;LogicTILE(37,01):IMUX09:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(37,01):alta_slice02:B;LogicTILE(37,01):alta_slice02:B <= LogicTILE(37,01):IMUX09:O0;1;LogicTILE(38,01):IMUX63;LogicTILE(38,01):IMUX63:I15 <= LogicTILE(38,01):RMUX29:O0;1;LogicTILE(38,01):RMUX34;LogicTILE(38,01):RMUX34:I17 <= LogicTILE(38,02):RMUX57:O0;1;LogicTILE(38,01):IMUX62;LogicTILE(38,01):IMUX62:I16 <= LogicTILE(38,01):RMUX34:O0;1;LogicTILE(38,01):alta_slice15:C;LogicTILE(38,01):alta_slice15:C <= LogicTILE(38,01):IMUX62:O0;1;LogicTILE(38,02):IMUX39;LogicTILE(38,02):IMUX39:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(38,02):alta_slice06:D;LogicTILE(38,02):alta_slice06:D <= LogicTILE(38,02):IMUX27:O0;1;LogicTILE(38,02):alta_slice06:C;LogicTILE(38,02):alta_slice06:C <= LogicTILE(38,02):IMUX26:O0;1;LogicTILE(38,02):IMUX35;LogicTILE(38,02):IMUX35:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(37,01):alta_slice02:D;LogicTILE(37,01):alta_slice02:D <= LogicTILE(37,01):IMUX11:O0;1;LogicTILE(38,02):alta_slice08:D;LogicTILE(38,02):alta_slice08:D <= LogicTILE(38,02):IMUX35:O0;1;LogicTILE(38,02):IMUX43;LogicTILE(38,02):IMUX43:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(38,02):alta_slice10:D;LogicTILE(38,02):alta_slice10:D <= LogicTILE(38,02):IMUX43:O0;1;LogicTILE(38,02):IMUX42;LogicTILE(38,02):IMUX42:I21 <= LogicTILE(38,02):RMUX64:O0;1;LogicTILE(38,02):IMUX63;LogicTILE(38,02):IMUX63:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(38,02):IMUX62;LogicTILE(38,02):IMUX62:I21 <= LogicTILE(38,02):RMUX64:O0;1;LogicTILE(38,01):RMUX29;LogicTILE(38,01):RMUX29:I17 <= LogicTILE(38,02):RMUX57:O0;1;LogicTILE(37,02):OMUX25;LogicTILE(37,02):OMUX25:I0 <= LogicTILE(37,02):alta_slice08:LutOut;1;LogicTILE(38,02):alta_slice15:C;LogicTILE(38,02):alta_slice15:C <= LogicTILE(38,02):IMUX62:O0;1;LogicTILE(38,02):alta_slice10:C;LogicTILE(38,02):alta_slice10:C <= LogicTILE(38,02):IMUX42:O0;1;LogicTILE(38,02):IMUX03;LogicTILE(38,02):IMUX03:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(38,02):alta_slice00:D;LogicTILE(38,02):alta_slice00:D <= LogicTILE(38,02):IMUX03:O0;1;LogicTILE(38,02):RMUX59;LogicTILE(38,02):RMUX59:I0 <= LogicTILE(37,02):OMUX24:O0;1;LogicTILE(38,02):IMUX11;LogicTILE(38,02):IMUX11:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(37,02):OMUX24;LogicTILE(37,02):OMUX24:I0 <= LogicTILE(37,02):alta_slice08:LutOut;1;LogicTILE(37,02):alta_slice00:D;LogicTILE(37,02):alta_slice00:D <= LogicTILE(37,02):IMUX03:O0;1;LogicTILE(38,02):RMUX64;LogicTILE(38,02):RMUX64:I0 <= LogicTILE(37,02):OMUX24:O0;1;LogicTILE(38,02):alta_slice02:C;LogicTILE(38,02):alta_slice02:C <= LogicTILE(38,02):IMUX10:O0;1;LogicTILE(37,02):IMUX03;LogicTILE(37,02):IMUX03:I21 <= LogicTILE(37,02):RMUX65:O0;1;LogicTILE(38,02):alta_slice02:D;LogicTILE(38,02):alta_slice02:D <= LogicTILE(38,02):IMUX11:O0;1;LogicTILE(37,02):alta_slice11:D;LogicTILE(37,02):alta_slice11:D <= LogicTILE(37,02):IMUX47:O0;1;LogicTILE(38,02):IMUX19;LogicTILE(38,02):IMUX19:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(38,02):alta_slice04:D;LogicTILE(38,02):alta_slice04:D <= LogicTILE(38,02):IMUX19:O0;1;LogicTILE(37,02):alta_slice02:D;LogicTILE(37,02):alta_slice02:D <= LogicTILE(37,02):IMUX11:O0;1;LogicTILE(37,02):IMUX31;LogicTILE(37,02):IMUX31:I21 <= LogicTILE(37,02):RMUX65:O0;1;LogicTILE(37,01):IMUX07;LogicTILE(37,01):IMUX07:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(37,02):IMUX47;LogicTILE(37,02):IMUX47:I21 <= LogicTILE(37,02):RMUX65:O0;1;LogicTILE(37,02):alta_slice07:D;LogicTILE(37,02):alta_slice07:D <= LogicTILE(37,02):IMUX31:O0;1;LogicTILE(38,01):alta_slice15:D;LogicTILE(38,01):alta_slice15:D <= LogicTILE(38,01):IMUX63:O0;1;LogicTILE(37,01):alta_slice11:C;LogicTILE(37,01):alta_slice11:C <= LogicTILE(37,01):IMUX46:O0;1;LogicTILE(37,02):IMUX30;LogicTILE(37,02):IMUX30:I5 <= LogicTILE(37,02):OMUX25:O0;1;LogicTILE(37,01):IMUX15;LogicTILE(37,01):IMUX15:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(37,02):RMUX65;LogicTILE(37,02):RMUX65:I0 <= LogicTILE(37,02):OMUX26:O0;1;LogicTILE(37,02):IMUX46;LogicTILE(37,02):IMUX46:I4 <= LogicTILE(37,02):OMUX25:O0;1;LogicTILE(37,02):alta_slice07:C;LogicTILE(37,02):alta_slice07:C <= LogicTILE(37,02):IMUX30:O0;1;LogicTILE(37,02):alta_slice11:C;LogicTILE(37,02):alta_slice11:C <= LogicTILE(37,02):IMUX46:O0;1;LogicTILE(38,02):alta_slice15:D;LogicTILE(38,02):alta_slice15:D <= LogicTILE(38,02):IMUX63:O0;1;LogicTILE(37,02):OMUX26;LogicTILE(37,02):OMUX26:I0 <= LogicTILE(37,02):alta_slice08:LutOut;1;LogicTILE(38,02):RMUX57;LogicTILE(38,02):RMUX57:I0 <= LogicTILE(37,02):OMUX24:O0;1;LogicTILE(37,01):alta_slice11:D;LogicTILE(37,01):alta_slice11:D <= LogicTILE(37,01):IMUX47:O0;1;LogicTILE(37,02):IMUX11;LogicTILE(37,02):IMUX11:I21 <= LogicTILE(37,02):RMUX65:O0;1;LogicTILE(37,01):IMUX14;LogicTILE(37,01):IMUX14:I25 <= LogicTILE(37,01):RMUX88:O0;1;LogicTILE(38,02):IMUX26;LogicTILE(38,02):IMUX26:I21 <= LogicTILE(38,02):RMUX64:O0;1;LogicTILE(37,01):IMUX46;LogicTILE(37,01):IMUX46:I25 <= LogicTILE(37,01):RMUX88:O0;1;LogicTILE(37,01):alta_slice01:D;LogicTILE(37,01):alta_slice01:D <= LogicTILE(37,01):IMUX07:O0;1;LogicTILE(37,01):IMUX43;LogicTILE(37,01):IMUX43:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(37,01):RMUX89;LogicTILE(37,01):RMUX89:I17 <= LogicTILE(37,02):RMUX67:O0;1;LogicTILE(38,02):alta_slice09:D;LogicTILE(38,02):alta_slice09:D <= LogicTILE(38,02):IMUX39:O0;1;LogicTILE(37,01):alta_slice03:D;LogicTILE(37,01):alta_slice03:D <= LogicTILE(37,01):IMUX15:O0;1;LogicTILE(37,02):alta_slice08:LutOut;;1;LogicTILE(37,01):RMUX88;LogicTILE(37,01):RMUX88:I17 <= LogicTILE(37,02):RMUX67:O0;1;LogicTILE(38,02):IMUX27;LogicTILE(38,02):IMUX27:I20 <= LogicTILE(38,02):RMUX59:O0;1;LogicTILE(37,01):IMUX47;LogicTILE(37,01):IMUX47:I25 <= LogicTILE(37,01):RMUX89:O0;1;LogicTILE(38,02):IMUX10;LogicTILE(38,02):IMUX10:I21 <= LogicTILE(38,02):RMUX64:O0;1;LogicTILE(37,02):RMUX67;LogicTILE(37,02):RMUX67:I0 <= LogicTILE(37,02):OMUX26:O0;1;LogicTILE(37,01):alta_slice10:D;LogicTILE(37,01):alta_slice10:D <= LogicTILE(37,01):IMUX43:O0;1;LogicTILE(37,01):alta_slice03:C;LogicTILE(37,01):alta_slice03:C <= LogicTILE(37,01):IMUX14:O0;1"
  wire $PACKER_VCC_NET

  attribute \ROUTING "LogicTILE(37,01):alta_slice15:C;LogicTILE(37,01):alta_slice15:C <= LogicTILE(37,01):IMUX62:O0;1;LogicTILE(37,01):OMUX05;LogicTILE(37,01):OMUX05:I1 <= LogicTILE(37,01):alta_slice01:Q;1;LogicTILE(37,01):RMUX10;LogicTILE(37,01):RMUX10:I1 <= LogicTILE(37,01):OMUX05:O0;1;LogicTILE(37,01):alta_slice14:C;LogicTILE(37,01):alta_slice14:C <= LogicTILE(37,01):IMUX58:O0;1;LogicTILE(37,01):OMUX04;LogicTILE(37,01):OMUX04:I1 <= LogicTILE(37,01):alta_slice01:Q;1;LogicTILE(37,01):alta_slice01:C;LogicTILE(37,01):alta_slice01:C <= LogicTILE(37,01):IMUX06:O0;1;LogicTILE(37,01):IMUX62;LogicTILE(37,01):IMUX62:I12 <= LogicTILE(37,01):RMUX10:O0;1;LogicTILE(37,01):IMUX58;LogicTILE(37,01):IMUX58:I12 <= LogicTILE(37,01):RMUX10:O0;1;LogicTILE(37,01):IMUX06;LogicTILE(37,01):IMUX06:I1 <= LogicTILE(37,01):OMUX04:O0;1;LogicTILE(37,01):alta_slice01:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[5]

  attribute \ROUTING "LogicTILE(38,04):RMUX31;LogicTILE(38,04):RMUX31:I14 <= LogicTILE(38,02):RMUX55:O0;1;IOTILE(40,04):RMUX06;IOTILE(40,04):RMUX06:I5 <= LogicTILE(38,04):RMUX31:O0;1;IOTILE(40,04):IOMUX01;IOTILE(40,04):IOMUX01:I1 <= IOTILE(40,04):RMUX06:O0;1;LogicTILE(38,03):IMUX01;LogicTILE(38,03):IMUX01:I17 <= LogicTILE(38,03):RMUX41:O0;1;LogicTILE(38,03):alta_slice00:B;LogicTILE(38,03):alta_slice00:B <= LogicTILE(38,03):IMUX01:O0;1;LogicTILE(38,02):RMUX55;LogicTILE(38,02):RMUX55:I2 <= LogicTILE(38,02):OMUX32:O0;1;LogicTILE(38,03):IMUX25;LogicTILE(38,03):IMUX25:I17 <= LogicTILE(38,03):RMUX41:O0;1;LogicTILE(38,03):alta_slice06:B;LogicTILE(38,03):alta_slice06:B <= LogicTILE(38,03):IMUX25:O0;1;LogicTILE(38,02):OMUX32;LogicTILE(38,02):OMUX32:I1 <= LogicTILE(38,02):alta_slice10:Q;1;LogicTILE(38,03):RMUX41;LogicTILE(38,03):RMUX41:I13 <= LogicTILE(38,02):RMUX55:O0;1;LogicTILE(38,02):OMUX31;LogicTILE(38,02):OMUX31:I1 <= LogicTILE(38,02):alta_slice10:Q;1;LogicTILE(38,02):RMUX53;LogicTILE(38,02):RMUX53:I2 <= LogicTILE(38,02):OMUX32:O0;1;LogicTILE(38,02):IMUX33;LogicTILE(38,02):IMUX33:I19 <= LogicTILE(38,02):RMUX53:O0;1;LogicTILE(38,02):IMUX41;LogicTILE(38,02):IMUX41:I5 <= LogicTILE(38,02):OMUX31:O0;1;LogicTILE(38,02):alta_slice08:B;LogicTILE(38,02):alta_slice08:B <= LogicTILE(38,02):IMUX33:O0;1;LogicTILE(38,02):alta_slice10:B;LogicTILE(38,02):alta_slice10:B <= LogicTILE(38,02):IMUX41:O0;1;LogicTILE(38,02):alta_slice10:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[19]

  attribute \ROUTING "LogicTILE(38,01):RMUX28;LogicTILE(38,01):RMUX28:I1 <= LogicTILE(38,01):OMUX17:O0;1;LogicTILE(38,01):IMUX60;LogicTILE(38,01):IMUX60:I15 <= LogicTILE(38,01):RMUX28:O0;1;LogicTILE(38,01):OMUX17;LogicTILE(38,01):OMUX17:I0 <= LogicTILE(38,01):alta_slice05:LutOut;1;LogicTILE(38,01):alta_slice15:A;LogicTILE(38,01):alta_slice15:A <= LogicTILE(38,01):IMUX60:O0;1;LogicTILE(38,01):alta_slice05:LutOut;;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_

  attribute \ROUTING "LogicTILE(37,02):alta_slice06:C;LogicTILE(37,02):alta_slice06:C <= LogicTILE(37,02):IMUX26:O0;1;LogicTILE(37,02):IMUX26;LogicTILE(37,02):IMUX26:I0 <= LogicTILE(37,02):OMUX01:O0;1;LogicTILE(37,02):IMUX06;LogicTILE(37,02):IMUX06:I0 <= LogicTILE(37,02):OMUX01:O0;1;LogicTILE(37,02):IMUX02;LogicTILE(37,02):IMUX02:I0 <= LogicTILE(37,02):OMUX01:O0;1;LogicTILE(37,02):alta_slice00:C;LogicTILE(37,02):alta_slice00:C <= LogicTILE(37,02):IMUX02:O0;1;LogicTILE(37,02):alta_slice01:C;LogicTILE(37,02):alta_slice01:C <= LogicTILE(37,02):IMUX06:O0;1;LogicTILE(37,02):OMUX01;LogicTILE(37,02):OMUX01:I1 <= LogicTILE(37,02):alta_slice00:Q;1;LogicTILE(37,02):alta_slice00:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[11]

  attribute \ROUTING "LogicTILE(37,02):alta_slice05:B;LogicTILE(37,02):alta_slice05:B <= LogicTILE(37,02):IMUX21:O0;1;LogicTILE(37,02):OMUX22;LogicTILE(37,02):OMUX22:I1 <= LogicTILE(37,02):alta_slice07:Q;1;LogicTILE(37,02):IMUX21;LogicTILE(37,02):IMUX21:I4 <= LogicTILE(37,02):OMUX22:O0;1;LogicTILE(37,02):IMUX53;LogicTILE(37,02):IMUX53:I3 <= LogicTILE(37,02):OMUX22:O0;1;LogicTILE(37,02):IMUX09;LogicTILE(37,02):IMUX09:I4 <= LogicTILE(37,02):OMUX22:O0;1;LogicTILE(37,02):IMUX29;LogicTILE(37,02):IMUX29:I4 <= LogicTILE(37,02):OMUX22:O0;1;LogicTILE(37,02):alta_slice13:B;LogicTILE(37,02):alta_slice13:B <= LogicTILE(37,02):IMUX53:O0;1;LogicTILE(37,02):alta_slice02:B;LogicTILE(37,02):alta_slice02:B <= LogicTILE(37,02):IMUX09:O0;1;LogicTILE(37,02):alta_slice07:B;LogicTILE(37,02):alta_slice07:B <= LogicTILE(37,02):IMUX29:O0;1;LogicTILE(37,02):alta_slice07:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[7]

  attribute \ROUTING "LogicTILE(38,02):ClkMUX15;LogicTILE(38,02):ClkMUX15:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX07;LogicTILE(38,02):ClkMUX07:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX00;LogicTILE(38,02):ClkMUX00:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX02;LogicTILE(38,02):ClkMUX02:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(37,02):ClkMUX01;LogicTILE(37,02):ClkMUX01:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(37,02):ClkMUX00;LogicTILE(37,02):ClkMUX00:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(37,02):CtrlMUX01;LogicTILE(37,02):CtrlMUX01:I22 <= LogicTILE(37,02):RMUX41:O0;1;LogicTILE(37,02):TileClkMUX00;LogicTILE(37,02):TileClkMUX00:I2 <= LogicTILE(37,02):CtrlMUX01:O0;1;LogicTILE(38,02):ClkMUX09;LogicTILE(38,02):ClkMUX09:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(37,01):ClkMUX14;LogicTILE(37,01):ClkMUX14:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX06;LogicTILE(38,02):ClkMUX06:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,03):CtrlMUX01;LogicTILE(38,03):CtrlMUX01:I8 <= RogicTILE(39,03):RMUX06:O0;1;LogicTILE(37,01):ClkMUX11;LogicTILE(37,01):ClkMUX11:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(37,02):ClkMUX13;LogicTILE(37,02):ClkMUX13:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(37,01):ClkMUX03;LogicTILE(37,01):ClkMUX03:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(37,01):ClkMUX00;LogicTILE(37,01):ClkMUX00:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(37,04):RMUX25;LogicTILE(37,04):RMUX25:I6 <= RogicTILE(39,04):RMUX79:O0;1;LogicTILE(37,02):alta_clkenctrl00:ClkIn;LogicTILE(37,02):alta_clkenctrl00:ClkIn <= LogicTILE(37,02):TileClkMUX00:O0;1;LogicTILE(37,01):CtrlMUX02;LogicTILE(37,01):CtrlMUX02:I23 <= LogicTILE(37,01):RMUX46:O0;1;LogicTILE(37,01):TileClkMUX01;LogicTILE(37,01):TileClkMUX01:I1 <= LogicTILE(37,01):CtrlMUX02:O0;1;LogicTILE(37,02):alta_clkenctrl00:ClkOut;LogicTILE(37,02):alta_clkenctrl00:ClkIn <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(37,02):RMUX41;LogicTILE(37,02):RMUX41:I19 <= LogicTILE(37,05):RMUX07:O0;1;LogicTILE(37,01):ClkMUX10;LogicTILE(37,01):ClkMUX10:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(37,01):alta_clkenctrl01:ClkOut;LogicTILE(37,01):alta_clkenctrl01:ClkIn <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(37,01):ClkMUX02;LogicTILE(37,01):ClkMUX02:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(38,03):alta_clkenctrl00:ClkOut;LogicTILE(38,03):alta_clkenctrl00:ClkIn <= LogicTILE(38,03):alta_clkenctrl00:ClkOut;1;LogicTILE(38,01):ClkMUX15;LogicTILE(38,01):ClkMUX15:I0 <= LogicTILE(38,01):alta_clkenctrl00:ClkOut;1;LogicTILE(38,02):CtrlMUX02;LogicTILE(38,02):CtrlMUX02:I8 <= RogicTILE(39,02):RMUX00:O0;1;LogicTILE(38,03):alta_clkenctrl00:ClkIn;LogicTILE(38,03):alta_clkenctrl00:ClkIn <= LogicTILE(38,03):TileClkMUX00:O0;1;LogicTILE(37,05):RMUX07;LogicTILE(37,05):RMUX07:I13 <= LogicTILE(37,04):RMUX25:O0;1;RogicTILE(39,01):RMUX00;RogicTILE(39,01):RMUX00:I16 <= RogicTILE(39,04):RMUX73:O0;1;LogicTILE(38,01):CtrlMUX00;LogicTILE(38,01):CtrlMUX00:I8 <= RogicTILE(39,01):RMUX00:O0;1;RogicTILE(39,12):RMUX14;RogicTILE(39,12):RMUX14:I3 <= RogicTILE(39,12):BufMUX03:O0;1;RogicTILE(39,04):RMUX79;RogicTILE(39,04):RMUX79:I20 <= RogicTILE(39,08):RMUX67:O0;1;LogicTILE(38,01):TileClkMUX00;LogicTILE(38,01):TileClkMUX00:I1 <= LogicTILE(38,01):CtrlMUX00:O0;1;LogicTILE(37,02):ClkMUX07;LogicTILE(37,02):ClkMUX07:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(38,01):alta_clkenctrl00:ClkIn;LogicTILE(38,01):alta_clkenctrl00:ClkIn <= LogicTILE(38,01):TileClkMUX00:O0;1;LogicTILE(38,01):alta_clkenctrl00:ClkOut;LogicTILE(38,01):alta_clkenctrl00:ClkIn <= LogicTILE(38,01):alta_clkenctrl00:ClkOut;1;RogicTILE(39,03):RMUX06;RogicTILE(39,03):RMUX06:I17 <= RogicTILE(39,04):RMUX73:O0;1;LogicTILE(38,01):ClkMUX12;LogicTILE(38,01):ClkMUX12:I0 <= LogicTILE(38,01):alta_clkenctrl00:ClkOut;1;LogicTILE(37,01):alta_clkenctrl01:ClkIn;LogicTILE(37,01):alta_clkenctrl01:ClkIn <= LogicTILE(37,01):TileClkMUX01:O0;1;RogicTILE(39,08):RMUX67;RogicTILE(39,08):RMUX67:I20 <= RogicTILE(39,12):RMUX14:O0;1;LogicTILE(37,02):ClkMUX02;LogicTILE(37,02):ClkMUX02:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;IOTILE(40,12):InputMUX03;IOTILE(40,12):InputMUX03:I0 <= IOTILE(40,12):alta_io02:combout;1;LogicTILE(38,03):TileClkMUX00;LogicTILE(38,03):TileClkMUX00:I2 <= LogicTILE(38,03):CtrlMUX01:O0;1;LogicTILE(37,02):ClkMUX11;LogicTILE(37,02):ClkMUX11:I0 <= LogicTILE(37,02):alta_clkenctrl00:ClkOut;1;LogicTILE(38,03):ClkMUX06;LogicTILE(38,03):ClkMUX06:I0 <= LogicTILE(38,03):alta_clkenctrl00:ClkOut;1;LogicTILE(37,01):ClkMUX01;LogicTILE(37,01):ClkMUX01:I1 <= LogicTILE(37,01):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):alta_clkenctrl01:ClkIn;LogicTILE(38,02):alta_clkenctrl01:ClkIn <= LogicTILE(38,02):TileClkMUX01:O0;1;LogicTILE(38,02):alta_clkenctrl01:ClkOut;LogicTILE(38,02):alta_clkenctrl01:ClkIn <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX10;LogicTILE(38,02):ClkMUX10:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(37,01):RMUX46;LogicTILE(37,01):RMUX46:I20 <= LogicTILE(37,05):RMUX07:O0;1;LogicTILE(38,02):ClkMUX08;LogicTILE(38,02):ClkMUX08:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;LogicTILE(38,02):ClkMUX03;LogicTILE(38,02):ClkMUX03:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;RogicTILE(39,02):RMUX00;RogicTILE(39,02):RMUX00:I18 <= RogicTILE(39,04):RMUX73:O0;1;RogicTILE(39,12):BufMUX03;RogicTILE(39,12):BufMUX03:I0 <= IOTILE(40,12):InputMUX03:O0;1;RogicTILE(39,04):RMUX73;RogicTILE(39,04):RMUX73:I20 <= RogicTILE(39,08):RMUX67:O0;1;LogicTILE(38,02):ClkMUX04;LogicTILE(38,02):ClkMUX04:I1 <= LogicTILE(38,02):alta_clkenctrl01:ClkOut;1;IOTILE(40,12):alta_io02:combout;;1;LogicTILE(38,02):TileClkMUX01;LogicTILE(38,02):TileClkMUX01:I1 <= LogicTILE(38,02):CtrlMUX02:O0;1"
  attribute \src "blinky10k.v:3.7-3.10"
  wire \clk

  attribute \ROUTING "LogicTILE(37,01):alta_slice09:B;LogicTILE(37,01):alta_slice09:B <= LogicTILE(37,01):IMUX37:O0;1;LogicTILE(37,01):alta_slice00:B;LogicTILE(37,01):alta_slice00:B <= LogicTILE(37,01):IMUX01:O0;1;LogicTILE(37,01):alta_slice10:B;LogicTILE(37,01):alta_slice10:B <= LogicTILE(37,01):IMUX41:O0;1;LogicTILE(37,01):OMUX10;LogicTILE(37,01):OMUX10:I1 <= LogicTILE(37,01):alta_slice03:Q;1;LogicTILE(37,01):IMUX37;LogicTILE(37,01):IMUX37:I1 <= LogicTILE(37,01):OMUX10:O0;1;LogicTILE(37,01):IMUX01;LogicTILE(37,01):IMUX01:I2 <= LogicTILE(37,01):OMUX10:O0;1;LogicTILE(37,01):IMUX41;LogicTILE(37,01):IMUX41:I1 <= LogicTILE(37,01):OMUX10:O0;1;LogicTILE(37,01):IMUX13;LogicTILE(37,01):IMUX13:I2 <= LogicTILE(37,01):OMUX10:O0;1;LogicTILE(37,01):alta_slice03:B;LogicTILE(37,01):alta_slice03:B <= LogicTILE(37,01):IMUX13:O0;1;LogicTILE(37,01):alta_slice03:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[1]

  attribute \ROUTING "LogicTILE(38,01):RMUX87;LogicTILE(38,01):RMUX87:I0 <= LogicTILE(38,01):OMUX38:O0;1;IOTILE(38,00):RMUX20;IOTILE(38,00):RMUX20:I2 <= LogicTILE(38,01):RMUX87:O0;1;IOTILE(38,00):IOMUX02;IOTILE(38,00):IOMUX02:I5 <= IOTILE(38,00):RMUX20:O0;1;LogicTILE(38,01):OMUX38;LogicTILE(38,01):OMUX38:I1 <= LogicTILE(38,01):alta_slice12:Q;1;LogicTILE(38,01):OMUX37;LogicTILE(38,01):OMUX37:I1 <= LogicTILE(38,01):alta_slice12:Q;1;LogicTILE(38,01):alta_slice12:D;LogicTILE(38,01):alta_slice12:D <= LogicTILE(38,01):IMUX51:O0;1;LogicTILE(38,01):alta_slice05:D;LogicTILE(38,01):alta_slice05:D <= LogicTILE(38,01):IMUX23:O0;1;LogicTILE(38,01):RMUX89;LogicTILE(38,01):RMUX89:I0 <= LogicTILE(38,01):OMUX38:O0;1;LogicTILE(38,01):IMUX23;LogicTILE(38,01):IMUX23:I25 <= LogicTILE(38,01):RMUX89:O0;1;LogicTILE(38,01):IMUX51;LogicTILE(38,01):IMUX51:I6 <= LogicTILE(38,01):OMUX37:O0;1;LogicTILE(38,01):alta_slice12:Q;;1"
  attribute \src "blinky10k.v:9.13-9.17"
  attribute \force_downto 1
  wire \ctr[24]

  attribute \ROUTING "LogicTILE(37,01):alta_slice09:C;LogicTILE(37,01):alta_slice09:C <= LogicTILE(37,01):IMUX38:O0;1;LogicTILE(37,01):IMUX38;LogicTILE(37,01):IMUX38:I6 <= LogicTILE(37,01):OMUX31:O0;1;LogicTILE(37,01):IMUX02;LogicTILE(37,01):IMUX02:I6 <= LogicTILE(37,01):OMUX31:O0;1;LogicTILE(37,01):IMUX42;LogicTILE(37,01):IMUX42:I5 <= LogicTILE(37,01):OMUX31:O0;1;LogicTILE(37,01):alta_slice00:C;LogicTILE(37,01):alta_slice00:C <= LogicTILE(37,01):IMUX02:O0;1;LogicTILE(37,01):alta_slice10:C;LogicTILE(37,01):alta_slice10:C <= LogicTILE(37,01):IMUX42:O0;1;LogicTILE(37,01):OMUX31;LogicTILE(37,01):OMUX31:I1 <= LogicTILE(37,01):alta_slice10:Q;1;LogicTILE(37,01):alta_slice10:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[2]

  attribute \ROUTING "LogicTILE(37,01):OMUX02;LogicTILE(37,01):OMUX02:I1 <= LogicTILE(37,01):alta_slice00:Q;1;LogicTILE(37,01):RMUX17;LogicTILE(37,01):RMUX17:I0 <= LogicTILE(37,01):OMUX02:O0;1;LogicTILE(37,01):alta_slice09:D;LogicTILE(37,01):alta_slice09:D <= LogicTILE(37,01):IMUX39:O0;1;LogicTILE(37,01):IMUX39;LogicTILE(37,01):IMUX39:I13 <= LogicTILE(37,01):RMUX17:O0;1;LogicTILE(37,01):alta_slice00:Q;;1;LogicTILE(37,01):IMUX03;LogicTILE(37,01):IMUX03:I0 <= LogicTILE(37,01):OMUX01:O0;1;LogicTILE(37,01):alta_slice00:D;LogicTILE(37,01):alta_slice00:D <= LogicTILE(37,01):IMUX03:O0;1;LogicTILE(37,01):OMUX01;LogicTILE(37,01):OMUX01:I1 <= LogicTILE(37,01):alta_slice00:Q;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[3]

  attribute \ROUTING "LogicTILE(37,02):alta_slice06:B;LogicTILE(37,02):alta_slice06:B <= LogicTILE(37,02):IMUX25:O0;1;LogicTILE(37,02):alta_slice01:B;LogicTILE(37,02):alta_slice01:B <= LogicTILE(37,02):IMUX05:O0;1;LogicTILE(37,02):OMUX34;LogicTILE(37,02):OMUX34:I1 <= LogicTILE(37,02):alta_slice11:Q;1;LogicTILE(37,02):IMUX25;LogicTILE(37,02):IMUX25:I6 <= LogicTILE(37,02):OMUX34:O0;1;LogicTILE(37,02):IMUX05;LogicTILE(37,02):IMUX05:I6 <= LogicTILE(37,02):OMUX34:O0;1;LogicTILE(37,02):IMUX01;LogicTILE(37,02):IMUX01:I6 <= LogicTILE(37,02):OMUX34:O0;1;LogicTILE(37,02):IMUX45;LogicTILE(37,02):IMUX45:I6 <= LogicTILE(37,02):OMUX34:O0;1;LogicTILE(37,02):alta_slice11:B;LogicTILE(37,02):alta_slice11:B <= LogicTILE(37,02):IMUX45:O0;1;LogicTILE(37,02):alta_slice00:B;LogicTILE(37,02):alta_slice00:B <= LogicTILE(37,02):IMUX01:O0;1;LogicTILE(37,02):alta_slice11:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[10]

  attribute \ROUTING "LogicTILE(37,02):alta_slice05:C;LogicTILE(37,02):alta_slice05:C <= LogicTILE(37,02):IMUX22:O0;1;LogicTILE(37,02):IMUX22;LogicTILE(37,02):IMUX22:I1 <= LogicTILE(37,02):OMUX07:O0;1;LogicTILE(37,02):IMUX54;LogicTILE(37,02):IMUX54:I1 <= LogicTILE(37,02):OMUX07:O0;1;LogicTILE(37,02):IMUX10;LogicTILE(37,02):IMUX10:I1 <= LogicTILE(37,02):OMUX07:O0;1;LogicTILE(37,02):alta_slice02:Q;;1;LogicTILE(37,02):OMUX07;LogicTILE(37,02):OMUX07:I1 <= LogicTILE(37,02):alta_slice02:Q;1;LogicTILE(37,02):alta_slice02:C;LogicTILE(37,02):alta_slice02:C <= LogicTILE(37,02):IMUX10:O0;1;LogicTILE(37,02):alta_slice13:C;LogicTILE(37,02):alta_slice13:C <= LogicTILE(37,02):IMUX54:O0;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[8]

  attribute \ROUTING "LogicTILE(38,02):alta_slice13:A;LogicTILE(38,02):alta_slice13:A <= LogicTILE(38,02):IMUX52:O0;1;LogicTILE(38,02):alta_slice03:A;LogicTILE(38,02):alta_slice03:A <= LogicTILE(38,02):IMUX12:O0;1;LogicTILE(38,02):OMUX05;LogicTILE(38,02):OMUX05:I0 <= LogicTILE(38,02):alta_slice01:LutOut;1;LogicTILE(38,02):RMUX10;LogicTILE(38,02):RMUX10:I1 <= LogicTILE(38,02):OMUX05:O0;1;LogicTILE(38,02):IMUX52;LogicTILE(38,02):IMUX52:I12 <= LogicTILE(38,02):RMUX10:O0;1;LogicTILE(38,02):IMUX12;LogicTILE(38,02):IMUX12:I12 <= LogicTILE(38,02):RMUX10:O0;1;LogicTILE(38,02):IMUX16;LogicTILE(38,02):IMUX16:I12 <= LogicTILE(38,02):RMUX10:O0;1;LogicTILE(38,02):alta_slice01:LutOut;;1;LogicTILE(38,02):IMUX60;LogicTILE(38,02):IMUX60:I12 <= LogicTILE(38,02):RMUX10:O0;1;LogicTILE(38,02):alta_slice04:A;LogicTILE(38,02):alta_slice04:A <= LogicTILE(38,02):IMUX16:O0;1;LogicTILE(38,02):alta_slice15:A;LogicTILE(38,02):alta_slice15:A <= LogicTILE(38,02):IMUX60:O0;1"
  wire $abc$540$new_n74_

  attribute \ROUTING "LogicTILE(37,01):alta_slice15:A;LogicTILE(37,01):alta_slice15:A <= LogicTILE(37,01):IMUX60:O0;1;LogicTILE(37,01):alta_slice14:A;LogicTILE(37,01):alta_slice14:A <= LogicTILE(37,01):IMUX56:O0;1;LogicTILE(37,01):alta_slice01:A;LogicTILE(37,01):alta_slice01:A <= LogicTILE(37,01):IMUX04:O0;1;LogicTILE(37,01):OMUX29;LogicTILE(37,01):OMUX29:I0 <= LogicTILE(37,01):alta_slice09:LutOut;1;LogicTILE(37,01):IMUX60;LogicTILE(37,01):IMUX60:I19 <= LogicTILE(37,01):RMUX52:O0;1;LogicTILE(37,01):IMUX56;LogicTILE(37,01):IMUX56:I19 <= LogicTILE(37,01):RMUX52:O0;1;LogicTILE(37,01):IMUX04;LogicTILE(37,01):IMUX04:I19 <= LogicTILE(37,01):RMUX52:O0;1;LogicTILE(37,01):IMUX44;LogicTILE(37,01):IMUX44:I19 <= LogicTILE(37,01):RMUX52:O0;1;LogicTILE(37,01):alta_slice11:A;LogicTILE(37,01):alta_slice11:A <= LogicTILE(37,01):IMUX44:O0;1;LogicTILE(37,01):RMUX52;LogicTILE(37,01):RMUX52:I1 <= LogicTILE(37,01):OMUX29:O0;1;LogicTILE(37,01):alta_slice09:LutOut;;1"
  attribute \src "blinky10k.v:29.9-29.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_

  attribute \ROUTING "LogicTILE(37,01):alta_slice14:B;LogicTILE(37,01):alta_slice14:B <= LogicTILE(37,01):IMUX57:O0;1;LogicTILE(37,01):alta_slice15:B;LogicTILE(37,01):alta_slice15:B <= LogicTILE(37,01):IMUX61:O0;1;LogicTILE(37,01):OMUX34;LogicTILE(37,01):OMUX34:I1 <= LogicTILE(37,01):alta_slice11:Q;1;LogicTILE(37,01):IMUX61;LogicTILE(37,01):IMUX61:I5 <= LogicTILE(37,01):OMUX34:O0;1;LogicTILE(37,01):IMUX57;LogicTILE(37,01):IMUX57:I5 <= LogicTILE(37,01):OMUX34:O0;1;LogicTILE(37,01):IMUX05;LogicTILE(37,01):IMUX05:I6 <= LogicTILE(37,01):OMUX34:O0;1;LogicTILE(37,01):IMUX45;LogicTILE(37,01):IMUX45:I6 <= LogicTILE(37,01):OMUX34:O0;1;LogicTILE(37,01):alta_slice01:B;LogicTILE(37,01):alta_slice01:B <= LogicTILE(37,01):IMUX05:O0;1;LogicTILE(37,01):alta_slice11:B;LogicTILE(37,01):alta_slice11:B <= LogicTILE(37,01):IMUX45:O0;1;LogicTILE(37,01):alta_slice11:Q;;1"
  attribute \src "blinky10k.v:27.12-27.15"
  attribute \force_downto 1
  wire \ctr[4]

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$574_LC
    parameter \FF_USED 1
    parameter \INIT 16'0101010101010101
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $PACKER_VCC_NET \ctr[0] }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[0]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,01):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$573_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[24] \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,01):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$572_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[25] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[25]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,01):alta_slice12"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$571_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[24] \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[24]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice04"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$562_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[17]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$561_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \F $abc$540$new_n74_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$560_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[16] $abc$540$new_n74_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[16]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$559_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[15]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$558_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[14] \ctr[13] $abc$540$new_n70_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[14]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$556_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[13] $abc$540$new_n70_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[13]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$555_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[12]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$554_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[11]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice05"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$553_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$552_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[10]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$551_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[9]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice02"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$550_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[8] \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[8]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice15"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$549_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice07"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$548_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[7] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[7]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice14"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$547_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[6]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice01"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$546_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[5] \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[5]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$545_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice11"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$544_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[4] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[4]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$543_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[3]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$542_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[2] \ctr[1] \ctr[0] }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[2]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,01):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$541_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[1] \ctr[0] }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[1]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice09"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$570_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[23] \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[23]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(38,00):alta_rio03"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:11.49-11.72"
  attribute \keep 1
  cell \GENERIC_IOB \led7_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[25]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$568_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[22] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[22]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,02):alta_rio01"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:15.49-15.72"
  attribute \keep 1
  cell \GENERIC_IOB \led5_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[23]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice08"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$566_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \I { $PACKER_VCC_NET \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[20]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,03):alta_rio01"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:19.49-19.72"
  attribute \keep 1
  cell \GENERIC_IOB \led3_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[21]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice03"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$563_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[18]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,04):alta_rio00"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:25.49-25.72"
  attribute \keep 1
  cell \GENERIC_IOB \led0_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[18]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$557_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_ }
    connect \F $abc$540$new_n70_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,12):alta_rio02"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:5.49-5.67"
  attribute \keep 1
  cell \GENERIC_IOB \clk_ibuf
    parameter \OUTPUT_USED 0
    parameter \INPUT_USED 1
    connect \O \clk
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,03):alta_slice06"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$567_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[21]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,02):alta_rio00"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:17.49-17.72"
  attribute \keep 1
  cell \GENERIC_IOB \led4_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[22]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice13"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$565_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$540$new_n74_ }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,03):alta_rio00"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:21.49-21.72"
  attribute \keep 1
  cell \GENERIC_IOB \led2_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[20]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(37,02):alta_slice08"
  cell \GENERIC_SLICE $PACKER_VCC
    parameter \FF_USED 0
    parameter \INIT 16'1111111111111111
    parameter \K 4
    connect \I { $auto$jsonparse.cc:516:json_import$4 $auto$jsonparse.cc:516:json_import$3 $auto$jsonparse.cc:516:json_import$2 $auto$jsonparse.cc:516:json_import$1 }
    connect \F $PACKER_VCC_NET
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,03):alta_slice00"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$569_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \F $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
    connect \CLK { }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(38,00):alta_rio02"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:13.49-13.72"
  attribute \keep 1
  cell \GENERIC_IOB \led6_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[24]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(38,02):alta_slice10"
  attribute \module_not_derived 1
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$540$auto$blifparse.cc:498:parse_blif$564_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[19] $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_ }
    connect \F { }
    connect \CLK \clk
    connect \Q \ctr[19]
  end

  attribute \BEL_STRENGTH 5
  attribute \NEXTPNR_BEL "IOTILE(40,04):alta_rio01"
  attribute \module_not_derived 1
  attribute \src "blinky10k.v:23.49-23.72"
  attribute \keep 1
  cell \GENERIC_IOB \led1_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \ctr[19]
  end
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:93.1-97.10"
module \alta_boot

  attribute \src "synth/prims.v:95.10-95.15"
  wire output 2 \o_osc

  attribute \src "synth/prims.v:94.9-94.18"
  wire input 1 \i_osc_enb
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:72.1-90.10"
module \GENERIC_PLL

  parameter \CLKOUT0_DIV 6'000000
  parameter \CLKOUT1_DIV 6'000000
  parameter \CLKOUT2_DIV 6'000000
  parameter \CLKOUT3_DIV 6'000000
  parameter \CLKOUT0_DEL 6'000000
  parameter \CLKOUT1_DEL 6'000000
  parameter \CLKOUT2_DEL 6'000000
  parameter \CLKOUT3_DEL 6'000000

  attribute \src "synth/prims.v:87.8-87.13"
  wire input 12 \clkfb

  attribute \src "synth/prims.v:86.8-86.14"
  wire input 11 \resetn

  attribute \src "synth/prims.v:85.8-85.13"
  wire input 10 \pllen

  attribute \src "synth/prims.v:84.36-84.43"
  wire output 9 \clkout3

  attribute \src "synth/prims.v:84.27-84.34"
  wire output 8 \clkout2

  attribute \src "synth/prims.v:84.18-84.25"
  wire output 7 \clkout1

  attribute \src "synth/prims.v:84.9-84.16"
  wire output 6 \clkout0

  attribute \src "synth/prims.v:83.41-83.50"
  wire input 5 \clkout3en

  attribute \src "synth/prims.v:83.30-83.39"
  wire input 4 \clkout2en

  attribute \src "synth/prims.v:83.19-83.28"
  wire input 3 \clkout1en

  attribute \src "synth/prims.v:83.8-83.17"
  wire input 2 \clkout0en

  attribute \src "synth/prims.v:82.8-82.13"
  wire input 1 \clkin
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:60.1-70.10"
module \GENERIC_BRAM

  parameter \INIT_VAL 4608'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

  attribute \src "synth/prims.v:68.17-68.23"
  wire input 14 \WeRenB

  attribute \src "synth/prims.v:68.9-68.15"
  wire input 13 \WeRenA

  attribute \src "synth/prims.v:67.23-67.34"
  wire input 12 \AsyncReset1

  attribute \src "synth/prims.v:67.15-67.21"
  wire input 11 \ClkEn1

  attribute \src "synth/prims.v:67.9-67.13"
  wire input 10 \Clk1

  attribute \src "synth/prims.v:66.23-66.34"
  wire input 9 \AsyncReset0

  attribute \src "synth/prims.v:66.15-66.21"
  wire input 8 \ClkEn0

  attribute \src "synth/prims.v:66.9-66.13"
  wire input 7 \Clk0

  attribute \src "synth/prims.v:65.26-65.34"
  wire width 18 output 6 \DataOutB

  attribute \src "synth/prims.v:65.16-65.24"
  wire width 18 output 5 \DataOutA

  attribute \src "synth/prims.v:64.26-64.34"
  wire width 12 input 4 \AddressB

  attribute \src "synth/prims.v:64.16-64.24"
  wire width 12 input 3 \AddressA

  attribute \src "synth/prims.v:63.27-63.34"
  wire width 18 input 2 \DataInB

  attribute \src "synth/prims.v:63.17-63.24"
  wire width 18 input 1 \DataInA
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:40.1-58.10"
module \GENERIC_IOB

  parameter \INPUT_USED 1'0
  parameter \OUTPUT_USED 1'0
  parameter \ENABLE_USED 1'0

  attribute \src "synth/prims.v:47.9-47.10"
  wire output 4 \O

  attribute \src "synth/prims.v:46.11-46.13"
  wire input 3 \EN

  attribute \src "synth/prims.v:46.8-46.9"
  wire input 2 \I

  attribute \src "synth/prims.v:45.8-45.11"
  wire inout 1 \PAD
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:21.1-38.10"
module \GENERIC_SLICE

  parameter \K 4
  parameter \INIT 16'0000000000000000
  parameter \FF_USED 1'0

  attribute \src "synth/prims.v:29.9-29.10"
  wire output 4 \Q

  attribute \src "synth/prims.v:28.9-28.10"
  wire output 3 \F

  attribute \src "synth/prims.v:27.16-27.17"
  wire width 4 input 2 \I

  attribute \src "synth/prims.v:26.8-26.11"
  wire input 1 \CLK
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:13.1-19.10"
module \DFF

  attribute \src "synth/prims.v:15.13-15.14"
  wire output 3 \Q

  attribute \src "synth/prims.v:14.13-14.14"
  wire input 2 \D

  attribute \src "synth/prims.v:14.8-14.11"
  wire input 1 \CLK
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:3.1-11.10"
module \LUT

  parameter \K 4
  parameter \INIT 16'0000000000000000

  attribute \src "synth/prims.v:8.9-8.10"
  wire output 2 \Q

  attribute \src "synth/prims.v:7.16-7.17"
  wire width 4 input 1 \I
end
