Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:52:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned/post_route_timing_summary.rpt
| Design       : Div_64b_unsigned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.028    -1388.873                    736                 2068        0.057        0.000                      0                 2068        4.230        0.000                       0                  2164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.028    -1388.873                    736                 2068        0.057        0.000                      0                 2068        4.230        0.000                       0                  2164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          736  Failing Endpoints,  Worst Slack       -3.028ns,  Total Violation    -1388.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.028ns  (required time - arrival time)
  Source:                 denom17_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_3_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.988ns  (logic 6.998ns (53.882%)  route 5.990ns (46.118%))
  Logic Levels:           52  (CARRY4=44 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.704     0.704    clock
    SLICE_X43Y106        FDRE                                         r  denom17_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.341     1.045 r  denom17_reg[1]_replica/Q
                         net (fo=3, routed)           0.592     1.637    denom17[1]_repN
    SLICE_X40Y106        LUT4 (Prop_lut4_I0_O)        0.097     1.734 r  quo17_q[7]_i_99/O
                         net (fo=1, routed)           0.000     1.734    quo17_q[7]_i_99_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  quo17_q_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     2.129    quo17_q_reg[7]_i_83_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.218 r  quo17_q_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.218    quo17_q_reg[7]_i_74_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.307 r  quo17_q_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.307    quo17_q_reg[7]_i_65_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.396 r  quo17_q_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     2.396    quo17_q_reg[7]_i_56_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.485 r  quo17_q_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.485    quo17_q_reg[7]_i_47_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.574 r  quo17_q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.574    quo17_q_reg[7]_i_38_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.663 r  quo17_q_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.663    quo17_q_reg[7]_i_29_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.752 r  quo17_q_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.752    quo17_q_reg[7]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.841 r  quo17_q_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.841    quo17_q_reg[7]_i_11_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.930 r  quo17_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.930    quo17_q_reg[7]_i_2_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.019 r  quo17_q_reg[7]_i_1/CO[3]
                         net (fo=578, routed)         0.796     3.815    quo17_d[7]
    SLICE_X42Y118        LUT3 (Prop_lut3_I1_O)        0.097     3.912 r  numer_temp_3_q[20]_i_3/O
                         net (fo=6, routed)           0.227     4.139    numer_temp_3_q[20]_i_3_n_0
    SLICE_X39Y118        LUT6 (Prop_lut6_I0_O)        0.097     4.236 r  quo17_q[6]_i_87/O
                         net (fo=1, routed)           0.476     4.712    quo17_q[6]_i_87_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     4.997 r  quo17_q_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.997    quo17_q_reg[6]_i_77_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.086 r  quo17_q_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     5.086    quo17_q_reg[6]_i_68_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.175 r  quo17_q_reg[6]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.175    quo17_q_reg[6]_i_59_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.264 r  quo17_q_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.264    quo17_q_reg[6]_i_50_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.353 r  quo17_q_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.353    quo17_q_reg[6]_i_41_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.442 r  quo17_q_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.442    quo17_q_reg[6]_i_32_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.531 r  quo17_q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.007     5.539    quo17_q_reg[6]_i_23_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.628 r  quo17_q_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.628    quo17_q_reg[6]_i_14_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.717 r  quo17_q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.717    quo17_q_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.806 r  quo17_q_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.806    quo17_q_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     6.029 r  quo17_q_reg[6]_i_1/CO[0]
                         net (fo=360, routed)         0.917     6.946    quo17_d[6]
    SLICE_X43Y119        LUT5 (Prop_lut5_I1_O)        0.279     7.225 r  numer_temp_3_q[21]_i_2/O
                         net (fo=8, routed)           0.351     7.575    numer_temp_3_q[21]_i_2_n_0
    SLICE_X43Y119        LUT6 (Prop_lut6_I0_O)        0.097     7.672 r  quo17_q[5]_i_81/O
                         net (fo=1, routed)           0.446     8.118    quo17_q[5]_i_81_n_0
    SLICE_X45Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     8.510 r  quo17_q_reg[5]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.510    quo17_q_reg[5]_i_68_n_0
    SLICE_X45Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.599 r  quo17_q_reg[5]_i_59/CO[3]
                         net (fo=1, routed)           0.000     8.599    quo17_q_reg[5]_i_59_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.688 r  quo17_q_reg[5]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.688    quo17_q_reg[5]_i_50_n_0
    SLICE_X45Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.777 r  quo17_q_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.777    quo17_q_reg[5]_i_41_n_0
    SLICE_X45Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.866 r  quo17_q_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.866    quo17_q_reg[5]_i_32_n_0
    SLICE_X45Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.955 r  quo17_q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.007     8.963    quo17_q_reg[5]_i_23_n_0
    SLICE_X45Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.052 r  quo17_q_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.052    quo17_q_reg[5]_i_14_n_0
    SLICE_X45Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.141 r  quo17_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.141    quo17_q_reg[5]_i_5_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.230 r  quo17_q_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.230    quo17_q_reg[5]_i_2_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     9.453 r  quo17_q_reg[5]_i_1/CO[0]
                         net (fo=347, routed)         0.829    10.282    quo17_d[5]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.279    10.561 r  numer_temp_3_q[6]_i_2/O
                         net (fo=4, routed)           0.358    10.919    numer_temp_3_q[6]_i_2_n_0
    SLICE_X49Y121        LUT6 (Prop_lut6_I0_O)        0.097    11.016 r  quo17_q[4]_i_99/O
                         net (fo=1, routed)           0.234    11.250    quo17_q[4]_i_99_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    11.636 r  quo17_q_reg[4]_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.636    quo17_q_reg[4]_i_88_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.728 r  quo17_q_reg[4]_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.728    quo17_q_reg[4]_i_79_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.820 r  quo17_q_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.820    quo17_q_reg[4]_i_70_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.912 r  quo17_q_reg[4]_i_61/CO[3]
                         net (fo=1, routed)           0.007    11.919    quo17_q_reg[4]_i_61_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.011 r  quo17_q_reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.011    quo17_q_reg[4]_i_52_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.103 r  quo17_q_reg[4]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.103    quo17_q_reg[4]_i_43_n_0
    SLICE_X46Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.195 r  quo17_q_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.195    quo17_q_reg[4]_i_34_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.287 r  quo17_q_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.287    quo17_q_reg[4]_i_25_n_0
    SLICE_X46Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.379 r  quo17_q_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.379    quo17_q_reg[4]_i_16_n_0
    SLICE_X46Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.471 r  quo17_q_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.471    quo17_q_reg[4]_i_7_n_0
    SLICE_X46Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.563 r  quo17_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.563    quo17_q_reg[4]_i_2_n_0
    SLICE_X46Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.136    12.699 r  quo17_q_reg[4]_i_1/CO[1]
                         net (fo=92, routed)          0.742    13.441    quo17_d[4]
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.251    13.692 r  numer_temp_3_q[45]_i_1/O
                         net (fo=1, routed)           0.000    13.692    numer_temp_3_d[45]
    SLICE_X49Y127        FDRE                                         r  numer_temp_3_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2163, unset)         0.669    10.669    clock
    SLICE_X49Y127        FDRE                                         r  numer_temp_3_q_reg[45]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X49Y127        FDRE (Setup_fdre_C_D)        0.030    10.663    numer_temp_3_q_reg[45]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 -3.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 numer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            numer_temp_7_q_reg[3]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.411     0.411    clock
    SLICE_X51Y122        FDRE                                         r  numer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  numer_reg[3]/Q
                         net (fo=1, routed)           0.055     0.607    numer_reg_n_0_[3]
    SLICE_X50Y122        SRLC32E                                      r  numer_temp_7_q_reg[3]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2163, unset)         0.432     0.432    clock
    SLICE_X50Y122        SRLC32E                                      r  numer_temp_7_q_reg[3]_srl17/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    numer_temp_7_q_reg[3]_srl17
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y106  denom0_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y61   quo17_q_reg[35]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X66Y61   quo17_q_reg[35]_srl9/CLK



