// Seed: 658159252
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  id_3 :
  assert property (@(1'b0 or -1) 1)
  else;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
