#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* TEST */
TEST__0__DM__MASK EQU 0x07
TEST__0__DM__SHIFT EQU 0
TEST__0__DR EQU CYREG_PRT1_DR
TEST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TEST__0__HSIOM_MASK EQU 0x0000000F
TEST__0__HSIOM_SHIFT EQU 0
TEST__0__INTCFG EQU CYREG_PRT1_INTCFG
TEST__0__INTSTAT EQU CYREG_PRT1_INTSTAT
TEST__0__MASK EQU 0x01
TEST__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TEST__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TEST__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TEST__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TEST__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TEST__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TEST__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TEST__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TEST__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TEST__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TEST__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TEST__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TEST__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TEST__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TEST__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TEST__0__PC EQU CYREG_PRT1_PC
TEST__0__PC2 EQU CYREG_PRT1_PC2
TEST__0__PORT EQU 1
TEST__0__PS EQU CYREG_PRT1_PS
TEST__0__SHIFT EQU 0
TEST__DR EQU CYREG_PRT1_DR
TEST__INTCFG EQU CYREG_PRT1_INTCFG
TEST__INTSTAT EQU CYREG_PRT1_INTSTAT
TEST__MASK EQU 0x01
TEST__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TEST__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TEST__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TEST__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TEST__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TEST__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TEST__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TEST__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TEST__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TEST__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TEST__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TEST__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TEST__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TEST__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TEST__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TEST__PC EQU CYREG_PRT1_PC
TEST__PC2 EQU CYREG_PRT1_PC2
TEST__PORT EQU 1
TEST__PS EQU CYREG_PRT1_PS
TEST__SHIFT EQU 0

/* P_PIR */
P_PIR__0__DM__MASK EQU 0x38
P_PIR__0__DM__SHIFT EQU 3
P_PIR__0__DR EQU CYREG_PRT1_DR
P_PIR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P_PIR__0__HSIOM_MASK EQU 0x000000F0
P_PIR__0__HSIOM_SHIFT EQU 4
P_PIR__0__INTCFG EQU CYREG_PRT1_INTCFG
P_PIR__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P_PIR__0__MASK EQU 0x02
P_PIR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P_PIR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P_PIR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P_PIR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P_PIR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P_PIR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P_PIR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P_PIR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P_PIR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P_PIR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P_PIR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P_PIR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P_PIR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P_PIR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P_PIR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P_PIR__0__PC EQU CYREG_PRT1_PC
P_PIR__0__PC2 EQU CYREG_PRT1_PC2
P_PIR__0__PORT EQU 1
P_PIR__0__PS EQU CYREG_PRT1_PS
P_PIR__0__SHIFT EQU 1
P_PIR__DR EQU CYREG_PRT1_DR
P_PIR__INTCFG EQU CYREG_PRT1_INTCFG
P_PIR__INTSTAT EQU CYREG_PRT1_INTSTAT
P_PIR__MASK EQU 0x02
P_PIR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P_PIR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P_PIR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P_PIR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P_PIR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P_PIR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P_PIR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P_PIR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P_PIR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P_PIR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P_PIR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P_PIR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P_PIR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P_PIR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P_PIR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P_PIR__PC EQU CYREG_PRT1_PC
P_PIR__PC2 EQU CYREG_PRT1_PC2
P_PIR__PORT EQU 1
P_PIR__PS EQU CYREG_PRT1_PS
P_PIR__SHIFT EQU 1

/* isr_pir */
isr_pir__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_pir__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_pir__INTC_MASK EQU 0x01
isr_pir__INTC_NUMBER EQU 0
isr_pir__INTC_PRIOR_MASK EQU 0xC0
isr_pir__INTC_PRIOR_NUM EQU 3
isr_pir__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_pir__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_pir__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
