{
  "module_name": "supern_2.h",
  "hash_id": "59293870568c894bedb4d42cfad9e71c37c3df5c420862d2f18f1a6db7fa5d23",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/fddi/skfp/h/supern_2.h",
  "human_readable_source": " \n \n\n \n\n#ifndef\t_SUPERNET_\n#define _SUPERNET_\n\n \n#ifdef\tPCI\n#ifndef\tSUPERNET_3\n#define\tSUPERNET_3\n#endif\n#define TAG\n#endif\n\n#define\tMB\t0xff\n#define\tMW\t0xffff\n#define\tMD\t0xffffffff\n\n \n#define\tFS_EI\t\t(1<<2)\n#define\tFS_AI\t\t(1<<1)\n#define\tFS_CI\t\t(1<<0)\n\n#define FS_MSVALID\t(1<<15)\t\t \n#define FS_MSRABT\t(1<<14)\t\t \n#define FS_SSRCRTG\t(1<<12)\t\t \n#define FS_SEAC2\t(FS_EI<<9)\t \n#define FS_SEAC1\t(FS_AI<<9)\t \n#define FS_SEAC0\t(FS_CI<<9)\t \n#define FS_SFRMERR\t(1<<8)\t\t \n#define FS_SADRRG\t(1<<7)\t\t \n#define FS_SFRMTY2\t(1<<6)\t\t \n#define FS_SFRMTY1\t(1<<5)\t\t \n#define FS_SFRMTY0\t(1<<4)\t\t \n#define FS_ERFBB1\t(1<<1)\t\t \n#define FS_ERFBB0\t(1<<0)\t\t \n\n \n#define\tFRM_SMT\t\t(0)\t \n#define\tFRM_LLCA\t(1)\n#define\tFRM_IMPA\t(2)\t\n#define\tFRM_MAC\t\t(4)\t \n#define\tFRM_LLCS\t(5)\n#define\tFRM_IMPS\t(6)\n\n \n#define RX_MSVALID\t((long)1<<31)\t \n#define RX_MSRABT\t((long)1<<30)\t \n#define RX_FS_E\t\t((long)FS_SEAC2<<16)\t \n#define RX_FS_A\t\t((long)FS_SEAC1<<16)\t \n#define RX_FS_C\t\t((long)FS_SEAC0<<16)\t \n#define RX_FS_CRC\t((long)FS_SFRMERR<<16) \n#define RX_FS_ADDRESS\t((long)FS_SADRRG<<16)\t \n#define RX_FS_MAC\t((long)FS_SFRMTY2<<16) \n#define RX_FS_SMT\t((long)0<<16)\t\t \n#define RX_FS_IMPL\t((long)FS_SFRMTY1<<16) \n#define RX_FS_LLC\t((long)FS_SFRMTY0<<16) \n\n \nunion rx_descr {\n\tstruct {\n#ifdef\tLITTLE_ENDIAN\n\tunsigned int\trx_length :16 ;\t \n\tunsigned int\trx_erfbb  :2 ;\t \n\tunsigned int\trx_reserv2:2 ;\t \n\tunsigned int\trx_sfrmty :3 ;\t \n\tunsigned int\trx_sadrrg :1 ;\t \n\tunsigned int\trx_sfrmerr:1 ;\t \n\tunsigned int\trx_seac0  :1 ;\t \n\tunsigned int\trx_seac1  :1 ;\t \n\tunsigned int\trx_seac2  :1 ;\t \n\tunsigned int\trx_ssrcrtg:1 ;\t \n\tunsigned int\trx_reserv1:1 ;\t \n\tunsigned int\trx_msrabt :1 ;\t \n\tunsigned int\trx_msvalid:1 ;\t \n#else\n\tunsigned int\trx_msvalid:1 ;\t \n\tunsigned int\trx_msrabt :1 ;\t \n\tunsigned int\trx_reserv1:1 ;\t \n\tunsigned int\trx_ssrcrtg:1 ;\t \n\tunsigned int\trx_seac2  :1 ;\t \n\tunsigned int\trx_seac1  :1 ;\t \n\tunsigned int\trx_seac0  :1 ;\t \n\tunsigned int\trx_sfrmerr:1 ;\t \n\tunsigned int\trx_sadrrg :1 ;\t \n\tunsigned int\trx_sfrmty :3 ;\t \n\tunsigned int\trx_erfbb  :2 ;\t \n\tunsigned int\trx_reserv2:2 ;\t \n\tunsigned int\trx_length :16 ;\t \n#endif\n\t} r ;\n\tlong\ti ;\n} ;\n\n \n#define RD_S_ERFBB\t0x00030000L\t \n#define RD_S_RES2\t0x000c0000L\t \n#define RD_S_SFRMTY\t0x00700000L\t \n#define RD_S_SADRRG\t0x00800000L\t \n#define RD_S_SFRMERR\t0x01000000L\t \n#define\tRD_S_SEAC\t0x0e000000L\t \n#define RD_S_SEAC0\t0x02000000L\t \n#define RD_S_SEAC1\t0x04000000L\t \n#define RD_S_SEAC2\t0x08000000L\t \n#define RD_S_SSRCRTG\t0x10000000L\t \n#define RD_S_RES1\t0x20000000L\t \n#define RD_S_MSRABT\t0x40000000L\t \n#define RD_S_MSVALID\t0x80000000L\t \n\n#define\tRD_STATUS\t0xffff0000L\n#define\tRD_LENGTH\t0x0000ffffL\n\n \n \n#define RD_FRM_SMT\t(unsigned long)(0<<20)      \n#define RD_FRM_LLCA\t(unsigned long)(1<<20)\n#define RD_FRM_IMPA\t(unsigned long)(2<<20)\n#define RD_FRM_MAC\t(unsigned long)(4<<20)      \n#define RD_FRM_LLCS\t(unsigned long)(5<<20)\n#define RD_FRM_IMPS\t(unsigned long)(6<<20)\n\n#define TX_DESCRIPTOR\t0x40000000L\n#define TX_OFFSET_3\t0x18000000L\n\n#define TXP1\t2\n\n \nunion tx_descr {\n\tstruct {\n#ifdef\tLITTLE_ENDIAN\n\tunsigned int\ttx_length:16 ;\t \n\tunsigned int\ttx_res\t :8 ;\t \n\tunsigned int\ttx_xmtabt:1 ;\t \n\tunsigned int\ttx_nfcs  :1 ;\t \n\tunsigned int\ttx_xdone :1 ;\t \n\tunsigned int\ttx_rpxm  :2 ;\t \n\tunsigned int\ttx_pat1  :2 ;\t \n\tunsigned int\ttx_more\t :1 ;\t \n#else\n\tunsigned int\ttx_more\t :1 ;\t \n\tunsigned int\ttx_pat1  :2 ;\t \n\tunsigned int\ttx_rpxm  :2 ;\t \n\tunsigned int\ttx_xdone :1 ;\t \n\tunsigned int\ttx_nfcs  :1 ;\t \n\tunsigned int\ttx_xmtabt:1 ;\t \n\tunsigned int\ttx_res\t :8 ;\t \n\tunsigned int\ttx_length:16 ;\t \n#endif\n\t} t ;\n\tlong\ti ;\n} ;\n\n \n#define\tTD_C_MORE\t0x80000000L\t \n#define\tTD_C_DESCR\t0x60000000L\t \n#define\tTD_C_TXFBB\t0x18000000L\t \n#define\tTD_C_XDONE\t0x04000000L\t \n#define TD_C_NFCS\t0x02000000L\t \n#define TD_C_XMTABT\t0x01000000L\t \n\n#define\tTD_C_LNCNU\t0x0000ff00L\t\n#define TD_C_LNCNL\t0x000000ffL\n#define TD_C_LNCN\t0x0000ffffL\t \n \n \nunion tx_pointer {\n\tstruct t {\n#ifdef\tLITTLE_ENDIAN\n\tunsigned int\ttp_pointer:16 ;\t \n\tunsigned int\ttp_res\t  :8 ;\t \n\tunsigned int\ttp_pattern:8 ;\t \n#else\n\tunsigned int\ttp_pattern:8 ;\t \n\tunsigned int\ttp_res\t  :8 ;\t \n\tunsigned int\ttp_pointer:16 ;\t \n#endif\n\t} t ;\n\tlong\ti ;\n} ;\n\n \n#define\tTD_P_CNTRL\t0xff000000L\n#define TD_P_RPXU\t0x0000ff00L\n#define TD_P_RPXL\t0x000000ffL\n#define TD_P_RPX\t0x0000ffffL\n\n\n#define TX_PATTERN\t0xa0\n#define TX_POINTER_END\t0xa0000000L\n#define TX_INT_PATTERN\t0xa0000000L\n\nstruct tx_queue {\n\tstruct tx_queue *tq_next ;\n\tu_short tq_pack_offset ;\t \n\tu_char  tq_pad[2] ;\n} ;\n\n \n\n \n#define FM_CMDREG1\t0x00\t\t \n#define FM_CMDREG2\t0x01\t\t \n#define FM_ST1U\t\t0x00\t\t \n#define FM_ST1L\t\t0x01\t\t \n#define FM_ST2U\t\t0x02\t\t \n#define FM_ST2L\t\t0x03\t\t \n#define FM_IMSK1U\t0x04\t\t \n#define FM_IMSK1L\t0x05\t\t \n#define FM_IMSK2U\t0x06\t\t \n#define FM_IMSK2L\t0x07\t\t \n#define FM_SAID\t\t0x08\t\t \n#define FM_LAIM\t\t0x09\t\t \n#define FM_LAIC\t\t0x0a\t\t \n#define FM_LAIL\t\t0x0b\t\t \n#define FM_SAGP\t\t0x0c\t\t \n#define FM_LAGM\t\t0x0d\t\t \n#define FM_LAGC\t\t0x0e\t\t \n#define FM_LAGL\t\t0x0f\t\t \n#define FM_MDREG1\t0x10\t\t \n#define FM_STMCHN\t0x11\t\t \n#define FM_MIR1\t\t0x12\t\t \n#define FM_MIR0\t\t0x13\t\t \n#define FM_TMAX\t\t0x14\t\t \n#define FM_TVX\t\t0x15\t\t \n#define FM_TRT\t\t0x16\t\t \n#define FM_THT\t\t0x17\t\t \n#define FM_TNEG\t\t0x18\t\t \n#define FM_TMRS\t\t0x19\t\t \n\t\t\t \n#define FM_TREQ0\t0x1a\t\t \n#define FM_TREQ1\t0x1b\t\t \n#define FM_PRI0\t\t0x1c\t\t \n#define FM_PRI1\t\t0x1d\t\t \n#define FM_PRI2\t\t0x1e\t\t \n#define FM_TSYNC\t0x1f\t\t \n#define FM_MDREG2\t0x20\t\t \n#define FM_FRMTHR\t0x21\t\t \n#define FM_EACB\t\t0x22\t\t \n#define FM_EARV\t\t0x23\t\t \n \n#define\tFM_EARV1\tFM_EARV\n\n#define FM_EAS\t\t0x24\t\t \n#define FM_EAA0\t\t0x25\t\t \n#define FM_EAA1\t\t0x26\t\t \n#define FM_EAA2\t\t0x27\t\t \n#define FM_SACL\t\t0x28\t\t \n#define FM_SABC\t\t0x29\t\t \n#define FM_WPXSF\t0x2a\t\t \n#define FM_RPXSF\t0x2b\t\t \n#define FM_RPR\t\t0x2d\t\t \n#define FM_WPR\t\t0x2e\t\t \n#define FM_SWPR\t\t0x2f\t\t \n  \n#define FM_RPR1         FM_RPR   \n#define FM_WPR1         FM_WPR \n#define FM_SWPR1        FM_SWPR\n\n#define FM_WPXS\t\t0x30\t\t \n#define FM_WPXA0\t0x31\t\t \n#define FM_WPXA1\t0x32\t\t \n#define FM_WPXA2\t0x33\t\t \n#define FM_SWPXS\t0x34\t\t \n#define FM_SWPXA0\t0x35\t\t \n#define FM_SWPXA1\t0x36\t\t \n#define FM_SWPXA2\t0x37\t\t \n#define FM_RPXS\t\t0x38\t\t \n#define FM_RPXA0\t0x39\t\t \n#define FM_RPXA1\t0x3a\t\t \n#define FM_RPXA2\t0x3b\t\t \n#define FM_MARR\t\t0x3c\t\t \n#define FM_MARW\t\t0x3d\t\t \n#define FM_MDRU\t\t0x3e\t\t \n#define FM_MDRL\t\t0x3f\t\t \n\n \n#define FM_TMSYNC\t0x40\t\t \n#define FM_FCNTR\t0x41\t\t \n#define FM_LCNTR\t0x42\t\t \n#define FM_ECNTR\t0x43\t\t \n\n \n#define\tFM_FSCNTR\t0x44\t\t \n#define\tFM_FRSELREG\t0x45\t\t \n\n \n#define\tFM_MDREG3\t0x60\t\t \n#define\tFM_ST3U\t\t0x61\t\t \n#define\tFM_ST3L\t\t0x62\t\t \n#define\tFM_IMSK3U\t0x63\t\t \n#define\tFM_IMSK3L\t0x64\t\t \n#define\tFM_IVR\t\t0x65\t\t \n#define\tFM_IMR\t\t0x66\t\t \n \n#define\tFM_RPR2\t\t0x68\t\t \n#define\tFM_WPR2\t\t0x69\t\t \n#define\tFM_SWPR2\t0x6a\t\t \n#define\tFM_EARV2\t0x6b\t\t \n#define\tFM_UNLCKDLY\t0x6c\t\t \n\t\t\t\t\t \n\t\t\t\t\t \n \n#define\tFM_LTDPA1\t0x79\t\t \n \n\n \n#define\tFM_AFCMD\t0xb0\t\t \n#define\tFM_AFSTAT\t0xb2\t\t \n#define\tFM_AFBIST\t0xb4\t\t \n#define\tFM_AFCOMP2\t0xb6\t\t \n#define\tFM_AFCOMP1\t0xb8\t\t \n#define\tFM_AFCOMP0\t0xba\t\t \n#define\tFM_AFMASK2\t0xbc\t\t \n#define\tFM_AFMASK1\t0xbe\t\t \n#define\tFM_AFMASK0\t0xc0\t\t \n#define\tFM_AFPERS\t0xc2\t\t \n\n \n#define\tFM_ORBIST\t0xd0\t\t \n#define\tFM_ORSTAT\t0xd2\t\t \n\n\n \n#define FM_RES0\t\t0x0001\t\t \n\t\t\t\t\t \n#define\tFM_XMTINH_HOLD\t0x0002\t\t \n\t\t\t\t\t \n#define\tFM_HOFLXI\t0x0003\t\t \n#define\tFM_FULL_HALF\t0x0004\t\t \n#define\tFM_LOCKTX\t0x0008\t\t \n#define FM_EXGPA0\t0x0010\t\t \n#define FM_EXGPA1\t0x0020\t\t \n#define FM_DISCRY\t0x0040\t\t \n\t\t\t\t\t \n#define FM_SELRA\t0x0080\t\t \n\n#define FM_ADDET\t0x0700\t\t \n#define FM_MDAMA\t(0<<8)\t\t \n#define FM_MDASAMA\t(1<<8)\t\t \n#define\tFM_MRNNSAFNMA\t(2<<8)\t\t \n#define\tFM_MRNNSAF\t(3<<8)\t\t \n#define\tFM_MDISRCV\t(4<<8)\t\t \n#define\tFM_MRES0\t(5<<8)\t\t \n#define\tFM_MLIMPROM\t(6<<8)\t\t \n#define FM_MPROMISCOUS\t(7<<8)\t\t \n\n#define FM_SELSA\t0x0800\t\t \n\n#define FM_MMODE\t0x7000\t\t \n#define FM_MINIT\t(0<<12)\t\t \n#define FM_MMEMACT\t(1<<12)\t\t \n#define FM_MONLINESP\t(2<<12)\t\t \n#define FM_MONLINE\t(3<<12)\t\t \n#define FM_MILOOP\t(4<<12)\t\t \n#define FM_MRES1\t(5<<12)\t\t \n#define FM_MRES2\t(6<<12)\t\t \n#define FM_MELOOP\t(7<<12)\t\t \n\n#define\tFM_SNGLFRM\t0x8000\t\t \n\t\t\t\t\t \n\n#define\tMDR1INIT\t(FM_MINIT | FM_MDAMA)\n\n \n#define\tFM_AFULL\t0x000f\t\t \n#define\tFM_RCVERR\t0x0010\t\t \n#define\tFM_SYMCTL\t0x0020\t\t \n\t\t\t\t\t \n#define\tFM_SYNPRQ\t0x0040\t\t \n#define\tFM_ENNPRQ\t0x0080\t\t \n#define\tFM_ENHSRQ\t0x0100\t\t \n#define\tFM_RXFBB01\t0x0600\t\t \n#define\tFM_LSB\t\t0x0800\t\t \n#define\tFM_PARITY\t0x1000\t\t \n#define\tFM_CHKPAR\t0x2000\t\t \n#define\tFM_STRPFCS\t0x4000\t\t \n#define\tFM_BMMODE\t0x8000\t\t \n\t\t\t\t\t \n\n \n#define FM_STEFRMS\t0x0001\t\t \n#define FM_STEFRMA0\t0x0002\t\t \n#define FM_STEFRMA1\t0x0004\t\t \n#define FM_STEFRMA2\t0x0008\t\t \n\t\t\t\t\t \n#define FM_STECFRMS\t0x0010\t\t \n\t\t\t\t\t \n#define FM_STECFRMA0\t0x0020\t\t \n\t\t\t\t\t \n#define FM_STECFRMA1\t0x0040\t\t \n\t\t\t\t\t \n#define FM_STECMDA1\t0x0040\t\t \n#define FM_STECFRMA2\t0x0080\t\t \n\t\t\t\t\t \n#define\tFM_STEXDONS\t0x0100\t\t \n#define\tFM_STBFLA\t0x0200\t\t \n#define\tFM_STBFLS\t0x0400\t\t \n#define\tFM_STXABRS\t0x0800\t\t \n#define\tFM_STXABRA0\t0x1000\t\t \n#define\tFM_STXABRA1\t0x2000\t\t \n#define\tFM_STXABRA2\t0x4000\t\t \n\t\t\t\t\t \n#define\tFM_SXMTABT\t0x8000\t\t \n\n \n#define FM_SQLCKS\t0x0001\t\t \n#define FM_SQLCKA0\t0x0002\t\t \n#define FM_SQLCKA1\t0x0004\t\t \n#define FM_SQLCKA2\t0x0008\t\t \n\t\t\t\t\t \n#define FM_STXINFLS\t0x0010\t\t \n\t\t\t\t\t \n#define FM_STXINFLA0\t0x0020\t\t \n\t\t\t\t\t \n#define FM_STXINFLA1\t0x0040\t\t \n\t\t\t\t\t \n#define FM_STXINFLA2\t0x0080\t\t \n\t\t\t\t\t \n#define FM_SPCEPDS\t0x0100\t\t \n#define FM_SPCEPDA0\t0x0200\t\t \n#define FM_SPCEPDA1\t0x0400\t\t \n#define FM_SPCEPDA2\t0x0800\t\t \n\t\t\t\t\t \n#define FM_STBURS\t0x1000\t\t \n#define FM_STBURA0\t0x2000\t\t \n#define FM_STBURA1\t0x4000\t\t \n#define FM_STBURA2\t0x8000\t\t \n\t\t\t\t\t \n\n \n#define FM_SOTRBEC\t0x0001\t\t \n#define FM_SMYBEC\t0x0002\t\t \n#define FM_SBEC\t\t0x0004\t\t \n#define FM_SLOCLM\t0x0008\t\t \n#define FM_SHICLM\t0x0010\t\t \n#define FM_SMYCLM\t0x0020\t\t \n#define FM_SCLM\t\t0x0040\t\t \n#define FM_SERRSF\t0x0080\t\t \n#define FM_SNFSLD\t0x0100\t\t \n#define FM_SRFRCTOV\t0x0200\t\t \n\t\t\t\t\t \n#define FM_SRCVFRM\t0x0400\t\t \n\t\t\t\t\t \n#define FM_SRCVOVR\t0x0800\t\t \n#define FM_SRBFL\t0x1000\t\t \n#define FM_SRABT\t0x2000\t\t \n#define FM_SRBMT\t0x4000\t\t \n#define FM_SRCOMP\t0x8000\t\t \n\n \n#define FM_SRES0\t0x0001\t\t \n#define FM_SESTRIPTK\t0x0001\t\t \n#define FM_STRTEXR\t0x0002\t\t \n#define FM_SDUPCLM\t0x0004\t\t \n#define FM_SSIFG\t0x0008\t\t \n#define FM_SFRMCTR\t0x0010\t\t \n#define FM_SERRCTR\t0x0020\t\t \n#define FM_SLSTCTR\t0x0040\t\t \n#define FM_SPHINV\t0x0080\t\t \n#define FM_SADET\t0x0100\t\t \n#define FM_SMISFRM\t0x0200\t\t \n#define FM_STRTEXP\t0x0400\t\t \n#define FM_STVXEXP\t0x0800\t\t \n#define FM_STKISS\t0x1000\t\t \n#define FM_STKERR\t0x2000\t\t \n#define FM_SMULTDA\t0x4000\t\t \n#define FM_SRNGOP\t0x8000\t\t \n\n \n#define\tFM_SRQUNLCK1\t0x0001\t\t \n#define\tFM_SRQUNLCK2\t0x0002\t\t \n#define\tFM_SRPERRQ1\t0x0004\t\t \n#define\tFM_SRPERRQ2\t0x0008\t\t \n\t\t\t\t\t \n#define\tFM_SRCVOVR2\t0x0800\t\t \n#define\tFM_SRBFL2\t0x1000\t\t \n#define\tFM_SRABT2\t0x2000\t\t \n#define\tFM_SRBMT2\t0x4000\t\t \n#define\tFM_SRCOMP2\t0x8000\t\t \n\n \n#define\tFM_AF_BIST_DONE\t\t0x0001\t \n#define\tFM_PLC_BIST_DONE\t0x0002\t \n#define\tFM_PDX_BIST_DONE\t0x0004\t \n\t\t\t\t\t \n#define\tFM_SICAMDAMAT\t\t0x0010\t \n#define\tFM_SICAMDAXACT\t\t0x0020\t \n#define\tFM_SICAMSAMAT\t\t0x0040\t \n#define\tFM_SICAMSAXACT\t\t0x0080\t \n\n \n#define\tFM_MDRTAG\t0x0004\t\t \n#define\tFM_SNPPND\t0x0008\t\t \n#define\tFM_TXSTAT\t0x0070\t\t \n#define\tFM_RCSTAT\t0x0380\t\t \n#define\tFM_TM01\t\t0x0c00\t\t \n#define\tFM_SIM\t\t0x1000\t\t \n#define\tFM_REV\t\t0xe000\t\t \n\n \n#define\tFM_MENRS\t0x0001\t\t \n#define\tFM_MENXS\t0x0002\t\t \n#define\tFM_MENXCT\t0x0004\t\t \n#define\tFM_MENAFULL\t0x0008\t\t \n#define\tFM_MEIND\t0x0030\t\t \n#define\tFM_MENQCTRL\t0x0040\t\t \n#define\tFM_MENRQAUNLCK\t0x0080\t\t \n#define\tFM_MENDAS\t0x0100\t\t \n#define\tFM_MENPLCCST\t0x0200\t\t \n#define\tFM_MENSGLINT\t0x0400\t\t \n#define\tFM_MENDRCV\t0x0800\t\t \n#define\tFM_MENFCLOC\t0x3000\t\t \n#define\tFM_MENTRCMD\t0x4000\t\t \n#define\tFM_MENTDLPBK\t0x8000\t\t \n\n \n#define\tFM_RECV1\t0x000f\t\t \n#define\tFM_RCV1_ALL\t(0<<0)\t\t \n#define\tFM_RCV1_LLC\t(1<<0)\t\t \n#define\tFM_RCV1_SMT\t(2<<0)\t\t \n#define\tFM_RCV1_NSMT\t(3<<0)\t\t \n#define\tFM_RCV1_IMP\t(4<<0)\t\t \n#define\tFM_RCV1_MAC\t(5<<0)\t\t \n#define\tFM_RCV1_SLLC\t(6<<0)\t\t \n#define\tFM_RCV1_ALLC\t(7<<0)\t\t \n#define\tFM_RCV1_VOID\t(8<<0)\t\t \n#define\tFM_RCV1_ALSMT\t(9<<0)\t\t \n#define\tFM_RECV2\t0x00f0\t\t \n#define\tFM_RCV2_ALL\t(0<<4)\t\t \n#define\tFM_RCV2_LLC\t(1<<4)\t\t \n#define\tFM_RCV2_SMT\t(2<<4)\t\t \n#define\tFM_RCV2_NSMT\t(3<<4)\t\t \n#define\tFM_RCV2_IMP\t(4<<4)\t\t \n#define\tFM_RCV2_MAC\t(5<<4)\t\t \n#define\tFM_RCV2_SLLC\t(6<<4)\t\t \n#define\tFM_RCV2_ALLC\t(7<<4)\t\t \n#define\tFM_RCV2_VOID\t(8<<4)\t\t \n#define\tFM_RCV2_ALSMT\t(9<<4)\t\t \n#define\tFM_ENXMTADSWAP\t0x4000\t\t \n#define\tFM_ENRCVADSWAP\t0x8000\t\t \n\n \n#define\tFM_INST\t\t0x0007\t\t \n#define FM_IINV_CAM\t(0<<0)\t\t \n#define FM_IWRITE_CAM\t(1<<0)\t\t \n#define FM_IREAD_CAM\t(2<<0)\t\t \n#define FM_IRUN_BIST\t(3<<0)\t\t \n#define FM_IFIND\t(4<<0)\t\t \n#define FM_IINV\t\t(5<<0)\t\t \n#define FM_ISKIP\t(6<<0)\t\t \n#define FM_ICL_SKIP\t(7<<0)\t\t \n\n \n\t\t\t\t\t \n#define\tFM_REV_NO\t0x00e0\t\t \n#define\tFM_BIST_DONE\t0x0100\t\t \n#define\tFM_EMPTY\t0x0200\t\t \n#define\tFM_ERROR\t0x0400\t\t \n#define\tFM_MULT\t\t0x0800\t\t \n#define\tFM_EXACT\t0x1000\t\t \n#define\tFM_FOUND\t0x2000\t\t \n#define\tFM_FULL\t\t0x4000\t\t \n#define\tFM_DONE\t\t0x8000\t\t \n\n \n#define\tAF_BIST_SIGNAT\t0x0553\t\t \n\n \n#define\tFM_VALID\t0x0001\t\t \n#define\tFM_DA\t\t0x0002\t\t \n#define\tFM_DAX\t\t0x0004\t\t \n#define\tFM_SA\t\t0x0008\t\t \n#define\tFM_SAX\t\t0x0010\t\t \n#define\tFM_SKIP\t\t0x0020\t\t \n\n \n#define FM_IRESET\t0x01\t\t \n#define FM_IRMEMWI\t0x02\t\t \n#define FM_IRMEMWO\t0x03\t\t \n#define FM_IIL\t\t0x04\t\t \n#define FM_ICL\t\t0x05\t\t \n#define FM_IBL\t\t0x06\t\t \n#define FM_ILTVX\t0x07\t\t \n#define FM_INRTM\t0x08\t\t \n#define FM_IENTM\t0x09\t\t \n#define FM_IERTM\t0x0a\t\t \n#define FM_IRTM\t\t0x0b\t\t \n#define FM_ISURT\t0x0c\t\t \n#define FM_ISRT\t\t0x0d\t\t \n#define FM_ISIM\t\t0x0e\t\t \n#define FM_IESIM\t0x0f\t\t \n#define FM_ICLLS\t0x11\t\t \n#define FM_ICLLA0\t0x12\t\t \n#define FM_ICLLA1\t0x14\t\t \n#define FM_ICLLA2\t0x18\t\t \n\t\t\t\t\t \n#define FM_ICLLR\t0x20\t\t \n#define FM_ICLLR2\t0x21\t\t \n#define FM_ITRXBUS\t0x22\t\t \n#define FM_IDRXBUS\t0x23\t\t \n#define FM_ICLLAL\t0x3f\t\t \n\n \n#define FM_ITRS\t\t0x01\t\t \n\t\t\t\t\t \n#define FM_ITRA0\t0x02\t\t \n\t\t\t\t\t \n#define FM_ITRA1\t0x04\t\t \n\t\t\t\t\t \n#define FM_ITRA2\t0x08\t\t \n\t\t\t\t\t \n#define FM_IACTR\t0x10\t\t \n#define FM_IRSTQ\t0x20\t\t \n#define FM_ISTTB\t0x30\t\t \n#define FM_IERSF\t0x40\t\t \n\t\t\t\t\t \n#define\tFM_ITR\t\t0x50\t\t \n\n\n \n\n \n#define PL_CNTRL_A\t0x00\t\t \n#define PL_CNTRL_B\t0x01\t\t \n#define PL_INTR_MASK\t0x02\t\t \n#define PL_XMIT_VECTOR\t0x03\t\t \n#define PL_VECTOR_LEN\t0x04\t\t \n#define PL_LE_THRESHOLD\t0x05\t\t \n#define PL_C_MIN\t0x06\t\t \n#define PL_TL_MIN\t0x07\t\t \n#define PL_TB_MIN\t0x08\t\t \n#define PL_T_OUT\t0x09\t\t \n#define PL_CNTRL_C\t0x0a\t\t \n#define PL_LC_LENGTH\t0x0b\t\t \n#define PL_T_SCRUB\t0x0c\t\t \n#define PL_NS_MAX\t0x0d\t\t \n#define PL_TPC_LOAD_V\t0x0e\t\t \n#define PL_TNE_LOAD_V\t0x0f\t\t \n#define PL_STATUS_A\t0x10\t\t \n#define PL_STATUS_B\t0x11\t\t \n#define PL_TPC\t\t0x12\t\t \n#define PL_TNE\t\t0x13\t\t \n#define PL_CLK_DIV\t0x14\t\t \n#define PL_BIST_SIGNAT\t0x15\t\t \n#define PL_RCV_VECTOR\t0x16\t\t \n#define PL_INTR_EVENT\t0x17\t\t \n#define PL_VIOL_SYM_CTR\t0x18\t\t \n#define PL_MIN_IDLE_CTR\t0x19\t\t \n#define PL_LINK_ERR_CTR\t0x1a\t\t \n#ifdef\tMOT_ELM\n#define\tPL_T_FOT_ASS\t0x1e\t\t \n#define\tPL_T_FOT_DEASS\t0x1f\t\t \n#endif\t \n\n#ifdef\tMOT_ELM\n \n#define\tQELM_XBAR_W\t0x80\t\t \n#define\tQELM_XBAR_X\t0x81\t\t \n#define\tQELM_XBAR_Y\t0x82\t\t \n#define\tQELM_XBAR_Z\t0x83\t\t \n#define\tQELM_XBAR_P\t0x84\t\t \n#define\tQELM_XBAR_S\t0x85\t\t \n#define\tQELM_XBAR_R\t0x86\t\t \n#define\tQELM_WR_XBAR\t0x87\t\t \n#define\tQELM_CTR_W\t0x88\t\t \n#define\tQELM_CTR_X\t0x89\t\t \n#define\tQELM_CTR_Y\t0x8a\t\t \n#define\tQELM_CTR_Z\t0x8b\t\t \n#define\tQELM_INT_MASK\t0x8c\t\t \n#define\tQELM_INT_DATA\t0x8d\t\t \n#define\tQELM_ELMB\t0x00\t\t \n#define\tQELM_ELM_SIZE\t0x20\t\t \n#endif\t \n \n#define\tPL_RUN_BIST\t0x0001\t\t \n#define\tPL_RF_DISABLE\t0x0002\t\t \n#define\tPL_SC_REM_LOOP\t0x0004\t\t \n#define\tPL_SC_BYPASS\t0x0008\t\t \n#define\tPL_LM_LOC_LOOP\t0x0010\t\t \n#define\tPL_EB_LOC_LOOP\t0x0020\t\t \n#define\tPL_FOT_OFF\t0x0040\t\t \n#define\tPL_LOOPBACK\t0x0080\t\t \n#define\tPL_MINI_CTR_INT 0x0100\t\t \n#define\tPL_VSYM_CTR_INT\t0x0200\t\t \n#define\tPL_ENA_PAR_CHK\t0x0400\t\t \n#define\tPL_REQ_SCRUB\t0x0800\t\t \n#define\tPL_TPC_16BIT\t0x1000\t\t \n#define\tPL_TNE_16BIT\t0x2000\t\t \n#define\tPL_NOISE_TIMER\t0x4000\t\t \n\n \n#define\tPL_PCM_CNTRL\t0x0003\t\t \n#define\tPL_PCM_NAF\t(0)\t\t \n#define\tPL_PCM_START\t(1)\t\t \n#define\tPL_PCM_TRACE\t(2)\t\t \n#define\tPL_PCM_STOP\t(3)\t\t \n\n#define\tPL_MAINT\t0x0004\t\t \n#define\tPL_LONG\t\t0x0008\t\t \n#define\tPL_PC_JOIN\t0x0010\t\t \n\n#define\tPL_PC_LOOP\t0x0060\t\t \n#define\tPL_NOLCT\t(0<<5)\t\t \n#define\tPL_TPDR\t\t(1<<5)\t\t \n#define\tPL_TIDLE\t(2<<5)\t\t \n#define\tPL_RLBP\t\t(3<<5)\t\t \n\n#define\tPL_CLASS_S\t0x0080\t\t \n\n#define\tPL_MAINT_LS\t0x0700\t\t \n#define\tPL_M_QUI0\t(0<<8)\t\t \n#define\tPL_M_IDLE\t(1<<8)\t\t \n#define\tPL_M_HALT\t(2<<8)\t\t \n#define\tPL_M_MASTR\t(3<<8)\t\t \n#define\tPL_M_QUI1\t(4<<8)\t\t \n#define\tPL_M_QUI2\t(5<<8)\t\t \n#define\tPL_M_TPDR\t(6<<8)\t\t \n#define\tPL_M_QUI3\t(7<<8)\t\t \n\n#define\tPL_MATCH_LS\t0x7800\t\t \n#define\tPL_I_ANY\t(0<<11)\t\t \n#define\tPL_I_IDLE\t(1<<11)\t\t \n#define\tPL_I_HALT\t(2<<11)\t\t \n#define\tPL_I_MASTR\t(4<<11)\t\t \n#define\tPL_I_QUIET\t(8<<11)\t\t \n\n#define\tPL_CONFIG_CNTRL\t0x8000\t\t \n\n \n#define PL_C_CIPHER_ENABLE\t(1<<0)\t \n#define PL_C_CIPHER_LPBCK\t(1<<1)\t \n#define PL_C_SDOFF_ENABLE\t(1<<6)\t \n#define PL_C_SDON_ENABLE\t(1<<7)\t \n#ifdef\tMOT_ELM\n#define PL_C_FOTOFF_CTRL\t(3<<2)\t \n#define PL_C_FOTOFF_TIM\t\t(0<<2)\t \n#define PL_C_FOTOFF_INA\t\t(2<<2)\t \n#define PL_C_FOTOFF_ACT\t\t(3<<2)\t \n#define PL_C_FOTOFF_SRCE\t(1<<4)\t \n#define\tPL_C_RXDATA_EN\t\t(1<<5)\t \n#define\tPL_C_SDNRZEN\t\t(1<<8)\t \n#else\t \n#define PL_C_FOTOFF_CTRL\t(3<<8)\t \n#define PL_C_FOTOFF_0\t\t(0<<8)\t \n#define PL_C_FOTOFF_30\t\t(1<<8)\t \n#define PL_C_FOTOFF_50\t\t(2<<8)\t \n#define PL_C_FOTOFF_NEVER\t(3<<8)\t \n#define PL_C_SDON_TIMER\t\t(3<<10)\t \n#define PL_C_SDON_084\t\t(0<<10)\t \n#define PL_C_SDON_132\t\t(1<<10)\t \n#define PL_C_SDON_252\t\t(2<<10)\t \n#define PL_C_SDON_512\t\t(3<<10)\t \n#define PL_C_SOFF_TIMER\t\t(3<<12)\t \n#define PL_C_SOFF_076\t\t(0<<12)\t \n#define PL_C_SOFF_132\t\t(1<<12)\t \n#define PL_C_SOFF_252\t\t(2<<12)\t \n#define PL_C_SOFF_512\t\t(3<<12)\t \n#define PL_C_TSEL\t\t(3<<14)\t \n#endif\t \n\n \n#ifdef\tMOT_ELM\n#define PLC_INT_MASK\t0xc000\t\t \n#define PLC_INT_C\t0x0000\t\t \n#define PLC_INT_CAMEL\t0x4000\t\t \n#define PLC_INT_QE\t0x8000\t\t \n#define PLC_REV_MASK\t0x3800\t\t \n#define PLC_REVISION_B\t0x0000\t\t \n#define PLC_REVISION_QA\t0x0800\t\t \n#else\t \n#define PLC_REV_MASK\t0xf800\t\t \n#define PLC_REVISION_A\t0x0000\t\t \n#define PLC_REVISION_S\t0xf800\t\t \n#define PLC_REV_SN3\t0x7800\t\t \n#endif\t \n#define\tPL_SYM_PR_CTR\t0x0007\t\t \n#define\tPL_UNKN_LINE_ST\t0x0008\t\t \n#define\tPL_LSM_STATE\t0x0010\t\t \n\n#define\tPL_LINE_ST\t0x00e0\t\t \n#define\tPL_L_NLS\t(0<<5)\t\t \n#define\tPL_L_ALS\t(1<<5)\t\t \n#define\tPL_L_UND\t(2<<5)\t\t \n#define\tPL_L_ILS4\t(3<<5)\t\t \n#define\tPL_L_QLS\t(4<<5)\t\t \n#define\tPL_L_MLS\t(5<<5)\t\t \n#define\tPL_L_HLS\t(6<<5)\t\t \n#define\tPL_L_ILS16\t(7<<5)\t\t \n\n#define\tPL_PREV_LINE_ST\t0x0300\t\t \n#define\tPL_P_QLS\t(0<<8)\t\t \n#define\tPL_P_MLS\t(1<<8)\t\t \n#define\tPL_P_HLS\t(2<<8)\t\t \n#define\tPL_P_ILS16\t(3<<8)\t\t \n\n#define\tPL_SIGNAL_DET\t0x0400\t\t \n\n\n \n#define\tPL_BREAK_REASON\t0x0007\t\t \n#define\tPL_B_NOT\t(0)\t\t \n#define\tPL_B_PCS\t(1)\t\t \n#define\tPL_B_TPC\t(2)\t\t \n#define\tPL_B_TNE\t(3)\t\t \n#define\tPL_B_QLS\t(4)\t\t \n#define\tPL_B_ILS\t(5)\t\t \n#define\tPL_B_HLS\t(6)\t\t \n\n#define\tPL_TCF\t\t0x0008\t\t \n#define\tPL_RCF\t\t0x0010\t\t \n#define\tPL_LSF\t\t0x0020\t\t \n#define\tPL_PCM_SIGNAL\t0x0040\t\t \n\n#define\tPL_PCM_STATE\t0x0780\t\t \n#define\tPL_PC0\t\t(0<<7)\t\t \n#define\tPL_PC1\t\t(1<<7)\t\t \n#define\tPL_PC2\t\t(2<<7)\t\t \n#define\tPL_PC3\t\t(3<<7)\t\t \n#define\tPL_PC4\t\t(4<<7)\t\t \n#define\tPL_PC5\t\t(5<<7)\t\t \n#define\tPL_PC6\t\t(6<<7)\t\t \n#define\tPL_PC7\t\t(7<<7)\t\t \n#define\tPL_PC8\t\t(8<<7)\t\t \n#define\tPL_PC9\t\t(9<<7)\t\t \n\n#define\tPL_PCI_SCRUB\t0x0800\t\t \n\n#define\tPL_PCI_STATE\t0x3000\t\t \n#define\tPL_CI_REMV\t(0<<12)\t\t \n#define\tPL_CI_ISCR\t(1<<12)\t\t \n#define\tPL_CI_RSCR\t(2<<12)\t\t \n#define\tPL_CI_INS\t(3<<12)\t\t \n\n#define\tPL_RF_STATE\t0xc000\t\t \n#define\tPL_RF_REPT\t(0<<14)\t\t \n#define\tPL_RF_IDLE\t(1<<14)\t\t \n#define\tPL_RF_HALT1\t(2<<14)\t\t \n#define\tPL_RF_HALT2\t(3<<14)\t\t \n\n\n \n#define\tPL_PARITY_ERR\t0x0001\t\t \n#define\tPL_LS_MATCH\t0x0002\t\t \n#define\tPL_PCM_CODE\t0x0004\t\t \n#define\tPL_TRACE_PROP\t0x0008\t\t \n#define\tPL_SELF_TEST\t0x0010\t\t \n#define\tPL_PCM_BREAK\t0x0020\t\t \n#define\tPL_PCM_ENABLED\t0x0040\t\t \n#define\tPL_TPC_EXPIRED\t0x0080\t\t \n#define\tPL_TNE_EXPIRED\t0x0100\t\t \n#define\tPL_EBUF_ERR\t0x0200\t\t \n#define\tPL_PHYINV\t0x0400\t\t \n#define\tPL_VSYM_CTR\t0x0800\t\t \n#define\tPL_MINI_CTR\t0x1000\t\t \n#define\tPL_LE_CTR\t0x2000\t\t \n#define\tPL_LSDO\t\t0x4000\t\t \n#define\tPL_NP_ERR\t0x8000\t\t \n\n \n\n#ifdef\tMOT_ELM\n \n#define\tQELM_XOUT_IDLE\t0x0000\t\t \n#define\tQELM_XOUT_P\t0x0001\t\t \n#define\tQELM_XOUT_S\t0x0002\t\t \n#define\tQELM_XOUT_R\t0x0003\t\t \n#define\tQELM_XOUT_W\t0x0004\t\t \n#define\tQELM_XOUT_X\t0x0005\t\t \n#define\tQELM_XOUT_Y\t0x0006\t\t \n#define\tQELM_XOUT_Z\t0x0007\t\t \n\n \n#define\tQELM_NP_ERR\t(1<<15)\t\t \n#define\tQELM_COUNT_Z\t(1<<7)\t\t \n#define\tQELM_COUNT_Y\t(1<<6)\t\t \n#define\tQELM_COUNT_X\t(1<<5)\t\t \n#define\tQELM_COUNT_W\t(1<<4)\t\t \n#define\tQELM_ELM_Z\t(1<<3)\t\t \n#define\tQELM_ELM_Y\t(1<<2)\t\t \n#define\tQELM_ELM_X\t(1<<1)\t\t \n#define\tQELM_ELM_W\t(1<<0)\t\t \n#endif\t \n \n#define\tTP_C_MIN\t0xff9c\t \n#define\tTP_TL_MIN\t0xfff0\t \n#define\tTP_TB_MIN\t0xff10\t \n#define\tTP_T_OUT\t0xd9db\t \n#define\tTP_LC_LENGTH\t0xf676\t \n#define\tTP_LC_LONGLN\t0xa0a2\t \n#define\tTP_T_SCRUB\t0xff6d\t \n#define\tTP_NS_MAX\t0xf021\t \n\n \n#define PLC_BIST\t0x6ecd\t\t \n#define PLCS_BIST\t0x5b6b \t\t \n#define\tPLC_ELM_B_BIST\t0x6ecd\t\t \n#define\tPLC_ELM_D_BIST\t0x5b6b\t\t \n#define\tPLC_CAM_A_BIST\t0x9e75\t\t \n#define\tPLC_CAM_B_BIST\t0x5b6b\t\t \n#define\tPLC_IFD_A_BIST\t0x9e75\t\t \n#define\tPLC_IFD_B_BIST\t0x5b6b\t\t \n#define\tPLC_QELM_A_BIST\t0x5b6b\t\t \n\n \n\n \n#define\tRQ_NOT\t\t0\t\t \n#define\tRQ_RES\t\t1\t\t \n#define\tRQ_SFW\t\t2\t\t \n#define\tRQ_RRQ\t\t3\t\t \n#define\tRQ_WSQ\t\t4\t\t \n#define\tRQ_WA0\t\t5\t\t \n#define\tRQ_WA1\t\t6\t\t \n#define\tRQ_WA2\t\t7\t\t \n\n#define\tSZ_LONG\t\t(sizeof(long))\n\n \n#define\tCOMPLREF\t((u_long)32*256*256)\t \n#define MSTOBCLK(x)\t((u_long)(x)*12500L)\n#define MSTOTVX(x)\t(((u_long)(x)*1000L)/80/255)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}