INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_5/project_5.sim/sim_1/synth/func/up_down_counter_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_count
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_5/project_5.srcs/sim_1/new/up_down_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_counter_tb
