/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_DTOP_1_BASE A_ADR

//Page P0_HDMIRX_PHY_DTOP_1
#define REG_0000_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA00)
    #define REG_0000_DTOP_1_DTOP_RST_SW Fld(16, 0, AC_FULLW10)
#define REG_0004_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA04)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_EN_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_EN_L1 Fld(1, 1, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_EN_L2 Fld(1, 2, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_EN_L3 Fld(1, 3, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_EN_L0 Fld(1, 4, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_EN_L1 Fld(1, 5, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_EN_L2 Fld(1, 6, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_EN_L3 Fld(1, 7, AC_MSKB0)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_L0 Fld(1, 8, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_L1 Fld(1, 9, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_L2 Fld(1, 10, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_GOOD_OV_L3 Fld(1, 11, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_L0 Fld(1, 12, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_L1 Fld(1, 13, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_L2 Fld(1, 14, AC_MSKB1)
    #define REG_0004_DTOP_1_QUALITY_ENOUGH_OV_L3 Fld(1, 15, AC_MSKB1)
#define REG_0020_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA20)
    #define REG_0020_DTOP_1_PAT_PASS2_NUM_H21_A Fld(16, 0, AC_FULLW10)
#define REG_0024_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA24)
    #define REG_0024_DTOP_1_PAT_PASS2_NUM_H21_B Fld(16, 0, AC_FULLW10)
#define REG_0028_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA28)
    #define REG_0028_DTOP_1_PAT_PASS2_NUM_H21_C Fld(16, 0, AC_FULLW10)
#define REG_002C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA2C)
    #define REG_002C_DTOP_1_PAT_PASS2_NUM_H21_D Fld(16, 0, AC_FULLW10)
#define REG_0030_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA30)
    #define REG_0030_DTOP_1_PAT_PASS2_NUM_H20_A Fld(16, 0, AC_FULLW10)
#define REG_0034_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA34)
    #define REG_0034_DTOP_1_PAT_PASS2_NUM_H20_B Fld(16, 0, AC_FULLW10)
#define REG_0038_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA38)
    #define REG_0038_DTOP_1_PAT_PASS2_NUM_H20_C Fld(16, 0, AC_FULLW10)
#define REG_003C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA3C)
    #define REG_003C_DTOP_1_PAT_PASS2_NUM_H20_D Fld(16, 0, AC_FULLW10)
#define REG_0040_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA40)
    #define REG_0040_DTOP_1_PAT_PASS2_NUM_H14_A Fld(16, 0, AC_FULLW10)
#define REG_0044_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA44)
    #define REG_0044_DTOP_1_PAT_PASS2_NUM_H14_B Fld(16, 0, AC_FULLW10)
#define REG_0048_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA48)
    #define REG_0048_DTOP_1_PAT_PASS2_NUM_H14_C Fld(16, 0, AC_FULLW10)
#define REG_004C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA4C)
    #define REG_004C_DTOP_1_PAT_PASS2_NUM_H14_D Fld(16, 0, AC_FULLW10)
#define REG_0050_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA50)
    #define REG_0050_DTOP_1_EQ_STH_ACC_TH_H21_A Fld(10, 0, AC_MSKW10)
#define REG_0054_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA54)
    #define REG_0054_DTOP_1_EQ_STH_ACC_TH_H21_B Fld(10, 0, AC_MSKW10)
#define REG_0058_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA58)
    #define REG_0058_DTOP_1_EQ_STH_ACC_TH_H21_C Fld(10, 0, AC_MSKW10)
#define REG_005C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA5C)
    #define REG_005C_DTOP_1_EQ_STH_ACC_TH_H21_D Fld(10, 0, AC_MSKW10)
#define REG_0060_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA60)
    #define REG_0060_DTOP_1_EQ_STH_ACC_TH_H20_A Fld(10, 0, AC_MSKW10)
#define REG_0064_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA64)
    #define REG_0064_DTOP_1_EQ_STH_ACC_TH_H20_B Fld(10, 0, AC_MSKW10)
#define REG_0068_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA68)
    #define REG_0068_DTOP_1_EQ_STH_ACC_TH_H20_C Fld(10, 0, AC_MSKW10)
#define REG_006C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA6C)
    #define REG_006C_DTOP_1_EQ_STH_ACC_TH_H20_D Fld(10, 0, AC_MSKW10)
#define REG_0070_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA70)
    #define REG_0070_DTOP_1_EQ_STH_ACC_TH_H14_A Fld(10, 0, AC_MSKW10)
#define REG_0074_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA74)
    #define REG_0074_DTOP_1_EQ_STH_ACC_TH_H14_B Fld(10, 0, AC_MSKW10)
#define REG_0078_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA78)
    #define REG_0078_DTOP_1_EQ_STH_ACC_TH_H14_C Fld(10, 0, AC_MSKW10)
#define REG_007C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA7C)
    #define REG_007C_DTOP_1_EQ_STH_ACC_TH_H14_D Fld(10, 0, AC_MSKW10)
#define REG_0080_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA80)
    #define REG_0080_DTOP_1_EQ_STH_CHG_TH_H21_A Fld(10, 0, AC_MSKW10)
#define REG_0084_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA84)
    #define REG_0084_DTOP_1_EQ_STH_CHG_TH_H21_B Fld(10, 0, AC_MSKW10)
#define REG_0088_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA88)
    #define REG_0088_DTOP_1_EQ_STH_CHG_TH_H21_C Fld(10, 0, AC_MSKW10)
#define REG_008C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA8C)
    #define REG_008C_DTOP_1_EQ_STH_CHG_TH_H21_D Fld(10, 0, AC_MSKW10)
#define REG_0090_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA90)
    #define REG_0090_DTOP_1_EQ_STH_CHG_TH_H20_A Fld(10, 0, AC_MSKW10)
#define REG_0094_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA94)
    #define REG_0094_DTOP_1_EQ_STH_CHG_TH_H20_B Fld(10, 0, AC_MSKW10)
#define REG_0098_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA98)
    #define REG_0098_DTOP_1_EQ_STH_CHG_TH_H20_C Fld(10, 0, AC_MSKW10)
#define REG_009C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xA9C)
    #define REG_009C_DTOP_1_EQ_STH_CHG_TH_H20_D Fld(10, 0, AC_MSKW10)
#define REG_00A0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAA0)
    #define REG_00A0_DTOP_1_EQ_STH_CHG_TH_H14_A Fld(10, 0, AC_MSKW10)
#define REG_00A4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAA4)
    #define REG_00A4_DTOP_1_EQ_STH_CHG_TH_H14_B Fld(10, 0, AC_MSKW10)
#define REG_00A8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAA8)
    #define REG_00A8_DTOP_1_EQ_STH_CHG_TH_H14_C Fld(10, 0, AC_MSKW10)
#define REG_00AC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAAC)
    #define REG_00AC_DTOP_1_EQ_STH_CHG_TH_H14_D Fld(10, 0, AC_MSKW10)
#define REG_00C0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAC0)
    #define REG_00C0_DTOP_1_DUMMY_30 Fld(16, 0, AC_FULLW10)
#define REG_00C4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAC4)
    #define REG_00C4_DTOP_1_DUMMY_31 Fld(16, 0, AC_FULLW10)
#define REG_00C8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAC8)
    #define REG_00C8_DTOP_1_DUMMY_32 Fld(16, 0, AC_FULLW10)
#define REG_00CC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xACC)
    #define REG_00CC_DTOP_1_DUMMY_33 Fld(16, 0, AC_FULLW10)
#define REG_00D0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAD0)
    #define REG_00D0_DTOP_1_DUMMY_34 Fld(16, 0, AC_FULLW10)
#define REG_00D4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAD4)
    #define REG_00D4_DTOP_1_DUMMY_35 Fld(16, 0, AC_FULLW10)
#define REG_00D8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAD8)
    #define REG_00D8_DTOP_1_DUMMY_36 Fld(16, 0, AC_FULLW10)
#define REG_00DC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xADC)
    #define REG_00DC_DTOP_1_HD14_BAND_0 Fld(1, 0, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_1 Fld(1, 1, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_2 Fld(1, 2, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_3 Fld(1, 3, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_4 Fld(1, 4, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_5 Fld(1, 5, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD14_BAND_6 Fld(1, 6, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD20_BAND_0 Fld(1, 7, AC_MSKB0)
    #define REG_00DC_DTOP_1_HD20_BAND_1 Fld(1, 8, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD20_BAND_2 Fld(1, 9, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD20_BAND_3 Fld(1, 10, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD21_3G Fld(1, 11, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD21_6G Fld(1, 12, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD21_8G Fld(1, 13, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD21_10G Fld(1, 14, AC_MSKB1)
    #define REG_00DC_DTOP_1_HD21_12G Fld(1, 15, AC_MSKB1)
#define REG_00E0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAE0)
    #define REG_00E0_DTOP_1_FREQ_UB5 Fld(16, 0, AC_FULLW10)
#define REG_00E4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAE4)
    #define REG_00E4_DTOP_1_FREQ_LB5 Fld(16, 0, AC_FULLW10)
#define REG_00E8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAE8)
    #define REG_00E8_DTOP_1_FREQ_UB6 Fld(16, 0, AC_FULLW10)
#define REG_00EC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAEC)
    #define REG_00EC_DTOP_1_FREQ_LB6 Fld(16, 0, AC_FULLW10)
#define REG_00F0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAF0)
    #define REG_00F0_DTOP_1_DISABLE_NOISE_DETECT Fld(1, 0, AC_MSKB0)
    #define REG_00F0_DTOP_1_DIS_POST_EQ_DONE_GATED Fld(1, 1, AC_MSKB0)
    #define REG_00F0_DTOP_1_DIS_AUTO_EQ_DONE_GATED Fld(1, 2, AC_MSKB0)
#define REG_00F4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAF4)
    #define REG_00F4_DTOP_1_CLOCK_LANE_FREQ_MIN_TH Fld(16, 0, AC_FULLW10)
#define REG_00F8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAF8)
    #define REG_00F8_DTOP_1_CLOCK_LANE_FREQ_TH Fld(16, 0, AC_FULLW10)
#define REG_00FC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xAFC)
    #define REG_00FC_DTOP_1_CLOCK_FREQ_STABLE_RANGE Fld(8, 0, AC_FULLB0)
    #define REG_00FC_DTOP_1_CLOCK_FREQ_STABLE_TH Fld(4, 8, AC_MSKB1)
#define REG_0100_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB00)
    #define REG_0100_DTOP_1_FREQ_UB1 Fld(16, 0, AC_FULLW10)
#define REG_0104_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB04)
    #define REG_0104_DTOP_1_FREQ_LB1 Fld(16, 0, AC_FULLW10)
#define REG_0108_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB08)
    #define REG_0108_DTOP_1_FREQ_UB2 Fld(16, 0, AC_FULLW10)
#define REG_010C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB0C)
    #define REG_010C_DTOP_1_FREQ_LB2 Fld(16, 0, AC_FULLW10)
#define REG_0110_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB10)
    #define REG_0110_DTOP_1_FREQ_UB3 Fld(16, 0, AC_FULLW10)
#define REG_0114_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB14)
    #define REG_0114_DTOP_1_FREQ_LB3 Fld(16, 0, AC_FULLW10)
#define REG_0118_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB18)
    #define REG_0118_DTOP_1_FREQ_UB4 Fld(16, 0, AC_FULLW10)
#define REG_011C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB1C)
    #define REG_011C_DTOP_1_FREQ_LB4 Fld(16, 0, AC_FULLW10)
#define REG_0120_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB20)
    #define REG_0120_DTOP_1_FREQ_SEL Fld(3, 0, AC_MSKB0)
    #define REG_0120_DTOP_1_FREQ_TH Fld(4, 4, AC_MSKB0)
    #define REG_0120_DTOP_1_NO_CLK_DET_EN Fld(1, 8, AC_MSKB1)
    #define REG_0120_DTOP_1_HDMI_14_20_FREQ_DET_ONLY Fld(1, 9, AC_MSKB1)
    #define REG_0120_DTOP_1_FREQ_DET_DIS Fld(1, 10, AC_MSKB1)
#define REG_0124_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB24)
    #define REG_0124_DTOP_1_S1_CMP_M_SEL Fld(4, 0, AC_MSKB0)
    #define REG_0124_DTOP_1_S1_CMP_C_SEL Fld(4, 4, AC_MSKB0)
    #define REG_0124_DTOP_1_S2_CMP_M_SEL Fld(4, 8, AC_MSKB1)
    #define REG_0124_DTOP_1_S2_CMP_C_SEL Fld(4, 12, AC_MSKB1)
#define REG_0128_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB28)
    #define REG_0128_DTOP_1_S3_CMP_M_SEL Fld(4, 0, AC_MSKB0)
    #define REG_0128_DTOP_1_S3_CMP_C_SEL Fld(4, 4, AC_MSKB0)
    #define REG_0128_DTOP_1_HDMI_CASE_READBACK Fld(5, 8, AC_MSKB1)
#define REG_012C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB2C)
    #define REG_012C_DTOP_1_CNT_R Fld(16, 0, AC_FULLW10)
#define REG_0130_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB30)
    #define REG_0130_DTOP_1_CNT_S_L0 Fld(16, 0, AC_FULLW10)
#define REG_0134_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB34)
    #define REG_0134_DTOP_1_CNT_S_L1 Fld(16, 0, AC_FULLW10)
#define REG_0138_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB38)
    #define REG_0138_DTOP_1_CNT_S_L2 Fld(16, 0, AC_FULLW10)
#define REG_013C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB3C)
    #define REG_013C_DTOP_1_CNT_S_L3 Fld(16, 0, AC_FULLW10)
#define REG_0140_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB40)
    #define REG_0140_DTOP_1_LANE_INT_MASK1 Fld(16, 0, AC_FULLW10)
#define REG_0144_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB44)
    #define REG_0144_DTOP_1_LANE_INT_FORCE1 Fld(16, 0, AC_FULLW10)
#define REG_0148_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB48)
    #define REG_0148_DTOP_1_LANE_INT_CLR1 Fld(16, 0, AC_FULLW10)
#define REG_014C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB4C)
    #define REG_014C_DTOP_1_LANE_INT_STATUS1 Fld(16, 0, AC_FULLW10)
#define REG_015C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB5C)
    #define REG_015C_DTOP_1_BR_MODE_OV Fld(4, 0, AC_MSKB0)
    #define REG_015C_DTOP_1_BR_MODE_OV_EN Fld(1, 4, AC_MSKB0)
    #define REG_015C_DTOP_1_BR_MODE_AUTO_DET_EN Fld(1, 5, AC_MSKB0)
    #define REG_015C_DTOP_1_CLK_DET_SRC_SEL Fld(2, 6, AC_MSKB0)
    #define REG_015C_DTOP_1_TMDS_RATE_OV Fld(1, 8, AC_MSKB1)
    #define REG_015C_DTOP_1_TMDS_RATE_OV_EN Fld(1, 9, AC_MSKB1)
    #define REG_015C_DTOP_1_TMDS_RATE_AUTO_DET_EN Fld(1, 10, AC_MSKB1)
    #define REG_015C_DTOP_1_SAFF_START_HW Fld(1, 11, AC_MSKB1)
#define REG_0160_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB60)
    #define REG_0160_DTOP_1_PHY_ATOP_TSTBUS_0 Fld(16, 0, AC_FULLW10)
#define REG_0164_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB64)
    #define REG_0164_DTOP_1_PHY_ATOP_TSTBUS_1 Fld(8, 0, AC_FULLB0)
    #define REG_0164_DTOP_1_DTOP_TSTBUS_SEL Fld(5, 8, AC_MSKB1)
    #define REG_0164_DTOP_1_SQ_SEL Fld(2, 14, AC_MSKB1)
#define REG_0168_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB68)
    #define REG_0168_DTOP_1_HD21_DE_STABLE_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0168_DTOP_1_HD20_DE_STABLE_SEL Fld(1, 1, AC_MSKB0)
#define REG_0170_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB70)
    #define REG_0170_DTOP_1_ACTIVE_CABLE_INT_MASK Fld(16, 0, AC_FULLW10)
#define REG_0174_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB74)
    #define REG_0174_DTOP_1_ACTIVE_CABLE_INT_FORCE Fld(16, 0, AC_FULLW10)
#define REG_0178_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB78)
    #define REG_0178_DTOP_1_ACTIVE_CABLE_INT_CLR Fld(16, 0, AC_FULLW10)
#define REG_017C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB7C)
    #define REG_017C_DTOP_1_ACTIVE_CABLE_INT_STATUS Fld(16, 0, AC_FULLW10)
#define REG_0180_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB80)
    #define REG_0180_DTOP_1_HDMI_CLK_RX2TX_THR5 Fld(16, 0, AC_FULLW10)
#define REG_0184_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB84)
    #define REG_0184_DTOP_1_HDMI_CLK_RX2TX_THR4 Fld(16, 0, AC_FULLW10)
#define REG_0188_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB88)
    #define REG_0188_DTOP_1_HDMI_CLK_RX2TX_THR3 Fld(16, 0, AC_FULLW10)
#define REG_018C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB8C)
    #define REG_018C_DTOP_1_HDMI_CLK_RX2TX_THR2 Fld(16, 0, AC_FULLW10)
#define REG_0190_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB90)
    #define REG_0190_DTOP_1_HDMI_CLK_RX2TX_THR1 Fld(16, 0, AC_FULLW10)
#define REG_0194_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB94)
    #define REG_0194_DTOP_1_M_MSTAR_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DETECT_ENABLE Fld(1, 1, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DETECT_RESET Fld(1, 2, AC_MSKB0)
    #define REG_0194_DTOP_1_HDMI_CASE_READBACK_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DET_FORCE_H20_EN Fld(1, 4, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DET_FORCE_12G_EN Fld(1, 5, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DETECT_DONE Fld(1, 6, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DETECT_BUSY Fld(1, 7, AC_MSKB0)
    #define REG_0194_DTOP_1_RATIO_DETECT_RESULT Fld(5, 8, AC_MSKB1)
    #define REG_0194_DTOP_1_L3_SQH_SETTING Fld(1, 13, AC_MSKB1)
    #define REG_0194_DTOP_1_RATIO_DETECT_MODI_FUCN Fld(1, 14, AC_MSKB1)
#define REG_0198_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB98)
    #define REG_0198_DTOP_1_CAL_PERIOD Fld(12, 0, AC_MSKW10)
#define REG_019C_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xB9C)
    #define REG_019C_DTOP_1_M_COMPARE_TIMES Fld(16, 0, AC_FULLW10)
#define REG_01A0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBA0)
    #define REG_01A0_DTOP_1_MSTAR_COMPARE_TIMES Fld(16, 0, AC_FULLW10)
#define REG_01A4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBA4)
    #define REG_01A4_DTOP_1_M_MIN_VALUE Fld(16, 0, AC_FULLW10)
#define REG_01A8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBA8)
    #define REG_01A8_DTOP_1_21_20_RATIO Fld(4, 0, AC_MSKB0)
    #define REG_01A8_DTOP_1_20_14_RATIO Fld(4, 4, AC_MSKB0)
#define REG_01AC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBAC)
    #define REG_01AC_DTOP_1_06G_THR Fld(6, 0, AC_MSKB0)
    #define REG_01AC_DTOP_1_08G_THR Fld(6, 8, AC_MSKB1)
#define REG_01B0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBB0)
    #define REG_01B0_DTOP_1_10G_THR Fld(6, 0, AC_MSKB0)
    #define REG_01B0_DTOP_1_12G_THR Fld(6, 8, AC_MSKB1)
#define REG_01B4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBB4)
    #define REG_01B4_DTOP_1_TIME_OUT_THR Fld(12, 0, AC_MSKW10)
#define REG_01B8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBB8)
    #define REG_01B8_DTOP_1_MAX_COUNT_LATCH Fld(6, 0, AC_MSKB0)
    #define REG_01B8_DTOP_1_L3_MAX_TRAN_CNT Fld(6, 8, AC_MSKB1)
#define REG_01BC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBBC)
    #define REG_01BC_DTOP_1_MIN_COUNT_LATCH Fld(16, 0, AC_FULLW10)
#define REG_01C0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBC0)
    #define REG_01C0_DTOP_1_HD21_SYNTH_SET_0 Fld(16, 0, AC_FULLW10)
#define REG_01C4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBC4)
    #define REG_01C4_DTOP_1_HD21_SYNTH_SET_1 Fld(8, 0, AC_FULLB0)
    #define REG_01C4_DTOP_1_HD21_SYNTH_TESTD Fld(8, 8, AC_FULLB1)
#define REG_01C8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBC8)
    #define REG_01C8_DTOP_1_HD21_SYNTH_SYNC Fld(1, 1, AC_MSKB0)
    #define REG_01C8_DTOP_1_HD21_SYNTH_MODE Fld(1, 2, AC_MSKB0)
    #define REG_01C8_DTOP_1_HD21_SYNTH_DN Fld(1, 3, AC_MSKB0)
    #define REG_01C8_DTOP_1_HD21_SYNTH_STEP Fld(11, 4, AC_MSKW10)
#define REG_01CC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBCC)
    #define REG_01CC_DTOP_1_HD21_SYNTH_SPAN Fld(16, 0, AC_FULLW10)
#define REG_01D0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBD0)
    #define REG_01D0_DTOP_1_HD21_SYNTH_OFFSET_0 Fld(16, 0, AC_FULLW10)
#define REG_01D4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBD4)
    #define REG_01D4_DTOP_1_HD21_SYNTH_OFFSET_1 Fld(8, 0, AC_FULLB0)
    #define REG_01D4_DTOP_1_HD21_SYNTH_DIV Fld(5, 8, AC_MSKB1)
    #define REG_01D4_DTOP_1_HD21_SYNTH_OFF Fld(1, 13, AC_MSKB1)
    #define REG_01D4_DTOP_1_HD21_SYNTH_SEGMENT Fld(2, 14, AC_MSKB1)
#define REG_01D8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBD8)
    #define REG_01D8_DTOP_1_HD21_SYNTH_SPAN_CNT Fld(15, 0, AC_MSKW10)
    #define REG_01D8_DTOP_1_HD21_SYNTH_SET_OV Fld(1, 15, AC_MSKB1)
#define REG_01DC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBDC)
    #define REG_01DC_DTOP_1_HD21_SYNTH_REVERSE_FLAG Fld(1, 0, AC_MSKB0)
    #define REG_01DC_DTOP_1_EN_SYNTH_MODE Fld(1, 1, AC_MSKB0)
    #define REG_01DC_DTOP_1_EN_FRL_MODE Fld(1, 2, AC_MSKB0)
    #define REG_01DC_DTOP_1_EN_LEGACY_MODE Fld(1, 3, AC_MSKB0)
#define REG_01E0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBE0)
    #define REG_01E0_DTOP_1_HD21_SYNTH_SET_12G_0 Fld(16, 0, AC_FULLW10)
#define REG_01E4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBE4)
    #define REG_01E4_DTOP_1_HD21_SYNTH_SET_12G_1 Fld(8, 0, AC_FULLB0)
    #define REG_01E4_DTOP_1_HD21_SYNTH_SET_10G_0 Fld(8, 8, AC_FULLB1)
#define REG_01E8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBE8)
    #define REG_01E8_DTOP_1_HD21_SYNTH_SET_10G_1 Fld(16, 0, AC_FULLW10)
#define REG_01EC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBEC)
    #define REG_01EC_DTOP_1_HD21_SYNTH_SET_8G_0 Fld(16, 0, AC_FULLW10)
#define REG_01F0_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBF0)
    #define REG_01F0_DTOP_1_HD21_SYNTH_SET_8G_1 Fld(8, 0, AC_FULLB0)
    #define REG_01F0_DTOP_1_HD21_SYNTH_SET_6G_0 Fld(8, 8, AC_FULLB1)
#define REG_01F4_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBF4)
    #define REG_01F4_DTOP_1_HD21_SYNTH_SET_6G_1 Fld(16, 0, AC_FULLW10)
#define REG_01F8_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBF8)
    #define REG_01F8_DTOP_1_HD21_SYNTH_SET_3G_0 Fld(16, 0, AC_FULLW10)
#define REG_01FC_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE + 0xBFC)
    #define REG_01FC_DTOP_1_HD21_SYNTH_SET_3G_1 Fld(8, 0, AC_FULLB0)

