read_verilog vscale_mul_div.v
read_liberty -lib osu018_stdcells.lib
proc
flatten
synth -top vscale_mul_div
write_verilog synth.v
dfflibmap -liberty osu018_stdcells.lib
abc -D 5000 -constr example.constr -liberty osu018_stdcells.lib
stat -liberty osu018_stdcells.lib
write_verilog gate.v
