#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cd31176940 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001cd311bd430_0 .net "PC", 31 0, v000001cd311b5a70_0;  1 drivers
v000001cd311bc3f0_0 .var "clk", 0 0;
v000001cd311bbbd0_0 .net "clkout", 0 0, L_000001cd311b7760;  1 drivers
v000001cd311bc670_0 .net "cycles_consumed", 31 0, v000001cd311bd1b0_0;  1 drivers
v000001cd311bcb70_0 .var "rst", 0 0;
S_000001cd31176c60 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001cd31176940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cd31189e70 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd31189ea8 .param/l "add" 0 4 5, C4<100000>;
P_000001cd31189ee0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd31189f18 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd31189f50 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd31189f88 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd31189fc0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd31189ff8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd3118a030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd3118a068 .param/l "j" 0 4 12, C4<000010>;
P_000001cd3118a0a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd3118a0d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd3118a110 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd3118a148 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd3118a180 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd3118a1b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd3118a1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd3118a228 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd3118a260 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd3118a298 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd3118a2d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd3118a308 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd3118a340 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd3118a378 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd3118a3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd3118a3e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001cd311b6f10 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b6b20 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b6d50 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b71b0 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b6880 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b76f0 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b6ab0 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b70d0 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b7760 .functor OR 1, v000001cd311bc3f0_0, v000001cd3117f8b0_0, C4<0>, C4<0>;
L_000001cd311b6960 .functor OR 1, L_000001cd3123f1f0, L_000001cd3123f0b0, C4<0>, C4<0>;
L_000001cd311b7680 .functor AND 1, L_000001cd3123f010, L_000001cd3123f470, C4<1>, C4<1>;
L_000001cd311b7610 .functor NOT 1, v000001cd311bcb70_0, C4<0>, C4<0>, C4<0>;
L_000001cd311b6a40 .functor OR 1, L_000001cd3123ee30, L_000001cd3123f6f0, C4<0>, C4<0>;
L_000001cd311b73e0 .functor OR 1, L_000001cd311b6a40, L_000001cd3123f8d0, C4<0>, C4<0>;
L_000001cd311b6c00 .functor OR 1, L_000001cd3123e610, L_000001cd31250770, C4<0>, C4<0>;
L_000001cd311b6ce0 .functor AND 1, L_000001cd3123e570, L_000001cd311b6c00, C4<1>, C4<1>;
L_000001cd311b7450 .functor OR 1, L_000001cd31250ef0, L_000001cd31250810, C4<0>, C4<0>;
L_000001cd311b68f0 .functor AND 1, L_000001cd31251530, L_000001cd311b7450, C4<1>, C4<1>;
L_000001cd311b6dc0 .functor NOT 1, L_000001cd311b7760, C4<0>, C4<0>, C4<0>;
v000001cd311b54d0_0 .net "ALUOp", 3 0, v000001cd3117e410_0;  1 drivers
v000001cd311b4710_0 .net "ALUResult", 31 0, v000001cd311b4f30_0;  1 drivers
v000001cd311b47b0_0 .net "ALUSrc", 0 0, v000001cd3117eff0_0;  1 drivers
v000001cd311b92d0_0 .net "ALUin2", 31 0, L_000001cd31250e50;  1 drivers
v000001cd311b8510_0 .net "MemReadEn", 0 0, v000001cd3117ecd0_0;  1 drivers
v000001cd311b9370_0 .net "MemWriteEn", 0 0, v000001cd3117ef50_0;  1 drivers
v000001cd311b7930_0 .net "MemtoReg", 0 0, v000001cd3117ea50_0;  1 drivers
v000001cd311b79d0_0 .net "PC", 31 0, v000001cd311b5a70_0;  alias, 1 drivers
v000001cd311b8150_0 .net "PCPlus1", 31 0, L_000001cd3123ec50;  1 drivers
v000001cd311b7e30_0 .net "PCsrc", 0 0, v000001cd311b4fd0_0;  1 drivers
v000001cd311b8650_0 .net "RegDst", 0 0, v000001cd3117f450_0;  1 drivers
v000001cd311b7d90_0 .net "RegWriteEn", 0 0, v000001cd3117e4b0_0;  1 drivers
v000001cd311b9730_0 .net "WriteRegister", 4 0, L_000001cd3123fab0;  1 drivers
v000001cd311b81f0_0 .net *"_ivl_0", 0 0, L_000001cd311b6f10;  1 drivers
L_000001cd311f20f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd311b7890_0 .net/2u *"_ivl_10", 4 0, L_000001cd311f20f0;  1 drivers
L_000001cd311f24e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b8d30_0 .net *"_ivl_101", 15 0, L_000001cd311f24e0;  1 drivers
v000001cd311b8290_0 .net *"_ivl_102", 31 0, L_000001cd3123fdd0;  1 drivers
L_000001cd311f2528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b9230_0 .net *"_ivl_105", 25 0, L_000001cd311f2528;  1 drivers
L_000001cd311f2570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b7a70_0 .net/2u *"_ivl_106", 31 0, L_000001cd311f2570;  1 drivers
v000001cd311b7b10_0 .net *"_ivl_108", 0 0, L_000001cd3123f010;  1 drivers
L_000001cd311f25b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cd311b88d0_0 .net/2u *"_ivl_110", 5 0, L_000001cd311f25b8;  1 drivers
v000001cd311b80b0_0 .net *"_ivl_112", 0 0, L_000001cd3123f470;  1 drivers
v000001cd311b9410_0 .net *"_ivl_115", 0 0, L_000001cd311b7680;  1 drivers
v000001cd311b85b0_0 .net *"_ivl_116", 47 0, L_000001cd3123e430;  1 drivers
L_000001cd311f2600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b8bf0_0 .net *"_ivl_119", 15 0, L_000001cd311f2600;  1 drivers
L_000001cd311f2138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd311b94b0_0 .net/2u *"_ivl_12", 5 0, L_000001cd311f2138;  1 drivers
v000001cd311b7c50_0 .net *"_ivl_120", 47 0, L_000001cd3123f510;  1 drivers
L_000001cd311f2648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b8dd0_0 .net *"_ivl_123", 15 0, L_000001cd311f2648;  1 drivers
v000001cd311b8330_0 .net *"_ivl_125", 0 0, L_000001cd3123f790;  1 drivers
v000001cd311b9550_0 .net *"_ivl_126", 31 0, L_000001cd3123f3d0;  1 drivers
v000001cd311b9690_0 .net *"_ivl_128", 47 0, L_000001cd3123f970;  1 drivers
v000001cd311b83d0_0 .net *"_ivl_130", 47 0, L_000001cd3123e250;  1 drivers
v000001cd311b7bb0_0 .net *"_ivl_132", 47 0, L_000001cd3123e1b0;  1 drivers
v000001cd311b7cf0_0 .net *"_ivl_134", 47 0, L_000001cd3123e750;  1 drivers
v000001cd311b8470_0 .net *"_ivl_14", 0 0, L_000001cd311bd4d0;  1 drivers
v000001cd311b8c90_0 .net *"_ivl_140", 0 0, L_000001cd311b7610;  1 drivers
L_000001cd311f26d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b8e70_0 .net/2u *"_ivl_142", 31 0, L_000001cd311f26d8;  1 drivers
L_000001cd311f27b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cd311b8a10_0 .net/2u *"_ivl_146", 5 0, L_000001cd311f27b0;  1 drivers
v000001cd311b86f0_0 .net *"_ivl_148", 0 0, L_000001cd3123ee30;  1 drivers
L_000001cd311f27f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cd311b95f0_0 .net/2u *"_ivl_150", 5 0, L_000001cd311f27f8;  1 drivers
v000001cd311b8f10_0 .net *"_ivl_152", 0 0, L_000001cd3123f6f0;  1 drivers
v000001cd311b9190_0 .net *"_ivl_155", 0 0, L_000001cd311b6a40;  1 drivers
L_000001cd311f2840 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cd311b8790_0 .net/2u *"_ivl_156", 5 0, L_000001cd311f2840;  1 drivers
v000001cd311b8fb0_0 .net *"_ivl_158", 0 0, L_000001cd3123f8d0;  1 drivers
L_000001cd311f2180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cd311b7ed0_0 .net/2u *"_ivl_16", 4 0, L_000001cd311f2180;  1 drivers
v000001cd311b7f70_0 .net *"_ivl_161", 0 0, L_000001cd311b73e0;  1 drivers
L_000001cd311f2888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b8970_0 .net/2u *"_ivl_162", 15 0, L_000001cd311f2888;  1 drivers
v000001cd311b9050_0 .net *"_ivl_164", 31 0, L_000001cd3123f150;  1 drivers
v000001cd311b8830_0 .net *"_ivl_167", 0 0, L_000001cd3123fb50;  1 drivers
v000001cd311b8010_0 .net *"_ivl_168", 15 0, L_000001cd3123fe70;  1 drivers
v000001cd311b8ab0_0 .net *"_ivl_170", 31 0, L_000001cd3123ff10;  1 drivers
v000001cd311b8b50_0 .net *"_ivl_174", 31 0, L_000001cd3123e4d0;  1 drivers
L_000001cd311f28d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b90f0_0 .net *"_ivl_177", 25 0, L_000001cd311f28d0;  1 drivers
L_000001cd311f2918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b98a0_0 .net/2u *"_ivl_178", 31 0, L_000001cd311f2918;  1 drivers
v000001cd311bade0_0 .net *"_ivl_180", 0 0, L_000001cd3123e570;  1 drivers
L_000001cd311f2960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bb1a0_0 .net/2u *"_ivl_182", 5 0, L_000001cd311f2960;  1 drivers
v000001cd311bb600_0 .net *"_ivl_184", 0 0, L_000001cd3123e610;  1 drivers
L_000001cd311f29a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd311ba0c0_0 .net/2u *"_ivl_186", 5 0, L_000001cd311f29a8;  1 drivers
v000001cd311ba020_0 .net *"_ivl_188", 0 0, L_000001cd31250770;  1 drivers
v000001cd311b9f80_0 .net *"_ivl_19", 4 0, L_000001cd311bcd50;  1 drivers
v000001cd311ba160_0 .net *"_ivl_191", 0 0, L_000001cd311b6c00;  1 drivers
v000001cd311baa20_0 .net *"_ivl_193", 0 0, L_000001cd311b6ce0;  1 drivers
L_000001cd311f29f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd311bb560_0 .net/2u *"_ivl_194", 5 0, L_000001cd311f29f0;  1 drivers
v000001cd311bae80_0 .net *"_ivl_196", 0 0, L_000001cd31250130;  1 drivers
L_000001cd311f2a38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd311bb240_0 .net/2u *"_ivl_198", 31 0, L_000001cd311f2a38;  1 drivers
L_000001cd311f20a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bb2e0_0 .net/2u *"_ivl_2", 5 0, L_000001cd311f20a8;  1 drivers
v000001cd311b9940_0 .net *"_ivl_20", 4 0, L_000001cd311bd110;  1 drivers
v000001cd311b9c60_0 .net *"_ivl_200", 31 0, L_000001cd31250d10;  1 drivers
v000001cd311baac0_0 .net *"_ivl_204", 31 0, L_000001cd31250b30;  1 drivers
L_000001cd311f2a80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311ba840_0 .net *"_ivl_207", 25 0, L_000001cd311f2a80;  1 drivers
L_000001cd311f2ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bab60_0 .net/2u *"_ivl_208", 31 0, L_000001cd311f2ac8;  1 drivers
v000001cd311ba200_0 .net *"_ivl_210", 0 0, L_000001cd31251530;  1 drivers
L_000001cd311f2b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bb380_0 .net/2u *"_ivl_212", 5 0, L_000001cd311f2b10;  1 drivers
v000001cd311ba520_0 .net *"_ivl_214", 0 0, L_000001cd31250ef0;  1 drivers
L_000001cd311f2b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd311b9d00_0 .net/2u *"_ivl_216", 5 0, L_000001cd311f2b58;  1 drivers
v000001cd311baf20_0 .net *"_ivl_218", 0 0, L_000001cd31250810;  1 drivers
v000001cd311bb420_0 .net *"_ivl_221", 0 0, L_000001cd311b7450;  1 drivers
v000001cd311b9a80_0 .net *"_ivl_223", 0 0, L_000001cd311b68f0;  1 drivers
L_000001cd311f2ba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd311bb740_0 .net/2u *"_ivl_224", 5 0, L_000001cd311f2ba0;  1 drivers
v000001cd311ba480_0 .net *"_ivl_226", 0 0, L_000001cd312510d0;  1 drivers
v000001cd311ba700_0 .net *"_ivl_228", 31 0, L_000001cd312509f0;  1 drivers
v000001cd311ba5c0_0 .net *"_ivl_24", 0 0, L_000001cd311b6d50;  1 drivers
L_000001cd311f21c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd311bafc0_0 .net/2u *"_ivl_26", 4 0, L_000001cd311f21c8;  1 drivers
v000001cd311b99e0_0 .net *"_ivl_29", 4 0, L_000001cd311bd570;  1 drivers
v000001cd311bb6a0_0 .net *"_ivl_32", 0 0, L_000001cd311b71b0;  1 drivers
L_000001cd311f2210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd311ba660_0 .net/2u *"_ivl_34", 4 0, L_000001cd311f2210;  1 drivers
v000001cd311bb4c0_0 .net *"_ivl_37", 4 0, L_000001cd311bd6b0;  1 drivers
v000001cd311b9b20_0 .net *"_ivl_40", 0 0, L_000001cd311b6880;  1 drivers
L_000001cd311f2258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311ba7a0_0 .net/2u *"_ivl_42", 15 0, L_000001cd311f2258;  1 drivers
v000001cd311ba8e0_0 .net *"_ivl_45", 15 0, L_000001cd3123eb10;  1 drivers
v000001cd311bb060_0 .net *"_ivl_48", 0 0, L_000001cd311b76f0;  1 drivers
v000001cd311b9bc0_0 .net *"_ivl_5", 5 0, L_000001cd311bd390;  1 drivers
L_000001cd311f22a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b9da0_0 .net/2u *"_ivl_50", 36 0, L_000001cd311f22a0;  1 drivers
L_000001cd311f22e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311ba2a0_0 .net/2u *"_ivl_52", 31 0, L_000001cd311f22e8;  1 drivers
v000001cd311ba340_0 .net *"_ivl_55", 4 0, L_000001cd3123e7f0;  1 drivers
v000001cd311b9e40_0 .net *"_ivl_56", 36 0, L_000001cd3123ebb0;  1 drivers
v000001cd311b9ee0_0 .net *"_ivl_58", 36 0, L_000001cd3123f330;  1 drivers
v000001cd311ba3e0_0 .net *"_ivl_62", 0 0, L_000001cd311b6ab0;  1 drivers
L_000001cd311f2330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bb100_0 .net/2u *"_ivl_64", 5 0, L_000001cd311f2330;  1 drivers
v000001cd311ba980_0 .net *"_ivl_67", 5 0, L_000001cd3123e930;  1 drivers
v000001cd311bac00_0 .net *"_ivl_70", 0 0, L_000001cd311b70d0;  1 drivers
L_000001cd311f2378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311baca0_0 .net/2u *"_ivl_72", 57 0, L_000001cd311f2378;  1 drivers
L_000001cd311f23c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311bad40_0 .net/2u *"_ivl_74", 31 0, L_000001cd311f23c0;  1 drivers
v000001cd311bbdb0_0 .net *"_ivl_77", 25 0, L_000001cd3123ffb0;  1 drivers
v000001cd311bc0d0_0 .net *"_ivl_78", 57 0, L_000001cd3123fd30;  1 drivers
v000001cd311bc710_0 .net *"_ivl_8", 0 0, L_000001cd311b6b20;  1 drivers
v000001cd311bc530_0 .net *"_ivl_80", 57 0, L_000001cd3123ef70;  1 drivers
L_000001cd311f2408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd311bc170_0 .net/2u *"_ivl_84", 31 0, L_000001cd311f2408;  1 drivers
L_000001cd311f2450 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd311bd750_0 .net/2u *"_ivl_88", 5 0, L_000001cd311f2450;  1 drivers
v000001cd311bc990_0 .net *"_ivl_90", 0 0, L_000001cd3123f1f0;  1 drivers
L_000001cd311f2498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd311bc490_0 .net/2u *"_ivl_92", 5 0, L_000001cd311f2498;  1 drivers
v000001cd311bca30_0 .net *"_ivl_94", 0 0, L_000001cd3123f0b0;  1 drivers
v000001cd311bc7b0_0 .net *"_ivl_97", 0 0, L_000001cd311b6960;  1 drivers
v000001cd311bcad0_0 .net *"_ivl_98", 47 0, L_000001cd3123f290;  1 drivers
v000001cd311bc210_0 .net "adderResult", 31 0, L_000001cd3123fc90;  1 drivers
v000001cd311bbe50_0 .net "address", 31 0, L_000001cd3123e9d0;  1 drivers
v000001cd311bd070_0 .net "clk", 0 0, L_000001cd311b7760;  alias, 1 drivers
v000001cd311bd1b0_0 .var "cycles_consumed", 31 0;
v000001cd311bc030_0 .net "extImm", 31 0, L_000001cd3123e390;  1 drivers
v000001cd311bbef0_0 .net "funct", 5 0, L_000001cd3123ecf0;  1 drivers
v000001cd311bcdf0_0 .net "hlt", 0 0, v000001cd3117f8b0_0;  1 drivers
v000001cd311bb8b0_0 .net "imm", 15 0, L_000001cd3123eed0;  1 drivers
v000001cd311bc8f0_0 .net "immediate", 31 0, L_000001cd312501d0;  1 drivers
v000001cd311bba90_0 .net "input_clk", 0 0, v000001cd311bc3f0_0;  1 drivers
v000001cd311bb950_0 .net "instruction", 31 0, L_000001cd3123f650;  1 drivers
v000001cd311bbc70_0 .net "memoryReadData", 31 0, v000001cd311b5f70_0;  1 drivers
v000001cd311bbf90_0 .net "nextPC", 31 0, L_000001cd3123f5b0;  1 drivers
v000001cd311bcfd0_0 .net "opcode", 5 0, L_000001cd311bccb0;  1 drivers
v000001cd311bb9f0_0 .net "rd", 4 0, L_000001cd311bd250;  1 drivers
v000001cd311bc5d0_0 .net "readData1", 31 0, L_000001cd311b69d0;  1 drivers
v000001cd311bbb30_0 .net "readData1_w", 31 0, L_000001cd31250270;  1 drivers
v000001cd311bce90_0 .net "readData2", 31 0, L_000001cd311b6e30;  1 drivers
v000001cd311bc2b0_0 .net "rs", 4 0, L_000001cd311bd610;  1 drivers
v000001cd311bcc10_0 .net "rst", 0 0, v000001cd311bcb70_0;  1 drivers
v000001cd311bc350_0 .net "rt", 4 0, L_000001cd3123fbf0;  1 drivers
v000001cd311bcf30_0 .net "shamt", 31 0, L_000001cd3123e6b0;  1 drivers
v000001cd311bc850_0 .net "wire_instruction", 31 0, L_000001cd311b75a0;  1 drivers
v000001cd311bbd10_0 .net "writeData", 31 0, L_000001cd31251e90;  1 drivers
v000001cd311bd2f0_0 .net "zero", 0 0, L_000001cd31250950;  1 drivers
L_000001cd311bd390 .part L_000001cd3123f650, 26, 6;
L_000001cd311bccb0 .functor MUXZ 6, L_000001cd311bd390, L_000001cd311f20a8, L_000001cd311b6f10, C4<>;
L_000001cd311bd4d0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f2138;
L_000001cd311bcd50 .part L_000001cd3123f650, 11, 5;
L_000001cd311bd110 .functor MUXZ 5, L_000001cd311bcd50, L_000001cd311f2180, L_000001cd311bd4d0, C4<>;
L_000001cd311bd250 .functor MUXZ 5, L_000001cd311bd110, L_000001cd311f20f0, L_000001cd311b6b20, C4<>;
L_000001cd311bd570 .part L_000001cd3123f650, 21, 5;
L_000001cd311bd610 .functor MUXZ 5, L_000001cd311bd570, L_000001cd311f21c8, L_000001cd311b6d50, C4<>;
L_000001cd311bd6b0 .part L_000001cd3123f650, 16, 5;
L_000001cd3123fbf0 .functor MUXZ 5, L_000001cd311bd6b0, L_000001cd311f2210, L_000001cd311b71b0, C4<>;
L_000001cd3123eb10 .part L_000001cd3123f650, 0, 16;
L_000001cd3123eed0 .functor MUXZ 16, L_000001cd3123eb10, L_000001cd311f2258, L_000001cd311b6880, C4<>;
L_000001cd3123e7f0 .part L_000001cd3123f650, 6, 5;
L_000001cd3123ebb0 .concat [ 5 32 0 0], L_000001cd3123e7f0, L_000001cd311f22e8;
L_000001cd3123f330 .functor MUXZ 37, L_000001cd3123ebb0, L_000001cd311f22a0, L_000001cd311b76f0, C4<>;
L_000001cd3123e6b0 .part L_000001cd3123f330, 0, 32;
L_000001cd3123e930 .part L_000001cd3123f650, 0, 6;
L_000001cd3123ecf0 .functor MUXZ 6, L_000001cd3123e930, L_000001cd311f2330, L_000001cd311b6ab0, C4<>;
L_000001cd3123ffb0 .part L_000001cd3123f650, 0, 26;
L_000001cd3123fd30 .concat [ 26 32 0 0], L_000001cd3123ffb0, L_000001cd311f23c0;
L_000001cd3123ef70 .functor MUXZ 58, L_000001cd3123fd30, L_000001cd311f2378, L_000001cd311b70d0, C4<>;
L_000001cd3123e9d0 .part L_000001cd3123ef70, 0, 32;
L_000001cd3123ec50 .arith/sum 32, v000001cd311b5a70_0, L_000001cd311f2408;
L_000001cd3123f1f0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f2450;
L_000001cd3123f0b0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f2498;
L_000001cd3123f290 .concat [ 32 16 0 0], L_000001cd3123e9d0, L_000001cd311f24e0;
L_000001cd3123fdd0 .concat [ 6 26 0 0], L_000001cd311bccb0, L_000001cd311f2528;
L_000001cd3123f010 .cmp/eq 32, L_000001cd3123fdd0, L_000001cd311f2570;
L_000001cd3123f470 .cmp/eq 6, L_000001cd3123ecf0, L_000001cd311f25b8;
L_000001cd3123e430 .concat [ 32 16 0 0], L_000001cd311b69d0, L_000001cd311f2600;
L_000001cd3123f510 .concat [ 32 16 0 0], v000001cd311b5a70_0, L_000001cd311f2648;
L_000001cd3123f790 .part L_000001cd3123eed0, 15, 1;
LS_000001cd3123f3d0_0_0 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_4 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_8 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_12 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_16 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_20 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_24 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_0_28 .concat [ 1 1 1 1], L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790, L_000001cd3123f790;
LS_000001cd3123f3d0_1_0 .concat [ 4 4 4 4], LS_000001cd3123f3d0_0_0, LS_000001cd3123f3d0_0_4, LS_000001cd3123f3d0_0_8, LS_000001cd3123f3d0_0_12;
LS_000001cd3123f3d0_1_4 .concat [ 4 4 4 4], LS_000001cd3123f3d0_0_16, LS_000001cd3123f3d0_0_20, LS_000001cd3123f3d0_0_24, LS_000001cd3123f3d0_0_28;
L_000001cd3123f3d0 .concat [ 16 16 0 0], LS_000001cd3123f3d0_1_0, LS_000001cd3123f3d0_1_4;
L_000001cd3123f970 .concat [ 16 32 0 0], L_000001cd3123eed0, L_000001cd3123f3d0;
L_000001cd3123e250 .arith/sum 48, L_000001cd3123f510, L_000001cd3123f970;
L_000001cd3123e1b0 .functor MUXZ 48, L_000001cd3123e250, L_000001cd3123e430, L_000001cd311b7680, C4<>;
L_000001cd3123e750 .functor MUXZ 48, L_000001cd3123e1b0, L_000001cd3123f290, L_000001cd311b6960, C4<>;
L_000001cd3123fc90 .part L_000001cd3123e750, 0, 32;
L_000001cd3123f5b0 .functor MUXZ 32, L_000001cd3123ec50, L_000001cd3123fc90, v000001cd311b4fd0_0, C4<>;
L_000001cd3123f650 .functor MUXZ 32, L_000001cd311b75a0, L_000001cd311f26d8, L_000001cd311b7610, C4<>;
L_000001cd3123ee30 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f27b0;
L_000001cd3123f6f0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f27f8;
L_000001cd3123f8d0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f2840;
L_000001cd3123f150 .concat [ 16 16 0 0], L_000001cd3123eed0, L_000001cd311f2888;
L_000001cd3123fb50 .part L_000001cd3123eed0, 15, 1;
LS_000001cd3123fe70_0_0 .concat [ 1 1 1 1], L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50;
LS_000001cd3123fe70_0_4 .concat [ 1 1 1 1], L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50;
LS_000001cd3123fe70_0_8 .concat [ 1 1 1 1], L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50;
LS_000001cd3123fe70_0_12 .concat [ 1 1 1 1], L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50, L_000001cd3123fb50;
L_000001cd3123fe70 .concat [ 4 4 4 4], LS_000001cd3123fe70_0_0, LS_000001cd3123fe70_0_4, LS_000001cd3123fe70_0_8, LS_000001cd3123fe70_0_12;
L_000001cd3123ff10 .concat [ 16 16 0 0], L_000001cd3123eed0, L_000001cd3123fe70;
L_000001cd3123e390 .functor MUXZ 32, L_000001cd3123ff10, L_000001cd3123f150, L_000001cd311b73e0, C4<>;
L_000001cd3123e4d0 .concat [ 6 26 0 0], L_000001cd311bccb0, L_000001cd311f28d0;
L_000001cd3123e570 .cmp/eq 32, L_000001cd3123e4d0, L_000001cd311f2918;
L_000001cd3123e610 .cmp/eq 6, L_000001cd3123ecf0, L_000001cd311f2960;
L_000001cd31250770 .cmp/eq 6, L_000001cd3123ecf0, L_000001cd311f29a8;
L_000001cd31250130 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f29f0;
L_000001cd31250d10 .functor MUXZ 32, L_000001cd3123e390, L_000001cd311f2a38, L_000001cd31250130, C4<>;
L_000001cd312501d0 .functor MUXZ 32, L_000001cd31250d10, L_000001cd3123e6b0, L_000001cd311b6ce0, C4<>;
L_000001cd31250b30 .concat [ 6 26 0 0], L_000001cd311bccb0, L_000001cd311f2a80;
L_000001cd31251530 .cmp/eq 32, L_000001cd31250b30, L_000001cd311f2ac8;
L_000001cd31250ef0 .cmp/eq 6, L_000001cd3123ecf0, L_000001cd311f2b10;
L_000001cd31250810 .cmp/eq 6, L_000001cd3123ecf0, L_000001cd311f2b58;
L_000001cd312510d0 .cmp/eq 6, L_000001cd311bccb0, L_000001cd311f2ba0;
L_000001cd312509f0 .functor MUXZ 32, L_000001cd311b69d0, v000001cd311b5a70_0, L_000001cd312510d0, C4<>;
L_000001cd31250270 .functor MUXZ 32, L_000001cd312509f0, L_000001cd311b6e30, L_000001cd311b68f0, C4<>;
S_000001cd31176df0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cd31183c30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cd311b6c70 .functor NOT 1, v000001cd3117eff0_0, C4<0>, C4<0>, C4<0>;
v000001cd3117dfb0_0 .net *"_ivl_0", 0 0, L_000001cd311b6c70;  1 drivers
v000001cd3117f810_0 .net "in1", 31 0, L_000001cd311b6e30;  alias, 1 drivers
v000001cd3117f090_0 .net "in2", 31 0, L_000001cd312501d0;  alias, 1 drivers
v000001cd3117e370_0 .net "out", 31 0, L_000001cd31250e50;  alias, 1 drivers
v000001cd3117eaf0_0 .net "s", 0 0, v000001cd3117eff0_0;  alias, 1 drivers
L_000001cd31250e50 .functor MUXZ 32, L_000001cd312501d0, L_000001cd311b6e30, L_000001cd311b6c70, C4<>;
S_000001cd3118d290 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cd3118a430 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd3118a468 .param/l "add" 0 4 5, C4<100000>;
P_000001cd3118a4a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd3118a4d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd3118a510 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd3118a548 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd3118a580 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd3118a5b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd3118a5f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd3118a628 .param/l "j" 0 4 12, C4<000010>;
P_000001cd3118a660 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd3118a698 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd3118a6d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd3118a708 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd3118a740 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd3118a778 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd3118a7b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd3118a7e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd3118a820 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd3118a858 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd3118a890 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd3118a8c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd3118a900 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd3118a938 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd3118a970 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd3118a9a8 .param/l "xori" 0 4 8, C4<001110>;
v000001cd3117e410_0 .var "ALUOp", 3 0;
v000001cd3117eff0_0 .var "ALUSrc", 0 0;
v000001cd3117ecd0_0 .var "MemReadEn", 0 0;
v000001cd3117ef50_0 .var "MemWriteEn", 0 0;
v000001cd3117ea50_0 .var "MemtoReg", 0 0;
v000001cd3117f450_0 .var "RegDst", 0 0;
v000001cd3117e4b0_0 .var "RegWriteEn", 0 0;
v000001cd3117e7d0_0 .net "funct", 5 0, L_000001cd3123ecf0;  alias, 1 drivers
v000001cd3117f8b0_0 .var "hlt", 0 0;
v000001cd3117ed70_0 .net "opcode", 5 0, L_000001cd311bccb0;  alias, 1 drivers
v000001cd3117e5f0_0 .net "rst", 0 0, v000001cd311bcb70_0;  alias, 1 drivers
E_000001cd311838b0 .event anyedge, v000001cd3117e5f0_0, v000001cd3117ed70_0, v000001cd3117e7d0_0;
S_000001cd3118ba00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cd31183df0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cd311b75a0 .functor BUFZ 32, L_000001cd3123fa10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cd3117f310_0 .net "Data_Out", 31 0, L_000001cd311b75a0;  alias, 1 drivers
v000001cd3117e690 .array "InstMem", 0 1023, 31 0;
v000001cd3117ee10_0 .net *"_ivl_0", 31 0, L_000001cd3123fa10;  1 drivers
v000001cd3117f3b0_0 .net *"_ivl_3", 9 0, L_000001cd3123e890;  1 drivers
v000001cd3117f950_0 .net *"_ivl_4", 11 0, L_000001cd3123ea70;  1 drivers
L_000001cd311f2690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd3117e730_0 .net *"_ivl_7", 1 0, L_000001cd311f2690;  1 drivers
v000001cd3117eeb0_0 .net "addr", 31 0, v000001cd311b5a70_0;  alias, 1 drivers
v000001cd3117f630_0 .var/i "i", 31 0;
L_000001cd3123fa10 .array/port v000001cd3117e690, L_000001cd3123ea70;
L_000001cd3123e890 .part v000001cd311b5a70_0, 0, 10;
L_000001cd3123ea70 .concat [ 10 2 0 0], L_000001cd3123e890, L_000001cd311f2690;
S_000001cd3118bb90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cd311b69d0 .functor BUFZ 32, L_000001cd3123e110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cd311b6e30 .functor BUFZ 32, L_000001cd3123ed90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cd3117f4f0_0 .net *"_ivl_0", 31 0, L_000001cd3123e110;  1 drivers
v000001cd3117f590_0 .net *"_ivl_10", 6 0, L_000001cd3123e2f0;  1 drivers
L_000001cd311f2768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd3115e700_0 .net *"_ivl_13", 1 0, L_000001cd311f2768;  1 drivers
v000001cd3115f880_0 .net *"_ivl_2", 6 0, L_000001cd3123f830;  1 drivers
L_000001cd311f2720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd311b4ad0_0 .net *"_ivl_5", 1 0, L_000001cd311f2720;  1 drivers
v000001cd311b5890_0 .net *"_ivl_8", 31 0, L_000001cd3123ed90;  1 drivers
v000001cd311b6150_0 .net "clk", 0 0, L_000001cd311b7760;  alias, 1 drivers
v000001cd311b4530_0 .var/i "i", 31 0;
v000001cd311b59d0_0 .net "readData1", 31 0, L_000001cd311b69d0;  alias, 1 drivers
v000001cd311b5570_0 .net "readData2", 31 0, L_000001cd311b6e30;  alias, 1 drivers
v000001cd311b4a30_0 .net "readRegister1", 4 0, L_000001cd311bd610;  alias, 1 drivers
v000001cd311b4df0_0 .net "readRegister2", 4 0, L_000001cd3123fbf0;  alias, 1 drivers
v000001cd311b5250 .array "registers", 31 0, 31 0;
v000001cd311b5610_0 .net "rst", 0 0, v000001cd311bcb70_0;  alias, 1 drivers
v000001cd311b42b0_0 .net "we", 0 0, v000001cd3117e4b0_0;  alias, 1 drivers
v000001cd311b5070_0 .net "writeData", 31 0, L_000001cd31251e90;  alias, 1 drivers
v000001cd311b4850_0 .net "writeRegister", 4 0, L_000001cd3123fab0;  alias, 1 drivers
E_000001cd311833f0/0 .event negedge, v000001cd3117e5f0_0;
E_000001cd311833f0/1 .event posedge, v000001cd311b6150_0;
E_000001cd311833f0 .event/or E_000001cd311833f0/0, E_000001cd311833f0/1;
L_000001cd3123e110 .array/port v000001cd311b5250, L_000001cd3123f830;
L_000001cd3123f830 .concat [ 5 2 0 0], L_000001cd311bd610, L_000001cd311f2720;
L_000001cd3123ed90 .array/port v000001cd311b5250, L_000001cd3123e2f0;
L_000001cd3123e2f0 .concat [ 5 2 0 0], L_000001cd3123fbf0, L_000001cd311f2768;
S_000001cd31122430 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cd3118bb90;
 .timescale 0 0;
v000001cd3117f1d0_0 .var/i "i", 31 0;
S_000001cd311225c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cd311837b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cd311b6b90 .functor NOT 1, v000001cd3117f450_0, C4<0>, C4<0>, C4<0>;
v000001cd311b5cf0_0 .net *"_ivl_0", 0 0, L_000001cd311b6b90;  1 drivers
v000001cd311b4b70_0 .net "in1", 4 0, L_000001cd3123fbf0;  alias, 1 drivers
v000001cd311b5b10_0 .net "in2", 4 0, L_000001cd311bd250;  alias, 1 drivers
v000001cd311b4990_0 .net "out", 4 0, L_000001cd3123fab0;  alias, 1 drivers
v000001cd311b4c10_0 .net "s", 0 0, v000001cd3117f450_0;  alias, 1 drivers
L_000001cd3123fab0 .functor MUXZ 5, L_000001cd311bd250, L_000001cd3123fbf0, L_000001cd311b6b90, C4<>;
S_000001cd310b69c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cd31183c70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cd311b7290 .functor NOT 1, v000001cd3117ea50_0, C4<0>, C4<0>, C4<0>;
v000001cd311b45d0_0 .net *"_ivl_0", 0 0, L_000001cd311b7290;  1 drivers
v000001cd311b56b0_0 .net "in1", 31 0, v000001cd311b4f30_0;  alias, 1 drivers
v000001cd311b5d90_0 .net "in2", 31 0, v000001cd311b5f70_0;  alias, 1 drivers
v000001cd311b4cb0_0 .net "out", 31 0, L_000001cd31251e90;  alias, 1 drivers
v000001cd311b5e30_0 .net "s", 0 0, v000001cd3117ea50_0;  alias, 1 drivers
L_000001cd31251e90 .functor MUXZ 32, v000001cd311b5f70_0, v000001cd311b4f30_0, L_000001cd311b7290, C4<>;
S_000001cd310b6b50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cd31120ae0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cd31120b18 .param/l "AND" 0 9 12, C4<0010>;
P_000001cd31120b50 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cd31120b88 .param/l "OR" 0 9 12, C4<0011>;
P_000001cd31120bc0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cd31120bf8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cd31120c30 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cd31120c68 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cd31120ca0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cd31120cd8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cd31120d10 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cd31120d48 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cd311f2be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd311b4d50_0 .net/2u *"_ivl_0", 31 0, L_000001cd311f2be8;  1 drivers
v000001cd311b6010_0 .net "opSel", 3 0, v000001cd3117e410_0;  alias, 1 drivers
v000001cd311b43f0_0 .net "operand1", 31 0, L_000001cd31250270;  alias, 1 drivers
v000001cd311b4e90_0 .net "operand2", 31 0, L_000001cd31250e50;  alias, 1 drivers
v000001cd311b4f30_0 .var "result", 31 0;
v000001cd311b5750_0 .net "zero", 0 0, L_000001cd31250950;  alias, 1 drivers
E_000001cd311835f0 .event anyedge, v000001cd3117e410_0, v000001cd311b43f0_0, v000001cd3117e370_0;
L_000001cd31250950 .cmp/eq 32, v000001cd311b4f30_0, L_000001cd311f2be8;
S_000001cd31120d90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cd311b6270 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd311b62a8 .param/l "add" 0 4 5, C4<100000>;
P_000001cd311b62e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd311b6318 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd311b6350 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd311b6388 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd311b63c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd311b63f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd311b6430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd311b6468 .param/l "j" 0 4 12, C4<000010>;
P_000001cd311b64a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd311b64d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd311b6510 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd311b6548 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd311b6580 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd311b65b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd311b65f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd311b6628 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd311b6660 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd311b6698 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd311b66d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd311b6708 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd311b6740 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd311b6778 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd311b67b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd311b67e8 .param/l "xori" 0 4 8, C4<001110>;
v000001cd311b4fd0_0 .var "PCsrc", 0 0;
v000001cd311b5110_0 .net "funct", 5 0, L_000001cd3123ecf0;  alias, 1 drivers
v000001cd311b51b0_0 .net "opcode", 5 0, L_000001cd311bccb0;  alias, 1 drivers
v000001cd311b57f0_0 .net "operand1", 31 0, L_000001cd311b69d0;  alias, 1 drivers
v000001cd311b5bb0_0 .net "operand2", 31 0, L_000001cd31250e50;  alias, 1 drivers
v000001cd311b5c50_0 .net "rst", 0 0, v000001cd311bcb70_0;  alias, 1 drivers
E_000001cd31183bb0/0 .event anyedge, v000001cd3117e5f0_0, v000001cd3117ed70_0, v000001cd311b59d0_0, v000001cd3117e370_0;
E_000001cd31183bb0/1 .event anyedge, v000001cd3117e7d0_0;
E_000001cd31183bb0 .event/or E_000001cd31183bb0/0, E_000001cd31183bb0/1;
S_000001cd31109f10 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cd311b52f0 .array "DataMem", 0 1023, 31 0;
v000001cd311b5ed0_0 .net "address", 31 0, v000001cd311b4f30_0;  alias, 1 drivers
v000001cd311b4350_0 .net "clock", 0 0, L_000001cd311b6dc0;  1 drivers
v000001cd311b48f0_0 .net "data", 31 0, L_000001cd311b6e30;  alias, 1 drivers
v000001cd311b5390_0 .var/i "i", 31 0;
v000001cd311b5f70_0 .var "q", 31 0;
v000001cd311b60b0_0 .net "rden", 0 0, v000001cd3117ecd0_0;  alias, 1 drivers
v000001cd311b5430_0 .net "wren", 0 0, v000001cd3117ef50_0;  alias, 1 drivers
E_000001cd31183e30 .event posedge, v000001cd311b4350_0;
S_000001cd3110a0a0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cd31176c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cd311831f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cd311b5930_0 .net "PCin", 31 0, L_000001cd3123f5b0;  alias, 1 drivers
v000001cd311b5a70_0 .var "PCout", 31 0;
v000001cd311b4490_0 .net "clk", 0 0, L_000001cd311b7760;  alias, 1 drivers
v000001cd311b4670_0 .net "rst", 0 0, v000001cd311bcb70_0;  alias, 1 drivers
    .scope S_000001cd31120d90;
T_0 ;
    %wait E_000001cd31183bb0;
    %load/vec4 v000001cd311b5c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd311b4fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cd311b51b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cd311b57f0_0;
    %load/vec4 v000001cd311b5bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cd311b51b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cd311b57f0_0;
    %load/vec4 v000001cd311b5bb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cd311b51b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cd311b51b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cd311b51b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cd311b5110_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cd311b4fd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cd3110a0a0;
T_1 ;
    %wait E_000001cd311833f0;
    %load/vec4 v000001cd311b4670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cd311b5a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cd311b5930_0;
    %assign/vec4 v000001cd311b5a70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cd3118ba00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd3117f630_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cd3117f630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd3117f630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %load/vec4 v000001cd3117f630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd3117f630_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd3117e690, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cd3118d290;
T_3 ;
    %wait E_000001cd311838b0;
    %load/vec4 v000001cd3117e5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cd3117f8b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd3117ef50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd3117ea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd3117ecd0_0, 0;
    %assign/vec4 v000001cd3117f450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cd3117f8b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cd3117e410_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cd3117eff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd3117e4b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd3117ef50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd3117ea50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd3117ecd0_0, 0, 1;
    %store/vec4 v000001cd3117f450_0, 0, 1;
    %load/vec4 v000001cd3117ed70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117f8b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %load/vec4 v000001cd3117e7d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd3117f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117ea50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117ef50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd3117eff0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd3117e410_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cd3118bb90;
T_4 ;
    %wait E_000001cd311833f0;
    %fork t_1, S_000001cd31122430;
    %jmp t_0;
    .scope S_000001cd31122430;
t_1 ;
    %load/vec4 v000001cd311b5610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd3117f1d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cd3117f1d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd3117f1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd311b5250, 0, 4;
    %load/vec4 v000001cd3117f1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd3117f1d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cd311b42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cd311b5070_0;
    %load/vec4 v000001cd311b4850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd311b5250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd311b5250, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cd3118bb90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cd3118bb90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd311b4530_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cd311b4530_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cd311b4530_0;
    %ix/getv/s 4, v000001cd311b4530_0;
    %load/vec4a v000001cd311b5250, 4;
    %ix/getv/s 4, v000001cd311b4530_0;
    %load/vec4a v000001cd311b5250, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cd311b4530_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd311b4530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cd310b6b50;
T_6 ;
    %wait E_000001cd311835f0;
    %load/vec4 v000001cd311b6010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %add;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %sub;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %and;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %or;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %xor;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %or;
    %inv;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cd311b43f0_0;
    %load/vec4 v000001cd311b4e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cd311b4e90_0;
    %load/vec4 v000001cd311b43f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cd311b43f0_0;
    %ix/getv 4, v000001cd311b4e90_0;
    %shiftl 4;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cd311b43f0_0;
    %ix/getv 4, v000001cd311b4e90_0;
    %shiftr 4;
    %assign/vec4 v000001cd311b4f30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cd31109f10;
T_7 ;
    %wait E_000001cd31183e30;
    %load/vec4 v000001cd311b60b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cd311b5ed0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cd311b52f0, 4;
    %assign/vec4 v000001cd311b5f70_0, 0;
T_7.0 ;
    %load/vec4 v000001cd311b5430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cd311b48f0_0;
    %ix/getv 3, v000001cd311b5ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd311b52f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cd31109f10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd311b5390_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cd311b5390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd311b5390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd311b52f0, 0, 4;
    %load/vec4 v000001cd311b5390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd311b5390_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001cd31109f10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd311b5390_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cd311b5390_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cd311b5390_0;
    %load/vec4a v000001cd311b52f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cd311b5390_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cd311b5390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd311b5390_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cd31176c60;
T_10 ;
    %wait E_000001cd311833f0;
    %load/vec4 v000001cd311bcc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd311bd1b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cd311bd1b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd311bd1b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cd31176940;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd311bc3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd311bcb70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cd31176940;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cd311bc3f0_0;
    %inv;
    %assign/vec4 v000001cd311bc3f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cd31176940;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd311bcb70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd311bcb70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001cd311bc670_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
