C:\Users\redbr\Desktop\fpga-files\VERILOG PROJECTS\reset\testReset.ngc 1668438013
OK
