# Accelerated Floating-Point Multiply & Addition Designs Applied to Machine Learning
## Introduction
* Overview: Use Verilog and Design Compiler to design a Machine Learning Perceptron algorithm Inference part model from RTL to Synthesis.

  ![image](https://github.com/user-attachments/assets/5f2317cd-880b-4796-a4de-62b68cca2d90)

  * Try different techniques on floating-point net computation improvement
    * Different pipeline structure:
      1. single-cycle
      2. 2-staged pipeline
      3. 4-stage pipeline
    * DIfferent floating-point fast arithmetic unit:
      1. sdsv
      3. dsav



